
*** Running vivado
    with args -log pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.tcl -notrace
INFO: Dispatch client connection id - 38785
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4028606
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3521.816 ; gain = 287.625 ; free physical = 19693 ; free virtual = 136659
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/synth/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (2#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_multi_slr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_source_region_slr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (3#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_source_region_slr' (4#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr' (5#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_srl_rtl' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_srl_rtl' (6#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo' (7#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_multi_slr' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_multi_slr__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_source_region_slr__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_source_region_slr__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_multi_slr__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_multi_slr__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_source_region_slr__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2959]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_source_region_slr__parameterized1' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr__parameterized1' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo__parameterized1' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr__parameterized1' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_multi_slr__parameterized1' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_multi_slr__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_source_region_slr__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
WARNING: [Synth 8-6014] Unused sequential element common.areset_dly_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2959]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_source_region_slr__parameterized2' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2854]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_middle_region_slr__parameterized2' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2713]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_reg_srl_fifo__parameterized2' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3442]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_dest_region_slr__parameterized2' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3038]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_multi_slr__parameterized2' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:2201]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/synth/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.v:58]
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_dest_region_slr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_source_region_slr__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_dest_region_slr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_source_region_slr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_dest_region_slr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_source_region_slr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_dest_region_slr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axi_register_slice_v2_1_25_source_region_slr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3578.754 ; gain = 344.562 ; free physical = 19473 ; free virtual = 136468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3596.566 ; gain = 362.375 ; free physical = 19281 ; free virtual = 136281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3596.566 ; gain = 362.375 ; free physical = 19281 ; free virtual = 136281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3602.504 ; gain = 0.000 ; free physical = 19193 ; free virtual = 136193
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.066 ; gain = 0.000 ; free physical = 18071 ; free virtual = 135077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3724.066 ; gain = 0.000 ; free physical = 17990 ; free virtual = 134994
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3724.066 ; gain = 489.875 ; free physical = 18117 ; free virtual = 135133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3724.066 ; gain = 489.875 ; free physical = 18103 ; free virtual = 135115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3724.066 ; gain = 489.875 ; free physical = 18101 ; free virtual = 135114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3724.066 ; gain = 489.875 ; free physical = 17819 ; free virtual = 134806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 5     
+---Registers : 
	               36 Bit    Registers := 11    
	               34 Bit    Registers := 11    
	               27 Bit    Registers := 22    
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 5     
	   8 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 15    
	  10 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_master/common.pipe[2].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_middle/common.pipe[3].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (aw15.aw_multi/triple_slr.fwd.slr_slave/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_master/common.pipe[2].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[3].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (w15.w_multi/triple_slr.fwd.slr_slave/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_slave/common.pipe[2].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_middle/common.pipe[3].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (b15.b_multi/triple_slr.resp.slr_master/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_master/common.pipe[2].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_middle/common.pipe[3].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (ar15.ar_multi/triple_slr.fwd.slr_slave/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_slave/common.pipe[2].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_middle/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_middle/common.pipe[3].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
INFO: [Synth 8-3332] Sequential element (r15.r_multi/triple_slr.resp.slr_master/common.pipe[0].payload_valid_asyncclear_inst) is unused and will be removed from module axi_register_slice_v2_1_25_axi_register_slice.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3724.066 ; gain = 489.875 ; free physical = 18796 ; free virtual = 135792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 4022.676 ; gain = 788.484 ; free physical = 19203 ; free virtual = 136242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4048.707 ; gain = 814.516 ; free physical = 19230 ; free virtual = 136271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 4056.715 ; gain = 822.523 ; free physical = 20436 ; free virtual = 137463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21603 ; free virtual = 138627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21603 ; free virtual = 138627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21606 ; free virtual = 138630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21604 ; free virtual = 138627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21595 ; free virtual = 138618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21594 ; free virtual = 138618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    11|
|2     |LUT2    |    14|
|3     |LUT3    |     1|
|4     |LUT4    |   136|
|5     |LUT5    |    25|
|6     |LUT6    |    20|
|7     |SRLC32E |   126|
|8     |FDCE    |    65|
|9     |FDRE    |  1516|
|10    |FDSE    |   100|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.684 ; gain = 825.492 ; free physical = 21597 ; free virtual = 138621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 4059.684 ; gain = 697.992 ; free physical = 21631 ; free virtual = 138655
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 4059.691 ; gain = 825.492 ; free physical = 21702 ; free virtual = 138726
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4059.691 ; gain = 0.000 ; free physical = 21668 ; free virtual = 138692
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4130.066 ; gain = 0.000 ; free physical = 23806 ; free virtual = 140837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a6e16bb
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 4130.066 ; gain = 1373.539 ; free physical = 24057 ; free virtual = 141085
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:05 . Memory (MB): peak = 4130.066 ; gain = 0.000 ; free physical = 23894 ; free virtual = 140896
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0, cache-ID = 83bab30cd8c81a53
INFO: [Coretcl 2-1174] Renamed 152 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:06 . Memory (MB): peak = 4130.066 ; gain = 0.000 ; free physical = 24377 ; free virtual = 141426
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_utilization_synth.rpt -pb pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 01:20:11 2024...
