# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hdmiAxi.srcs/sources_1/bd/hdmi/ipshared/8b3d" \
"../../../../hdmiAxi.srcs/sources_1/new/dataGen.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_clk_wiz_0_1/hdmi_clk_wiz_0_1_clk_wiz.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_clk_wiz_0_1/hdmi_clk_wiz_0_1.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/sim/hdmi_v_axi4s_vid_out_0_0.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_xlconstant_0_0/sim/hdmi_xlconstant_0_0.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_dataGen_0_0/sim/hdmi_dataGen_0_0.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/sim/hdmi.v" \
"../../../../hdmiAxi.ip_user_files/bd/hdmi/ip/hdmi_util_vector_logic_0_0/sim/hdmi_util_vector_logic_0_0.v" \
"../../../../hdmiAxi.srcs/sources_1/bd/hdmi/hdl/hdmi_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
