Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/vlab/vivado/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2a298a41b54647108be928ca674916e6 --incr --debug typical --relax --mt 8 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.PC_ADD_4
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.MUX_RF
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.AND_jalr
Compiling module xil_defaultlib.MUX_PC
Compiling module xil_defaultlib.CPU_DATA_CHECK
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.INST_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DATA_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
