john subject minimal circuit article daniel write suppose function minimal derived something like thi abc abc book logic design consulted seem imply thi analysi end term function get fewer gate bc bc yield 9 gate ye gate important part timing consideration ttl gate ha basic structure sum product exactly one gate delay reason find minimal sum product thi match hardware gate solution use ha two gate delay another gate delay second term second solution simpler logic symbol expected something le real world similar ttl support gate minimum delay unlike ttl get true output free using pal basically large programmable gate ymy choice internal connection variou section perhap latch minimum sum product also way logic design pal easy design logic gate software package claim allow take gate series logic ic produce description logic cell array job software thi treating logic block macro john
