INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Extra_Projects/New/Submission/basysuart/basysuart.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Extra_Projects/New/Submission/basysuart/basysuart.srcs/sources_1/ip/memory_data/sim/memory_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Extra_Projects/New/Submission/basysuart/basysuart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Extra_Projects/New/Submission/basysuart/files/Edge_Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Edge_Detector'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Extra_Projects/New/Submission/basysuart/files/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Extra_Projects/New/Submission/basysuart/files/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Extra_Projects/New/Submission/basysuart/files/uart_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Extra_Projects/New/Submission/basysuart/files/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_wrapper'
