Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 15:09:06 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 3          |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led4_b relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led4_g relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led4_r relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin design_1_i/LAB4_AXI_0/inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>


