// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="deconv,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=16.567375,HLS_SYN_LAT=158920,HLS_SYN_TPT=122054,HLS_SYN_MEM=81,HLS_SYN_DSP=78,HLS_SYN_FF=24161,HLS_SYN_LUT=32563}" *)

module deconv (
        param_I_h_V_address0,
        param_I_h_V_ce0,
        param_I_h_V_d0,
        param_I_h_V_q0,
        param_I_h_V_we0,
        param_I_w_V_address0,
        param_I_w_V_ce0,
        param_I_w_V_d0,
        param_I_w_V_q0,
        param_I_w_V_we0,
        param_I_c_V_address0,
        param_I_c_V_ce0,
        param_I_c_V_d0,
        param_I_c_V_q0,
        param_I_c_V_we0,
        param_O_h_V_address0,
        param_O_h_V_ce0,
        param_O_h_V_d0,
        param_O_h_V_q0,
        param_O_h_V_we0,
        param_O_w_V_address0,
        param_O_w_V_ce0,
        param_O_w_V_d0,
        param_O_w_V_q0,
        param_O_w_V_we0,
        param_O_c_V_address0,
        param_O_c_V_ce0,
        param_O_c_V_d0,
        param_O_c_V_q0,
        param_O_c_V_we0,
        param_K_V_address0,
        param_K_V_ce0,
        param_K_V_d0,
        param_K_V_q0,
        param_K_V_we0,
        param_S_V_address0,
        param_S_V_ce0,
        param_S_V_d0,
        param_S_V_q0,
        param_S_V_we0,
        param_P_V_address0,
        param_P_V_ce0,
        param_P_V_d0,
        param_P_V_q0,
        param_P_V_we0,
        param_norm_V_address0,
        param_norm_V_ce0,
        param_norm_V_d0,
        param_norm_V_q0,
        param_norm_V_we0,
        param_sig_V_address0,
        param_sig_V_ce0,
        param_sig_V_d0,
        param_sig_V_q0,
        param_sig_V_we0,
        stream_i_V_V_dout,
        stream_i_V_V_empty_n,
        stream_i_V_V_read,
        kernel_0_V_V_dout,
        kernel_0_V_V_empty_n,
        kernel_0_V_V_read,
        kernel_1_V_V_dout,
        kernel_1_V_V_empty_n,
        kernel_1_V_V_read,
        kernel_2_V_V_dout,
        kernel_2_V_V_empty_n,
        kernel_2_V_V_read,
        bias_0_V_V_dout,
        bias_0_V_V_empty_n,
        bias_0_V_V_read,
        bias_1_V_V_dout,
        bias_1_V_V_empty_n,
        bias_1_V_V_read,
        bias_2_V_V_dout,
        bias_2_V_V_empty_n,
        bias_2_V_V_read,
        mean_0_V_V_dout,
        mean_0_V_V_empty_n,
        mean_0_V_V_read,
        mean_1_V_V_dout,
        mean_1_V_V_empty_n,
        mean_1_V_V_read,
        std_0_V_V_dout,
        std_0_V_V_empty_n,
        std_0_V_V_read,
        std_1_V_V_dout,
        std_1_V_V_empty_n,
        std_1_V_V_read,
        stream_o_V_V_din,
        stream_o_V_V_full_n,
        stream_o_V_V_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


output  [1:0] param_I_h_V_address0;
output   param_I_h_V_ce0;
output  [5:0] param_I_h_V_d0;
input  [5:0] param_I_h_V_q0;
output   param_I_h_V_we0;
output  [1:0] param_I_w_V_address0;
output   param_I_w_V_ce0;
output  [5:0] param_I_w_V_d0;
input  [5:0] param_I_w_V_q0;
output   param_I_w_V_we0;
output  [1:0] param_I_c_V_address0;
output   param_I_c_V_ce0;
output  [5:0] param_I_c_V_d0;
input  [5:0] param_I_c_V_q0;
output   param_I_c_V_we0;
output  [1:0] param_O_h_V_address0;
output   param_O_h_V_ce0;
output  [5:0] param_O_h_V_d0;
input  [5:0] param_O_h_V_q0;
output   param_O_h_V_we0;
output  [1:0] param_O_w_V_address0;
output   param_O_w_V_ce0;
output  [5:0] param_O_w_V_d0;
input  [5:0] param_O_w_V_q0;
output   param_O_w_V_we0;
output  [1:0] param_O_c_V_address0;
output   param_O_c_V_ce0;
output  [5:0] param_O_c_V_d0;
input  [5:0] param_O_c_V_q0;
output   param_O_c_V_we0;
output  [1:0] param_K_V_address0;
output   param_K_V_ce0;
output  [5:0] param_K_V_d0;
input  [5:0] param_K_V_q0;
output   param_K_V_we0;
output  [1:0] param_S_V_address0;
output   param_S_V_ce0;
output  [5:0] param_S_V_d0;
input  [5:0] param_S_V_q0;
output   param_S_V_we0;
output  [1:0] param_P_V_address0;
output   param_P_V_ce0;
output  [5:0] param_P_V_d0;
input  [5:0] param_P_V_q0;
output   param_P_V_we0;
output  [1:0] param_norm_V_address0;
output   param_norm_V_ce0;
output  [0:0] param_norm_V_d0;
input  [0:0] param_norm_V_q0;
output   param_norm_V_we0;
output  [1:0] param_sig_V_address0;
output   param_sig_V_ce0;
output  [0:0] param_sig_V_d0;
input  [0:0] param_sig_V_q0;
output   param_sig_V_we0;
input  [17:0] stream_i_V_V_dout;
input   stream_i_V_V_empty_n;
output   stream_i_V_V_read;
input  [17:0] kernel_0_V_V_dout;
input   kernel_0_V_V_empty_n;
output   kernel_0_V_V_read;
input  [17:0] kernel_1_V_V_dout;
input   kernel_1_V_V_empty_n;
output   kernel_1_V_V_read;
input  [17:0] kernel_2_V_V_dout;
input   kernel_2_V_V_empty_n;
output   kernel_2_V_V_read;
input  [17:0] bias_0_V_V_dout;
input   bias_0_V_V_empty_n;
output   bias_0_V_V_read;
input  [17:0] bias_1_V_V_dout;
input   bias_1_V_V_empty_n;
output   bias_1_V_V_read;
input  [17:0] bias_2_V_V_dout;
input   bias_2_V_V_empty_n;
output   bias_2_V_V_read;
input  [17:0] mean_0_V_V_dout;
input   mean_0_V_V_empty_n;
output   mean_0_V_V_read;
input  [17:0] mean_1_V_V_dout;
input   mean_1_V_V_empty_n;
output   mean_1_V_V_read;
input  [17:0] std_0_V_V_dout;
input   std_0_V_V_empty_n;
output   std_0_V_V_read;
input  [17:0] std_1_V_V_dout;
input   std_1_V_V_empty_n;
output   std_1_V_V_read;
output  [17:0] stream_o_V_V_din;
input   stream_o_V_V_full_n;
output   stream_o_V_V_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire    p_extend_stream_1_1_U0_ap_start;
wire    p_extend_stream_1_1_U0_ap_done;
wire    p_extend_stream_1_1_U0_ap_continue;
wire    p_extend_stream_1_1_U0_ap_idle;
wire    p_extend_stream_1_1_U0_ap_ready;
wire    p_extend_stream_1_1_U0_stream_i_V_V_read;
wire   [17:0] p_extend_stream_1_1_U0_stream_o_V_V_din;
wire    p_extend_stream_1_1_U0_stream_o_V_V_write;
wire    p_extend_stream_181_U0_ap_start;
wire    p_extend_stream_181_U0_ap_done;
wire    p_extend_stream_181_U0_ap_continue;
wire    p_extend_stream_181_U0_ap_idle;
wire    p_extend_stream_181_U0_ap_ready;
wire    p_extend_stream_181_U0_stream_i_V_V_read;
wire   [17:0] p_extend_stream_181_U0_stream_o_V_V_din;
wire    p_extend_stream_181_U0_stream_o_V_V_write;
wire    p_extend_stream_1_U0_ap_start;
wire    p_extend_stream_1_U0_ap_done;
wire    p_extend_stream_1_U0_ap_continue;
wire    p_extend_stream_1_U0_ap_idle;
wire    p_extend_stream_1_U0_ap_ready;
wire    p_extend_stream_1_U0_stream_i_0_V_V_read;
wire   [17:0] p_extend_stream_1_U0_stream_o_V_V_din;
wire    p_extend_stream_1_U0_stream_o_V_V_write;
wire    p_wt_kernel_282_U0_ap_start;
wire    p_wt_kernel_282_U0_ap_done;
wire    p_wt_kernel_282_U0_ap_continue;
wire    p_wt_kernel_282_U0_ap_idle;
wire    p_wt_kernel_282_U0_ap_ready;
wire    p_wt_kernel_282_U0_kernel_i_V_V1_read;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_0_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_0_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_0_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_0_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_1_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_1_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_1_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_1_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_10_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_10_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_10_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_10_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_11_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_11_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_11_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_11_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_12_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_12_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_12_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_12_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_13_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_13_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_13_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_13_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_14_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_14_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_14_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_14_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_15_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_15_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_15_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_15_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_2_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_2_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_2_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_2_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_3_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_3_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_3_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_3_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_4_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_4_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_4_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_4_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_5_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_5_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_5_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_5_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_6_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_6_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_6_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_6_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_7_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_7_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_7_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_7_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_8_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_8_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_8_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_8_d0;
wire   [11:0] p_wt_kernel_282_U0_layer2_kernel_V_9_address0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_9_ce0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_9_we0;
wire   [17:0] p_wt_kernel_282_U0_layer2_kernel_V_9_d0;
wire    ap_channel_done_layer2_kernel_V_9;
wire    p_wt_kernel_282_U0_layer2_kernel_V_9_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_9;
wire    ap_sync_channel_write_layer2_kernel_V_9;
wire    ap_channel_done_layer2_kernel_V_8;
wire    p_wt_kernel_282_U0_layer2_kernel_V_8_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_8;
wire    ap_sync_channel_write_layer2_kernel_V_8;
wire    ap_channel_done_layer2_kernel_V_7;
wire    p_wt_kernel_282_U0_layer2_kernel_V_7_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_7;
wire    ap_sync_channel_write_layer2_kernel_V_7;
wire    ap_channel_done_layer2_kernel_V_6;
wire    p_wt_kernel_282_U0_layer2_kernel_V_6_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_6;
wire    ap_sync_channel_write_layer2_kernel_V_6;
wire    ap_channel_done_layer2_kernel_V_5;
wire    p_wt_kernel_282_U0_layer2_kernel_V_5_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_5;
wire    ap_sync_channel_write_layer2_kernel_V_5;
wire    ap_channel_done_layer2_kernel_V_4;
wire    p_wt_kernel_282_U0_layer2_kernel_V_4_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_4;
wire    ap_sync_channel_write_layer2_kernel_V_4;
wire    ap_channel_done_layer2_kernel_V_3;
wire    p_wt_kernel_282_U0_layer2_kernel_V_3_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_3;
wire    ap_sync_channel_write_layer2_kernel_V_3;
wire    ap_channel_done_layer2_kernel_V_2;
wire    p_wt_kernel_282_U0_layer2_kernel_V_2_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_2;
wire    ap_sync_channel_write_layer2_kernel_V_2;
wire    ap_channel_done_layer2_kernel_V_15;
wire    p_wt_kernel_282_U0_layer2_kernel_V_15_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_15;
wire    ap_sync_channel_write_layer2_kernel_V_15;
wire    ap_channel_done_layer2_kernel_V_14;
wire    p_wt_kernel_282_U0_layer2_kernel_V_14_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_14;
wire    ap_sync_channel_write_layer2_kernel_V_14;
wire    ap_channel_done_layer2_kernel_V_13;
wire    p_wt_kernel_282_U0_layer2_kernel_V_13_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_13;
wire    ap_sync_channel_write_layer2_kernel_V_13;
wire    ap_channel_done_layer2_kernel_V_12;
wire    p_wt_kernel_282_U0_layer2_kernel_V_12_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_12;
wire    ap_sync_channel_write_layer2_kernel_V_12;
wire    ap_channel_done_layer2_kernel_V_11;
wire    p_wt_kernel_282_U0_layer2_kernel_V_11_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_11;
wire    ap_sync_channel_write_layer2_kernel_V_11;
wire    ap_channel_done_layer2_kernel_V_10;
wire    p_wt_kernel_282_U0_layer2_kernel_V_10_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_10;
wire    ap_sync_channel_write_layer2_kernel_V_10;
wire    ap_channel_done_layer2_kernel_V_1;
wire    p_wt_kernel_282_U0_layer2_kernel_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_1;
wire    ap_sync_channel_write_layer2_kernel_V_1;
wire    ap_channel_done_layer2_kernel_V_0;
wire    p_wt_kernel_282_U0_layer2_kernel_V_0_full_n;
reg    ap_sync_reg_channel_write_layer2_kernel_V_0;
wire    ap_sync_channel_write_layer2_kernel_V_0;
wire    p_extend_stream_283_U0_ap_start;
wire    p_extend_stream_283_U0_ap_done;
wire    p_extend_stream_283_U0_ap_continue;
wire    p_extend_stream_283_U0_ap_idle;
wire    p_extend_stream_283_U0_ap_ready;
wire    p_extend_stream_283_U0_stream_i_V_V1_read;
wire   [17:0] p_extend_stream_283_U0_stream_o_V_V_din;
wire    p_extend_stream_283_U0_stream_o_V_V_write;
wire    p_extend_stream_284_U0_ap_start;
wire    p_extend_stream_284_U0_ap_done;
wire    p_extend_stream_284_U0_ap_continue;
wire    p_extend_stream_284_U0_ap_idle;
wire    p_extend_stream_284_U0_ap_ready;
wire    p_extend_stream_284_U0_stream_i_V_V1_read;
wire   [17:0] p_extend_stream_284_U0_stream_o_V_V_din;
wire    p_extend_stream_284_U0_stream_o_V_V_write;
wire    p_wt_kernel_385_U0_ap_start;
wire    p_wt_kernel_385_U0_ap_done;
wire    p_wt_kernel_385_U0_ap_continue;
wire    p_wt_kernel_385_U0_ap_idle;
wire    p_wt_kernel_385_U0_ap_ready;
wire    p_wt_kernel_385_U0_kernel_i_V_V2_read;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_0_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_0_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_0_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_0_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_1_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_1_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_1_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_1_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_10_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_10_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_10_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_10_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_11_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_11_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_11_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_11_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_12_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_12_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_12_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_12_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_13_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_13_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_13_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_13_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_14_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_14_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_14_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_14_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_15_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_15_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_15_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_15_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_16_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_16_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_16_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_16_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_17_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_17_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_17_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_17_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_18_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_18_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_18_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_18_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_19_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_19_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_19_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_19_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_2_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_2_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_2_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_2_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_20_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_20_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_20_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_20_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_21_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_21_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_21_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_21_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_22_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_22_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_22_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_22_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_23_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_23_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_23_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_23_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_24_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_24_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_24_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_24_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_25_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_25_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_25_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_25_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_26_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_26_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_26_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_26_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_27_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_27_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_27_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_27_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_28_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_28_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_28_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_28_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_29_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_29_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_29_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_29_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_3_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_3_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_3_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_3_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_30_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_30_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_30_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_30_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_31_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_31_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_31_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_31_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_4_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_4_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_4_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_4_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_5_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_5_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_5_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_5_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_6_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_6_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_6_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_6_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_7_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_7_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_7_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_7_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_8_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_8_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_8_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_8_d0;
wire   [5:0] p_wt_kernel_385_U0_layer3_kernel_V_9_address0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_9_ce0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_9_we0;
wire   [17:0] p_wt_kernel_385_U0_layer3_kernel_V_9_d0;
wire    ap_channel_done_layer3_kernel_V_9;
wire    p_wt_kernel_385_U0_layer3_kernel_V_9_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_9;
wire    ap_sync_channel_write_layer3_kernel_V_9;
wire    ap_channel_done_layer3_kernel_V_8;
wire    p_wt_kernel_385_U0_layer3_kernel_V_8_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_8;
wire    ap_sync_channel_write_layer3_kernel_V_8;
wire    ap_channel_done_layer3_kernel_V_7;
wire    p_wt_kernel_385_U0_layer3_kernel_V_7_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_7;
wire    ap_sync_channel_write_layer3_kernel_V_7;
wire    ap_channel_done_layer3_kernel_V_6;
wire    p_wt_kernel_385_U0_layer3_kernel_V_6_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_6;
wire    ap_sync_channel_write_layer3_kernel_V_6;
wire    ap_channel_done_layer3_kernel_V_5;
wire    p_wt_kernel_385_U0_layer3_kernel_V_5_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_5;
wire    ap_sync_channel_write_layer3_kernel_V_5;
wire    ap_channel_done_layer3_kernel_V_4;
wire    p_wt_kernel_385_U0_layer3_kernel_V_4_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_4;
wire    ap_sync_channel_write_layer3_kernel_V_4;
wire    ap_channel_done_layer3_kernel_V_31;
wire    p_wt_kernel_385_U0_layer3_kernel_V_31_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_31;
wire    ap_sync_channel_write_layer3_kernel_V_31;
wire    ap_channel_done_layer3_kernel_V_30;
wire    p_wt_kernel_385_U0_layer3_kernel_V_30_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_30;
wire    ap_sync_channel_write_layer3_kernel_V_30;
wire    ap_channel_done_layer3_kernel_V_3;
wire    p_wt_kernel_385_U0_layer3_kernel_V_3_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_3;
wire    ap_sync_channel_write_layer3_kernel_V_3;
wire    ap_channel_done_layer3_kernel_V_29;
wire    p_wt_kernel_385_U0_layer3_kernel_V_29_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_29;
wire    ap_sync_channel_write_layer3_kernel_V_29;
wire    ap_channel_done_layer3_kernel_V_28;
wire    p_wt_kernel_385_U0_layer3_kernel_V_28_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_28;
wire    ap_sync_channel_write_layer3_kernel_V_28;
wire    ap_channel_done_layer3_kernel_V_27;
wire    p_wt_kernel_385_U0_layer3_kernel_V_27_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_27;
wire    ap_sync_channel_write_layer3_kernel_V_27;
wire    ap_channel_done_layer3_kernel_V_26;
wire    p_wt_kernel_385_U0_layer3_kernel_V_26_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_26;
wire    ap_sync_channel_write_layer3_kernel_V_26;
wire    ap_channel_done_layer3_kernel_V_25;
wire    p_wt_kernel_385_U0_layer3_kernel_V_25_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_25;
wire    ap_sync_channel_write_layer3_kernel_V_25;
wire    ap_channel_done_layer3_kernel_V_24;
wire    p_wt_kernel_385_U0_layer3_kernel_V_24_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_24;
wire    ap_sync_channel_write_layer3_kernel_V_24;
wire    ap_channel_done_layer3_kernel_V_23;
wire    p_wt_kernel_385_U0_layer3_kernel_V_23_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_23;
wire    ap_sync_channel_write_layer3_kernel_V_23;
wire    ap_channel_done_layer3_kernel_V_22;
wire    p_wt_kernel_385_U0_layer3_kernel_V_22_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_22;
wire    ap_sync_channel_write_layer3_kernel_V_22;
wire    ap_channel_done_layer3_kernel_V_21;
wire    p_wt_kernel_385_U0_layer3_kernel_V_21_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_21;
wire    ap_sync_channel_write_layer3_kernel_V_21;
wire    ap_channel_done_layer3_kernel_V_20;
wire    p_wt_kernel_385_U0_layer3_kernel_V_20_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_20;
wire    ap_sync_channel_write_layer3_kernel_V_20;
wire    ap_channel_done_layer3_kernel_V_2;
wire    p_wt_kernel_385_U0_layer3_kernel_V_2_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_2;
wire    ap_sync_channel_write_layer3_kernel_V_2;
wire    ap_channel_done_layer3_kernel_V_19;
wire    p_wt_kernel_385_U0_layer3_kernel_V_19_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_19;
wire    ap_sync_channel_write_layer3_kernel_V_19;
wire    ap_channel_done_layer3_kernel_V_18;
wire    p_wt_kernel_385_U0_layer3_kernel_V_18_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_18;
wire    ap_sync_channel_write_layer3_kernel_V_18;
wire    ap_channel_done_layer3_kernel_V_17;
wire    p_wt_kernel_385_U0_layer3_kernel_V_17_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_17;
wire    ap_sync_channel_write_layer3_kernel_V_17;
wire    ap_channel_done_layer3_kernel_V_16;
wire    p_wt_kernel_385_U0_layer3_kernel_V_16_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_16;
wire    ap_sync_channel_write_layer3_kernel_V_16;
wire    ap_channel_done_layer3_kernel_V_15;
wire    p_wt_kernel_385_U0_layer3_kernel_V_15_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_15;
wire    ap_sync_channel_write_layer3_kernel_V_15;
wire    ap_channel_done_layer3_kernel_V_14;
wire    p_wt_kernel_385_U0_layer3_kernel_V_14_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_14;
wire    ap_sync_channel_write_layer3_kernel_V_14;
wire    ap_channel_done_layer3_kernel_V_13;
wire    p_wt_kernel_385_U0_layer3_kernel_V_13_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_13;
wire    ap_sync_channel_write_layer3_kernel_V_13;
wire    ap_channel_done_layer3_kernel_V_12;
wire    p_wt_kernel_385_U0_layer3_kernel_V_12_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_12;
wire    ap_sync_channel_write_layer3_kernel_V_12;
wire    ap_channel_done_layer3_kernel_V_11;
wire    p_wt_kernel_385_U0_layer3_kernel_V_11_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_11;
wire    ap_sync_channel_write_layer3_kernel_V_11;
wire    ap_channel_done_layer3_kernel_V_10;
wire    p_wt_kernel_385_U0_layer3_kernel_V_10_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_10;
wire    ap_sync_channel_write_layer3_kernel_V_10;
wire    ap_channel_done_layer3_kernel_V_1;
wire    p_wt_kernel_385_U0_layer3_kernel_V_1_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_1;
wire    ap_sync_channel_write_layer3_kernel_V_1;
wire    ap_channel_done_layer3_kernel_V_0;
wire    p_wt_kernel_385_U0_layer3_kernel_V_0_full_n;
reg    ap_sync_reg_channel_write_layer3_kernel_V_0;
wire    ap_sync_channel_write_layer3_kernel_V_0;
wire    stream_deconv_1_U0_ap_start;
wire    stream_deconv_1_U0_ap_done;
wire    stream_deconv_1_U0_ap_continue;
wire    stream_deconv_1_U0_ap_idle;
wire    stream_deconv_1_U0_ap_ready;
wire    stream_deconv_1_U0_stream_i_V_V_read;
wire    stream_deconv_1_U0_kernel_0_V_V_read;
wire    stream_deconv_1_U0_bias_V_V_read;
wire    stream_deconv_1_U0_mean_V_V_read;
wire    stream_deconv_1_U0_std_V_V_read;
wire   [17:0] stream_deconv_1_U0_stream_o_0_V_V_din;
wire    stream_deconv_1_U0_stream_o_0_V_V_write;
wire    stream_deconv_286_U0_ap_start;
wire    stream_deconv_286_U0_ap_done;
wire    stream_deconv_286_U0_ap_continue;
wire    stream_deconv_286_U0_ap_idle;
wire    stream_deconv_286_U0_ap_ready;
wire    stream_deconv_286_U0_stream_i_V_V_read;
wire    stream_deconv_286_U0_bias_V_V2_read;
wire    stream_deconv_286_U0_mean_V_V_read;
wire    stream_deconv_286_U0_std_V_V_read;
wire   [17:0] stream_deconv_286_U0_stream_o_V_V4_din;
wire    stream_deconv_286_U0_stream_o_V_V4_write;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_0_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_0_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_0_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_0_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_1_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_1_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_1_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_1_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_2_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_2_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_2_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_2_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_3_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_3_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_3_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_3_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_4_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_4_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_4_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_4_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_5_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_5_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_5_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_5_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_6_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_6_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_6_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_6_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_7_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_7_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_7_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_7_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_8_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_8_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_8_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_8_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_9_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_9_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_9_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_9_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_10_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_10_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_10_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_10_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_11_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_11_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_11_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_11_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_12_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_12_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_12_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_12_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_13_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_13_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_13_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_13_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_14_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_14_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_14_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_14_ce1;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_15_address0;
wire    stream_deconv_286_U0_layer2_kernel_V_15_ce0;
wire   [11:0] stream_deconv_286_U0_layer2_kernel_V_15_address1;
wire    stream_deconv_286_U0_layer2_kernel_V_15_ce1;
wire    Block_proc102_U0_ap_start;
wire    Block_proc102_U0_ap_done;
wire    Block_proc102_U0_ap_continue;
wire    Block_proc102_U0_ap_idle;
wire    Block_proc102_U0_ap_ready;
wire    Block_proc102_U0_bias_2_V_V_read;
wire   [17:0] Block_proc102_U0_tmp_V_load_out_out_din;
wire    Block_proc102_U0_tmp_V_load_out_out_write;
wire    stream_deconv_387_U0_ap_start;
wire    stream_deconv_387_U0_ap_done;
wire    stream_deconv_387_U0_ap_continue;
wire    stream_deconv_387_U0_ap_idle;
wire    stream_deconv_387_U0_ap_ready;
wire    stream_deconv_387_U0_stream_res_1_V_V_read;
wire    stream_deconv_387_U0_tmp_V_load_loc_read;
wire   [17:0] stream_deconv_387_U0_stream_o_V_V_din;
wire    stream_deconv_387_U0_stream_o_V_V_write;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_0_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_0_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_1_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_1_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_2_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_2_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_3_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_3_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_4_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_4_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_5_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_5_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_6_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_6_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_7_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_7_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_8_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_8_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_9_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_9_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_10_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_10_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_11_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_11_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_12_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_12_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_13_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_13_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_14_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_14_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_15_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_15_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_16_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_16_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_17_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_17_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_18_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_18_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_19_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_19_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_20_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_20_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_21_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_21_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_22_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_22_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_23_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_23_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_24_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_24_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_25_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_25_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_26_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_26_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_27_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_27_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_28_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_28_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_29_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_29_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_30_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_30_ce0;
wire   [5:0] stream_deconv_387_U0_layer3_kernel_V_31_address0;
wire    stream_deconv_387_U0_layer3_kernel_V_31_ce0;
wire    ap_sync_continue;
wire   [17:0] layer2_kernel_V_0_i_q0;
wire   [17:0] layer2_kernel_V_0_i_q1;
wire   [17:0] layer2_kernel_V_0_t_q0;
wire   [17:0] layer2_kernel_V_0_t_q1;
wire    layer2_kernel_V_0_i_full_n;
wire    layer2_kernel_V_0_t_empty_n;
wire   [17:0] layer2_kernel_V_0_t_d1;
wire    layer2_kernel_V_0_t_we1;
wire   [17:0] layer2_kernel_V_1_i_q0;
wire   [17:0] layer2_kernel_V_1_i_q1;
wire   [17:0] layer2_kernel_V_1_t_q0;
wire   [17:0] layer2_kernel_V_1_t_q1;
wire    layer2_kernel_V_1_i_full_n;
wire    layer2_kernel_V_1_t_empty_n;
wire   [17:0] layer2_kernel_V_1_t_d1;
wire    layer2_kernel_V_1_t_we1;
wire   [17:0] layer2_kernel_V_10_i_q0;
wire   [17:0] layer2_kernel_V_10_i_q1;
wire   [17:0] layer2_kernel_V_10_t_q0;
wire   [17:0] layer2_kernel_V_10_t_q1;
wire    layer2_kernel_V_10_i_full_n;
wire    layer2_kernel_V_10_t_empty_n;
wire   [17:0] layer2_kernel_V_10_t_d1;
wire    layer2_kernel_V_10_t_we1;
wire   [17:0] layer2_kernel_V_11_i_q0;
wire   [17:0] layer2_kernel_V_11_i_q1;
wire   [17:0] layer2_kernel_V_11_t_q0;
wire   [17:0] layer2_kernel_V_11_t_q1;
wire    layer2_kernel_V_11_i_full_n;
wire    layer2_kernel_V_11_t_empty_n;
wire   [17:0] layer2_kernel_V_11_t_d1;
wire    layer2_kernel_V_11_t_we1;
wire   [17:0] layer2_kernel_V_12_i_q0;
wire   [17:0] layer2_kernel_V_12_i_q1;
wire   [17:0] layer2_kernel_V_12_t_q0;
wire   [17:0] layer2_kernel_V_12_t_q1;
wire    layer2_kernel_V_12_i_full_n;
wire    layer2_kernel_V_12_t_empty_n;
wire   [17:0] layer2_kernel_V_12_t_d1;
wire    layer2_kernel_V_12_t_we1;
wire   [17:0] layer2_kernel_V_13_i_q0;
wire   [17:0] layer2_kernel_V_13_i_q1;
wire   [17:0] layer2_kernel_V_13_t_q0;
wire   [17:0] layer2_kernel_V_13_t_q1;
wire    layer2_kernel_V_13_i_full_n;
wire    layer2_kernel_V_13_t_empty_n;
wire   [17:0] layer2_kernel_V_13_t_d1;
wire    layer2_kernel_V_13_t_we1;
wire   [17:0] layer2_kernel_V_14_i_q0;
wire   [17:0] layer2_kernel_V_14_i_q1;
wire   [17:0] layer2_kernel_V_14_t_q0;
wire   [17:0] layer2_kernel_V_14_t_q1;
wire    layer2_kernel_V_14_i_full_n;
wire    layer2_kernel_V_14_t_empty_n;
wire   [17:0] layer2_kernel_V_14_t_d1;
wire    layer2_kernel_V_14_t_we1;
wire   [17:0] layer2_kernel_V_15_i_q0;
wire   [17:0] layer2_kernel_V_15_i_q1;
wire   [17:0] layer2_kernel_V_15_t_q0;
wire   [17:0] layer2_kernel_V_15_t_q1;
wire    layer2_kernel_V_15_i_full_n;
wire    layer2_kernel_V_15_t_empty_n;
wire   [17:0] layer2_kernel_V_15_t_d1;
wire    layer2_kernel_V_15_t_we1;
wire   [17:0] layer2_kernel_V_2_i_q0;
wire   [17:0] layer2_kernel_V_2_i_q1;
wire   [17:0] layer2_kernel_V_2_t_q0;
wire   [17:0] layer2_kernel_V_2_t_q1;
wire    layer2_kernel_V_2_i_full_n;
wire    layer2_kernel_V_2_t_empty_n;
wire   [17:0] layer2_kernel_V_2_t_d1;
wire    layer2_kernel_V_2_t_we1;
wire   [17:0] layer2_kernel_V_3_i_q0;
wire   [17:0] layer2_kernel_V_3_i_q1;
wire   [17:0] layer2_kernel_V_3_t_q0;
wire   [17:0] layer2_kernel_V_3_t_q1;
wire    layer2_kernel_V_3_i_full_n;
wire    layer2_kernel_V_3_t_empty_n;
wire   [17:0] layer2_kernel_V_3_t_d1;
wire    layer2_kernel_V_3_t_we1;
wire   [17:0] layer2_kernel_V_4_i_q0;
wire   [17:0] layer2_kernel_V_4_i_q1;
wire   [17:0] layer2_kernel_V_4_t_q0;
wire   [17:0] layer2_kernel_V_4_t_q1;
wire    layer2_kernel_V_4_i_full_n;
wire    layer2_kernel_V_4_t_empty_n;
wire   [17:0] layer2_kernel_V_4_t_d1;
wire    layer2_kernel_V_4_t_we1;
wire   [17:0] layer2_kernel_V_5_i_q0;
wire   [17:0] layer2_kernel_V_5_i_q1;
wire   [17:0] layer2_kernel_V_5_t_q0;
wire   [17:0] layer2_kernel_V_5_t_q1;
wire    layer2_kernel_V_5_i_full_n;
wire    layer2_kernel_V_5_t_empty_n;
wire   [17:0] layer2_kernel_V_5_t_d1;
wire    layer2_kernel_V_5_t_we1;
wire   [17:0] layer2_kernel_V_6_i_q0;
wire   [17:0] layer2_kernel_V_6_i_q1;
wire   [17:0] layer2_kernel_V_6_t_q0;
wire   [17:0] layer2_kernel_V_6_t_q1;
wire    layer2_kernel_V_6_i_full_n;
wire    layer2_kernel_V_6_t_empty_n;
wire   [17:0] layer2_kernel_V_6_t_d1;
wire    layer2_kernel_V_6_t_we1;
wire   [17:0] layer2_kernel_V_7_i_q0;
wire   [17:0] layer2_kernel_V_7_i_q1;
wire   [17:0] layer2_kernel_V_7_t_q0;
wire   [17:0] layer2_kernel_V_7_t_q1;
wire    layer2_kernel_V_7_i_full_n;
wire    layer2_kernel_V_7_t_empty_n;
wire   [17:0] layer2_kernel_V_7_t_d1;
wire    layer2_kernel_V_7_t_we1;
wire   [17:0] layer2_kernel_V_8_i_q0;
wire   [17:0] layer2_kernel_V_8_i_q1;
wire   [17:0] layer2_kernel_V_8_t_q0;
wire   [17:0] layer2_kernel_V_8_t_q1;
wire    layer2_kernel_V_8_i_full_n;
wire    layer2_kernel_V_8_t_empty_n;
wire   [17:0] layer2_kernel_V_8_t_d1;
wire    layer2_kernel_V_8_t_we1;
wire   [17:0] layer2_kernel_V_9_i_q0;
wire   [17:0] layer2_kernel_V_9_i_q1;
wire   [17:0] layer2_kernel_V_9_t_q0;
wire   [17:0] layer2_kernel_V_9_t_q1;
wire    layer2_kernel_V_9_i_full_n;
wire    layer2_kernel_V_9_t_empty_n;
wire   [17:0] layer2_kernel_V_9_t_d1;
wire    layer2_kernel_V_9_t_we1;
wire   [17:0] layer3_kernel_V_0_i_q0;
wire   [17:0] layer3_kernel_V_0_t_q0;
wire    layer3_kernel_V_0_i_full_n;
wire    layer3_kernel_V_0_t_empty_n;
wire   [17:0] layer3_kernel_V_1_i_q0;
wire   [17:0] layer3_kernel_V_1_t_q0;
wire    layer3_kernel_V_1_i_full_n;
wire    layer3_kernel_V_1_t_empty_n;
wire   [17:0] layer3_kernel_V_10_i_q0;
wire   [17:0] layer3_kernel_V_10_t_q0;
wire    layer3_kernel_V_10_i_full_n;
wire    layer3_kernel_V_10_t_empty_n;
wire   [17:0] layer3_kernel_V_11_i_q0;
wire   [17:0] layer3_kernel_V_11_t_q0;
wire    layer3_kernel_V_11_i_full_n;
wire    layer3_kernel_V_11_t_empty_n;
wire   [17:0] layer3_kernel_V_12_i_q0;
wire   [17:0] layer3_kernel_V_12_t_q0;
wire    layer3_kernel_V_12_i_full_n;
wire    layer3_kernel_V_12_t_empty_n;
wire   [17:0] layer3_kernel_V_13_i_q0;
wire   [17:0] layer3_kernel_V_13_t_q0;
wire    layer3_kernel_V_13_i_full_n;
wire    layer3_kernel_V_13_t_empty_n;
wire   [17:0] layer3_kernel_V_14_i_q0;
wire   [17:0] layer3_kernel_V_14_t_q0;
wire    layer3_kernel_V_14_i_full_n;
wire    layer3_kernel_V_14_t_empty_n;
wire   [17:0] layer3_kernel_V_15_i_q0;
wire   [17:0] layer3_kernel_V_15_t_q0;
wire    layer3_kernel_V_15_i_full_n;
wire    layer3_kernel_V_15_t_empty_n;
wire   [17:0] layer3_kernel_V_16_i_q0;
wire   [17:0] layer3_kernel_V_16_t_q0;
wire    layer3_kernel_V_16_i_full_n;
wire    layer3_kernel_V_16_t_empty_n;
wire   [17:0] layer3_kernel_V_17_i_q0;
wire   [17:0] layer3_kernel_V_17_t_q0;
wire    layer3_kernel_V_17_i_full_n;
wire    layer3_kernel_V_17_t_empty_n;
wire   [17:0] layer3_kernel_V_18_i_q0;
wire   [17:0] layer3_kernel_V_18_t_q0;
wire    layer3_kernel_V_18_i_full_n;
wire    layer3_kernel_V_18_t_empty_n;
wire   [17:0] layer3_kernel_V_19_i_q0;
wire   [17:0] layer3_kernel_V_19_t_q0;
wire    layer3_kernel_V_19_i_full_n;
wire    layer3_kernel_V_19_t_empty_n;
wire   [17:0] layer3_kernel_V_2_i_q0;
wire   [17:0] layer3_kernel_V_2_t_q0;
wire    layer3_kernel_V_2_i_full_n;
wire    layer3_kernel_V_2_t_empty_n;
wire   [17:0] layer3_kernel_V_20_i_q0;
wire   [17:0] layer3_kernel_V_20_t_q0;
wire    layer3_kernel_V_20_i_full_n;
wire    layer3_kernel_V_20_t_empty_n;
wire   [17:0] layer3_kernel_V_21_i_q0;
wire   [17:0] layer3_kernel_V_21_t_q0;
wire    layer3_kernel_V_21_i_full_n;
wire    layer3_kernel_V_21_t_empty_n;
wire   [17:0] layer3_kernel_V_22_i_q0;
wire   [17:0] layer3_kernel_V_22_t_q0;
wire    layer3_kernel_V_22_i_full_n;
wire    layer3_kernel_V_22_t_empty_n;
wire   [17:0] layer3_kernel_V_23_i_q0;
wire   [17:0] layer3_kernel_V_23_t_q0;
wire    layer3_kernel_V_23_i_full_n;
wire    layer3_kernel_V_23_t_empty_n;
wire   [17:0] layer3_kernel_V_24_i_q0;
wire   [17:0] layer3_kernel_V_24_t_q0;
wire    layer3_kernel_V_24_i_full_n;
wire    layer3_kernel_V_24_t_empty_n;
wire   [17:0] layer3_kernel_V_25_i_q0;
wire   [17:0] layer3_kernel_V_25_t_q0;
wire    layer3_kernel_V_25_i_full_n;
wire    layer3_kernel_V_25_t_empty_n;
wire   [17:0] layer3_kernel_V_26_i_q0;
wire   [17:0] layer3_kernel_V_26_t_q0;
wire    layer3_kernel_V_26_i_full_n;
wire    layer3_kernel_V_26_t_empty_n;
wire   [17:0] layer3_kernel_V_27_i_q0;
wire   [17:0] layer3_kernel_V_27_t_q0;
wire    layer3_kernel_V_27_i_full_n;
wire    layer3_kernel_V_27_t_empty_n;
wire   [17:0] layer3_kernel_V_28_i_q0;
wire   [17:0] layer3_kernel_V_28_t_q0;
wire    layer3_kernel_V_28_i_full_n;
wire    layer3_kernel_V_28_t_empty_n;
wire   [17:0] layer3_kernel_V_29_i_q0;
wire   [17:0] layer3_kernel_V_29_t_q0;
wire    layer3_kernel_V_29_i_full_n;
wire    layer3_kernel_V_29_t_empty_n;
wire   [17:0] layer3_kernel_V_3_i_q0;
wire   [17:0] layer3_kernel_V_3_t_q0;
wire    layer3_kernel_V_3_i_full_n;
wire    layer3_kernel_V_3_t_empty_n;
wire   [17:0] layer3_kernel_V_30_i_q0;
wire   [17:0] layer3_kernel_V_30_t_q0;
wire    layer3_kernel_V_30_i_full_n;
wire    layer3_kernel_V_30_t_empty_n;
wire   [17:0] layer3_kernel_V_31_i_q0;
wire   [17:0] layer3_kernel_V_31_t_q0;
wire    layer3_kernel_V_31_i_full_n;
wire    layer3_kernel_V_31_t_empty_n;
wire   [17:0] layer3_kernel_V_4_i_q0;
wire   [17:0] layer3_kernel_V_4_t_q0;
wire    layer3_kernel_V_4_i_full_n;
wire    layer3_kernel_V_4_t_empty_n;
wire   [17:0] layer3_kernel_V_5_i_q0;
wire   [17:0] layer3_kernel_V_5_t_q0;
wire    layer3_kernel_V_5_i_full_n;
wire    layer3_kernel_V_5_t_empty_n;
wire   [17:0] layer3_kernel_V_6_i_q0;
wire   [17:0] layer3_kernel_V_6_t_q0;
wire    layer3_kernel_V_6_i_full_n;
wire    layer3_kernel_V_6_t_empty_n;
wire   [17:0] layer3_kernel_V_7_i_q0;
wire   [17:0] layer3_kernel_V_7_t_q0;
wire    layer3_kernel_V_7_i_full_n;
wire    layer3_kernel_V_7_t_empty_n;
wire   [17:0] layer3_kernel_V_8_i_q0;
wire   [17:0] layer3_kernel_V_8_t_q0;
wire    layer3_kernel_V_8_i_full_n;
wire    layer3_kernel_V_8_t_empty_n;
wire   [17:0] layer3_kernel_V_9_i_q0;
wire   [17:0] layer3_kernel_V_9_t_q0;
wire    layer3_kernel_V_9_i_full_n;
wire    layer3_kernel_V_9_t_empty_n;
wire    bias0_V_V_full_n;
wire   [17:0] bias0_V_V_dout;
wire    bias0_V_V_empty_n;
wire    mean0_V_V_full_n;
wire   [17:0] mean0_V_V_dout;
wire    mean0_V_V_empty_n;
wire    std0_V_V_full_n;
wire   [17:0] std0_V_V_dout;
wire    std0_V_V_empty_n;
wire    mean1_V_V_full_n;
wire   [17:0] mean1_V_V_dout;
wire    mean1_V_V_empty_n;
wire    std1_V_V_full_n;
wire   [17:0] std1_V_V_dout;
wire    std1_V_V_empty_n;
wire    stream_res_0_V_V_full_n;
wire   [17:0] stream_res_0_V_V_dout;
wire    stream_res_0_V_V_empty_n;
wire    stream_res_1_V_V_full_n;
wire   [17:0] stream_res_1_V_V_dout;
wire    stream_res_1_V_V_empty_n;
wire    tmp_V_load_loc_c_full_n;
wire   [17:0] tmp_V_load_loc_c_dout;
wire    tmp_V_load_loc_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_stream_deconv_1_U0_ap_ready;
wire    ap_sync_stream_deconv_1_U0_ap_ready;
reg   [1:0] stream_deconv_1_U0_ap_ready_count;
reg    ap_sync_reg_p_wt_kernel_282_U0_ap_ready;
wire    ap_sync_p_wt_kernel_282_U0_ap_ready;
reg   [1:0] p_wt_kernel_282_U0_ap_ready_count;
reg    ap_sync_reg_p_wt_kernel_385_U0_ap_ready;
wire    ap_sync_p_wt_kernel_385_U0_ap_ready;
reg   [1:0] p_wt_kernel_385_U0_ap_ready_count;
reg    ap_sync_reg_p_extend_stream_1_1_U0_ap_ready;
wire    ap_sync_p_extend_stream_1_1_U0_ap_ready;
reg   [1:0] p_extend_stream_1_1_U0_ap_ready_count;
reg    ap_sync_reg_stream_deconv_286_U0_ap_ready;
wire    ap_sync_stream_deconv_286_U0_ap_ready;
reg   [1:0] stream_deconv_286_U0_ap_ready_count;
reg    ap_sync_reg_Block_proc102_U0_ap_ready;
wire    ap_sync_Block_proc102_U0_ap_ready;
reg   [1:0] Block_proc102_U0_ap_ready_count;
reg    ap_sync_reg_p_extend_stream_181_U0_ap_ready;
wire    ap_sync_p_extend_stream_181_U0_ap_ready;
reg   [1:0] p_extend_stream_181_U0_ap_ready_count;
reg    ap_sync_reg_p_extend_stream_283_U0_ap_ready;
wire    ap_sync_p_extend_stream_283_U0_ap_ready;
reg   [1:0] p_extend_stream_283_U0_ap_ready_count;
reg    ap_sync_reg_p_extend_stream_1_U0_ap_ready;
wire    ap_sync_p_extend_stream_1_U0_ap_ready;
reg   [1:0] p_extend_stream_1_U0_ap_ready_count;
reg    ap_sync_reg_p_extend_stream_284_U0_ap_ready;
wire    ap_sync_p_extend_stream_284_U0_ap_ready;
reg   [1:0] p_extend_stream_284_U0_ap_ready_count;
wire    p_extend_stream_1_1_U0_start_full_n;
wire    p_extend_stream_1_1_U0_start_write;
wire    p_extend_stream_181_U0_start_full_n;
wire    p_extend_stream_181_U0_start_write;
wire    p_extend_stream_1_U0_start_full_n;
wire    p_extend_stream_1_U0_start_write;
wire    p_wt_kernel_282_U0_start_full_n;
wire    p_wt_kernel_282_U0_start_write;
wire    p_extend_stream_283_U0_start_full_n;
wire    p_extend_stream_283_U0_start_write;
wire    p_extend_stream_284_U0_start_full_n;
wire    p_extend_stream_284_U0_start_write;
wire    p_wt_kernel_385_U0_start_full_n;
wire    p_wt_kernel_385_U0_start_write;
wire    stream_deconv_1_U0_start_full_n;
wire    stream_deconv_1_U0_start_write;
wire    stream_deconv_286_U0_start_full_n;
wire    stream_deconv_286_U0_start_write;
wire    Block_proc102_U0_start_full_n;
wire    Block_proc102_U0_start_write;
wire    stream_deconv_387_U0_start_full_n;
wire    stream_deconv_387_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_kernel_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_kernel_V_0 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer3_kernel_V_0 = 1'b0;
#0 ap_sync_reg_stream_deconv_1_U0_ap_ready = 1'b0;
#0 stream_deconv_1_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_wt_kernel_282_U0_ap_ready = 1'b0;
#0 p_wt_kernel_282_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_wt_kernel_385_U0_ap_ready = 1'b0;
#0 p_wt_kernel_385_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_extend_stream_1_1_U0_ap_ready = 1'b0;
#0 p_extend_stream_1_1_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_stream_deconv_286_U0_ap_ready = 1'b0;
#0 stream_deconv_286_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_proc102_U0_ap_ready = 1'b0;
#0 Block_proc102_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_extend_stream_181_U0_ap_ready = 1'b0;
#0 p_extend_stream_181_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_extend_stream_283_U0_ap_ready = 1'b0;
#0 p_extend_stream_283_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_extend_stream_1_U0_ap_ready = 1'b0;
#0 p_extend_stream_1_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_p_extend_stream_284_U0_ap_ready = 1'b0;
#0 p_extend_stream_284_U0_ap_ready_count = 2'd0;
end

p_extend_stream_1_1 p_extend_stream_1_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_extend_stream_1_1_U0_ap_start),
    .ap_done(p_extend_stream_1_1_U0_ap_done),
    .ap_continue(p_extend_stream_1_1_U0_ap_continue),
    .ap_idle(p_extend_stream_1_1_U0_ap_idle),
    .ap_ready(p_extend_stream_1_1_U0_ap_ready),
    .stream_i_V_V_dout(bias_0_V_V_dout),
    .stream_i_V_V_empty_n(bias_0_V_V_empty_n),
    .stream_i_V_V_read(p_extend_stream_1_1_U0_stream_i_V_V_read),
    .stream_o_V_V_din(p_extend_stream_1_1_U0_stream_o_V_V_din),
    .stream_o_V_V_full_n(bias0_V_V_full_n),
    .stream_o_V_V_write(p_extend_stream_1_1_U0_stream_o_V_V_write)
);

p_extend_stream_181 p_extend_stream_181_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_extend_stream_181_U0_ap_start),
    .ap_done(p_extend_stream_181_U0_ap_done),
    .ap_continue(p_extend_stream_181_U0_ap_continue),
    .ap_idle(p_extend_stream_181_U0_ap_idle),
    .ap_ready(p_extend_stream_181_U0_ap_ready),
    .stream_i_V_V_dout(mean_0_V_V_dout),
    .stream_i_V_V_empty_n(mean_0_V_V_empty_n),
    .stream_i_V_V_read(p_extend_stream_181_U0_stream_i_V_V_read),
    .stream_o_V_V_din(p_extend_stream_181_U0_stream_o_V_V_din),
    .stream_o_V_V_full_n(mean0_V_V_full_n),
    .stream_o_V_V_write(p_extend_stream_181_U0_stream_o_V_V_write)
);

p_extend_stream_1 p_extend_stream_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_extend_stream_1_U0_ap_start),
    .ap_done(p_extend_stream_1_U0_ap_done),
    .ap_continue(p_extend_stream_1_U0_ap_continue),
    .ap_idle(p_extend_stream_1_U0_ap_idle),
    .ap_ready(p_extend_stream_1_U0_ap_ready),
    .stream_i_0_V_V_dout(std_0_V_V_dout),
    .stream_i_0_V_V_empty_n(std_0_V_V_empty_n),
    .stream_i_0_V_V_read(p_extend_stream_1_U0_stream_i_0_V_V_read),
    .stream_o_V_V_din(p_extend_stream_1_U0_stream_o_V_V_din),
    .stream_o_V_V_full_n(std0_V_V_full_n),
    .stream_o_V_V_write(p_extend_stream_1_U0_stream_o_V_V_write)
);

p_wt_kernel_282 p_wt_kernel_282_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_wt_kernel_282_U0_ap_start),
    .ap_done(p_wt_kernel_282_U0_ap_done),
    .ap_continue(p_wt_kernel_282_U0_ap_continue),
    .ap_idle(p_wt_kernel_282_U0_ap_idle),
    .ap_ready(p_wt_kernel_282_U0_ap_ready),
    .kernel_i_V_V1_dout(kernel_1_V_V_dout),
    .kernel_i_V_V1_empty_n(kernel_1_V_V_empty_n),
    .kernel_i_V_V1_read(p_wt_kernel_282_U0_kernel_i_V_V1_read),
    .layer2_kernel_V_0_address0(p_wt_kernel_282_U0_layer2_kernel_V_0_address0),
    .layer2_kernel_V_0_ce0(p_wt_kernel_282_U0_layer2_kernel_V_0_ce0),
    .layer2_kernel_V_0_we0(p_wt_kernel_282_U0_layer2_kernel_V_0_we0),
    .layer2_kernel_V_0_d0(p_wt_kernel_282_U0_layer2_kernel_V_0_d0),
    .layer2_kernel_V_1_address0(p_wt_kernel_282_U0_layer2_kernel_V_1_address0),
    .layer2_kernel_V_1_ce0(p_wt_kernel_282_U0_layer2_kernel_V_1_ce0),
    .layer2_kernel_V_1_we0(p_wt_kernel_282_U0_layer2_kernel_V_1_we0),
    .layer2_kernel_V_1_d0(p_wt_kernel_282_U0_layer2_kernel_V_1_d0),
    .layer2_kernel_V_10_address0(p_wt_kernel_282_U0_layer2_kernel_V_10_address0),
    .layer2_kernel_V_10_ce0(p_wt_kernel_282_U0_layer2_kernel_V_10_ce0),
    .layer2_kernel_V_10_we0(p_wt_kernel_282_U0_layer2_kernel_V_10_we0),
    .layer2_kernel_V_10_d0(p_wt_kernel_282_U0_layer2_kernel_V_10_d0),
    .layer2_kernel_V_11_address0(p_wt_kernel_282_U0_layer2_kernel_V_11_address0),
    .layer2_kernel_V_11_ce0(p_wt_kernel_282_U0_layer2_kernel_V_11_ce0),
    .layer2_kernel_V_11_we0(p_wt_kernel_282_U0_layer2_kernel_V_11_we0),
    .layer2_kernel_V_11_d0(p_wt_kernel_282_U0_layer2_kernel_V_11_d0),
    .layer2_kernel_V_12_address0(p_wt_kernel_282_U0_layer2_kernel_V_12_address0),
    .layer2_kernel_V_12_ce0(p_wt_kernel_282_U0_layer2_kernel_V_12_ce0),
    .layer2_kernel_V_12_we0(p_wt_kernel_282_U0_layer2_kernel_V_12_we0),
    .layer2_kernel_V_12_d0(p_wt_kernel_282_U0_layer2_kernel_V_12_d0),
    .layer2_kernel_V_13_address0(p_wt_kernel_282_U0_layer2_kernel_V_13_address0),
    .layer2_kernel_V_13_ce0(p_wt_kernel_282_U0_layer2_kernel_V_13_ce0),
    .layer2_kernel_V_13_we0(p_wt_kernel_282_U0_layer2_kernel_V_13_we0),
    .layer2_kernel_V_13_d0(p_wt_kernel_282_U0_layer2_kernel_V_13_d0),
    .layer2_kernel_V_14_address0(p_wt_kernel_282_U0_layer2_kernel_V_14_address0),
    .layer2_kernel_V_14_ce0(p_wt_kernel_282_U0_layer2_kernel_V_14_ce0),
    .layer2_kernel_V_14_we0(p_wt_kernel_282_U0_layer2_kernel_V_14_we0),
    .layer2_kernel_V_14_d0(p_wt_kernel_282_U0_layer2_kernel_V_14_d0),
    .layer2_kernel_V_15_address0(p_wt_kernel_282_U0_layer2_kernel_V_15_address0),
    .layer2_kernel_V_15_ce0(p_wt_kernel_282_U0_layer2_kernel_V_15_ce0),
    .layer2_kernel_V_15_we0(p_wt_kernel_282_U0_layer2_kernel_V_15_we0),
    .layer2_kernel_V_15_d0(p_wt_kernel_282_U0_layer2_kernel_V_15_d0),
    .layer2_kernel_V_2_address0(p_wt_kernel_282_U0_layer2_kernel_V_2_address0),
    .layer2_kernel_V_2_ce0(p_wt_kernel_282_U0_layer2_kernel_V_2_ce0),
    .layer2_kernel_V_2_we0(p_wt_kernel_282_U0_layer2_kernel_V_2_we0),
    .layer2_kernel_V_2_d0(p_wt_kernel_282_U0_layer2_kernel_V_2_d0),
    .layer2_kernel_V_3_address0(p_wt_kernel_282_U0_layer2_kernel_V_3_address0),
    .layer2_kernel_V_3_ce0(p_wt_kernel_282_U0_layer2_kernel_V_3_ce0),
    .layer2_kernel_V_3_we0(p_wt_kernel_282_U0_layer2_kernel_V_3_we0),
    .layer2_kernel_V_3_d0(p_wt_kernel_282_U0_layer2_kernel_V_3_d0),
    .layer2_kernel_V_4_address0(p_wt_kernel_282_U0_layer2_kernel_V_4_address0),
    .layer2_kernel_V_4_ce0(p_wt_kernel_282_U0_layer2_kernel_V_4_ce0),
    .layer2_kernel_V_4_we0(p_wt_kernel_282_U0_layer2_kernel_V_4_we0),
    .layer2_kernel_V_4_d0(p_wt_kernel_282_U0_layer2_kernel_V_4_d0),
    .layer2_kernel_V_5_address0(p_wt_kernel_282_U0_layer2_kernel_V_5_address0),
    .layer2_kernel_V_5_ce0(p_wt_kernel_282_U0_layer2_kernel_V_5_ce0),
    .layer2_kernel_V_5_we0(p_wt_kernel_282_U0_layer2_kernel_V_5_we0),
    .layer2_kernel_V_5_d0(p_wt_kernel_282_U0_layer2_kernel_V_5_d0),
    .layer2_kernel_V_6_address0(p_wt_kernel_282_U0_layer2_kernel_V_6_address0),
    .layer2_kernel_V_6_ce0(p_wt_kernel_282_U0_layer2_kernel_V_6_ce0),
    .layer2_kernel_V_6_we0(p_wt_kernel_282_U0_layer2_kernel_V_6_we0),
    .layer2_kernel_V_6_d0(p_wt_kernel_282_U0_layer2_kernel_V_6_d0),
    .layer2_kernel_V_7_address0(p_wt_kernel_282_U0_layer2_kernel_V_7_address0),
    .layer2_kernel_V_7_ce0(p_wt_kernel_282_U0_layer2_kernel_V_7_ce0),
    .layer2_kernel_V_7_we0(p_wt_kernel_282_U0_layer2_kernel_V_7_we0),
    .layer2_kernel_V_7_d0(p_wt_kernel_282_U0_layer2_kernel_V_7_d0),
    .layer2_kernel_V_8_address0(p_wt_kernel_282_U0_layer2_kernel_V_8_address0),
    .layer2_kernel_V_8_ce0(p_wt_kernel_282_U0_layer2_kernel_V_8_ce0),
    .layer2_kernel_V_8_we0(p_wt_kernel_282_U0_layer2_kernel_V_8_we0),
    .layer2_kernel_V_8_d0(p_wt_kernel_282_U0_layer2_kernel_V_8_d0),
    .layer2_kernel_V_9_address0(p_wt_kernel_282_U0_layer2_kernel_V_9_address0),
    .layer2_kernel_V_9_ce0(p_wt_kernel_282_U0_layer2_kernel_V_9_ce0),
    .layer2_kernel_V_9_we0(p_wt_kernel_282_U0_layer2_kernel_V_9_we0),
    .layer2_kernel_V_9_d0(p_wt_kernel_282_U0_layer2_kernel_V_9_d0)
);

p_extend_stream_283 p_extend_stream_283_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_extend_stream_283_U0_ap_start),
    .ap_done(p_extend_stream_283_U0_ap_done),
    .ap_continue(p_extend_stream_283_U0_ap_continue),
    .ap_idle(p_extend_stream_283_U0_ap_idle),
    .ap_ready(p_extend_stream_283_U0_ap_ready),
    .stream_i_V_V1_dout(mean_1_V_V_dout),
    .stream_i_V_V1_empty_n(mean_1_V_V_empty_n),
    .stream_i_V_V1_read(p_extend_stream_283_U0_stream_i_V_V1_read),
    .stream_o_V_V_din(p_extend_stream_283_U0_stream_o_V_V_din),
    .stream_o_V_V_full_n(mean1_V_V_full_n),
    .stream_o_V_V_write(p_extend_stream_283_U0_stream_o_V_V_write)
);

p_extend_stream_284 p_extend_stream_284_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_extend_stream_284_U0_ap_start),
    .ap_done(p_extend_stream_284_U0_ap_done),
    .ap_continue(p_extend_stream_284_U0_ap_continue),
    .ap_idle(p_extend_stream_284_U0_ap_idle),
    .ap_ready(p_extend_stream_284_U0_ap_ready),
    .stream_i_V_V1_dout(std_1_V_V_dout),
    .stream_i_V_V1_empty_n(std_1_V_V_empty_n),
    .stream_i_V_V1_read(p_extend_stream_284_U0_stream_i_V_V1_read),
    .stream_o_V_V_din(p_extend_stream_284_U0_stream_o_V_V_din),
    .stream_o_V_V_full_n(std1_V_V_full_n),
    .stream_o_V_V_write(p_extend_stream_284_U0_stream_o_V_V_write)
);

p_wt_kernel_385 p_wt_kernel_385_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(p_wt_kernel_385_U0_ap_start),
    .ap_done(p_wt_kernel_385_U0_ap_done),
    .ap_continue(p_wt_kernel_385_U0_ap_continue),
    .ap_idle(p_wt_kernel_385_U0_ap_idle),
    .ap_ready(p_wt_kernel_385_U0_ap_ready),
    .kernel_i_V_V2_dout(kernel_2_V_V_dout),
    .kernel_i_V_V2_empty_n(kernel_2_V_V_empty_n),
    .kernel_i_V_V2_read(p_wt_kernel_385_U0_kernel_i_V_V2_read),
    .layer3_kernel_V_0_address0(p_wt_kernel_385_U0_layer3_kernel_V_0_address0),
    .layer3_kernel_V_0_ce0(p_wt_kernel_385_U0_layer3_kernel_V_0_ce0),
    .layer3_kernel_V_0_we0(p_wt_kernel_385_U0_layer3_kernel_V_0_we0),
    .layer3_kernel_V_0_d0(p_wt_kernel_385_U0_layer3_kernel_V_0_d0),
    .layer3_kernel_V_1_address0(p_wt_kernel_385_U0_layer3_kernel_V_1_address0),
    .layer3_kernel_V_1_ce0(p_wt_kernel_385_U0_layer3_kernel_V_1_ce0),
    .layer3_kernel_V_1_we0(p_wt_kernel_385_U0_layer3_kernel_V_1_we0),
    .layer3_kernel_V_1_d0(p_wt_kernel_385_U0_layer3_kernel_V_1_d0),
    .layer3_kernel_V_10_address0(p_wt_kernel_385_U0_layer3_kernel_V_10_address0),
    .layer3_kernel_V_10_ce0(p_wt_kernel_385_U0_layer3_kernel_V_10_ce0),
    .layer3_kernel_V_10_we0(p_wt_kernel_385_U0_layer3_kernel_V_10_we0),
    .layer3_kernel_V_10_d0(p_wt_kernel_385_U0_layer3_kernel_V_10_d0),
    .layer3_kernel_V_11_address0(p_wt_kernel_385_U0_layer3_kernel_V_11_address0),
    .layer3_kernel_V_11_ce0(p_wt_kernel_385_U0_layer3_kernel_V_11_ce0),
    .layer3_kernel_V_11_we0(p_wt_kernel_385_U0_layer3_kernel_V_11_we0),
    .layer3_kernel_V_11_d0(p_wt_kernel_385_U0_layer3_kernel_V_11_d0),
    .layer3_kernel_V_12_address0(p_wt_kernel_385_U0_layer3_kernel_V_12_address0),
    .layer3_kernel_V_12_ce0(p_wt_kernel_385_U0_layer3_kernel_V_12_ce0),
    .layer3_kernel_V_12_we0(p_wt_kernel_385_U0_layer3_kernel_V_12_we0),
    .layer3_kernel_V_12_d0(p_wt_kernel_385_U0_layer3_kernel_V_12_d0),
    .layer3_kernel_V_13_address0(p_wt_kernel_385_U0_layer3_kernel_V_13_address0),
    .layer3_kernel_V_13_ce0(p_wt_kernel_385_U0_layer3_kernel_V_13_ce0),
    .layer3_kernel_V_13_we0(p_wt_kernel_385_U0_layer3_kernel_V_13_we0),
    .layer3_kernel_V_13_d0(p_wt_kernel_385_U0_layer3_kernel_V_13_d0),
    .layer3_kernel_V_14_address0(p_wt_kernel_385_U0_layer3_kernel_V_14_address0),
    .layer3_kernel_V_14_ce0(p_wt_kernel_385_U0_layer3_kernel_V_14_ce0),
    .layer3_kernel_V_14_we0(p_wt_kernel_385_U0_layer3_kernel_V_14_we0),
    .layer3_kernel_V_14_d0(p_wt_kernel_385_U0_layer3_kernel_V_14_d0),
    .layer3_kernel_V_15_address0(p_wt_kernel_385_U0_layer3_kernel_V_15_address0),
    .layer3_kernel_V_15_ce0(p_wt_kernel_385_U0_layer3_kernel_V_15_ce0),
    .layer3_kernel_V_15_we0(p_wt_kernel_385_U0_layer3_kernel_V_15_we0),
    .layer3_kernel_V_15_d0(p_wt_kernel_385_U0_layer3_kernel_V_15_d0),
    .layer3_kernel_V_16_address0(p_wt_kernel_385_U0_layer3_kernel_V_16_address0),
    .layer3_kernel_V_16_ce0(p_wt_kernel_385_U0_layer3_kernel_V_16_ce0),
    .layer3_kernel_V_16_we0(p_wt_kernel_385_U0_layer3_kernel_V_16_we0),
    .layer3_kernel_V_16_d0(p_wt_kernel_385_U0_layer3_kernel_V_16_d0),
    .layer3_kernel_V_17_address0(p_wt_kernel_385_U0_layer3_kernel_V_17_address0),
    .layer3_kernel_V_17_ce0(p_wt_kernel_385_U0_layer3_kernel_V_17_ce0),
    .layer3_kernel_V_17_we0(p_wt_kernel_385_U0_layer3_kernel_V_17_we0),
    .layer3_kernel_V_17_d0(p_wt_kernel_385_U0_layer3_kernel_V_17_d0),
    .layer3_kernel_V_18_address0(p_wt_kernel_385_U0_layer3_kernel_V_18_address0),
    .layer3_kernel_V_18_ce0(p_wt_kernel_385_U0_layer3_kernel_V_18_ce0),
    .layer3_kernel_V_18_we0(p_wt_kernel_385_U0_layer3_kernel_V_18_we0),
    .layer3_kernel_V_18_d0(p_wt_kernel_385_U0_layer3_kernel_V_18_d0),
    .layer3_kernel_V_19_address0(p_wt_kernel_385_U0_layer3_kernel_V_19_address0),
    .layer3_kernel_V_19_ce0(p_wt_kernel_385_U0_layer3_kernel_V_19_ce0),
    .layer3_kernel_V_19_we0(p_wt_kernel_385_U0_layer3_kernel_V_19_we0),
    .layer3_kernel_V_19_d0(p_wt_kernel_385_U0_layer3_kernel_V_19_d0),
    .layer3_kernel_V_2_address0(p_wt_kernel_385_U0_layer3_kernel_V_2_address0),
    .layer3_kernel_V_2_ce0(p_wt_kernel_385_U0_layer3_kernel_V_2_ce0),
    .layer3_kernel_V_2_we0(p_wt_kernel_385_U0_layer3_kernel_V_2_we0),
    .layer3_kernel_V_2_d0(p_wt_kernel_385_U0_layer3_kernel_V_2_d0),
    .layer3_kernel_V_20_address0(p_wt_kernel_385_U0_layer3_kernel_V_20_address0),
    .layer3_kernel_V_20_ce0(p_wt_kernel_385_U0_layer3_kernel_V_20_ce0),
    .layer3_kernel_V_20_we0(p_wt_kernel_385_U0_layer3_kernel_V_20_we0),
    .layer3_kernel_V_20_d0(p_wt_kernel_385_U0_layer3_kernel_V_20_d0),
    .layer3_kernel_V_21_address0(p_wt_kernel_385_U0_layer3_kernel_V_21_address0),
    .layer3_kernel_V_21_ce0(p_wt_kernel_385_U0_layer3_kernel_V_21_ce0),
    .layer3_kernel_V_21_we0(p_wt_kernel_385_U0_layer3_kernel_V_21_we0),
    .layer3_kernel_V_21_d0(p_wt_kernel_385_U0_layer3_kernel_V_21_d0),
    .layer3_kernel_V_22_address0(p_wt_kernel_385_U0_layer3_kernel_V_22_address0),
    .layer3_kernel_V_22_ce0(p_wt_kernel_385_U0_layer3_kernel_V_22_ce0),
    .layer3_kernel_V_22_we0(p_wt_kernel_385_U0_layer3_kernel_V_22_we0),
    .layer3_kernel_V_22_d0(p_wt_kernel_385_U0_layer3_kernel_V_22_d0),
    .layer3_kernel_V_23_address0(p_wt_kernel_385_U0_layer3_kernel_V_23_address0),
    .layer3_kernel_V_23_ce0(p_wt_kernel_385_U0_layer3_kernel_V_23_ce0),
    .layer3_kernel_V_23_we0(p_wt_kernel_385_U0_layer3_kernel_V_23_we0),
    .layer3_kernel_V_23_d0(p_wt_kernel_385_U0_layer3_kernel_V_23_d0),
    .layer3_kernel_V_24_address0(p_wt_kernel_385_U0_layer3_kernel_V_24_address0),
    .layer3_kernel_V_24_ce0(p_wt_kernel_385_U0_layer3_kernel_V_24_ce0),
    .layer3_kernel_V_24_we0(p_wt_kernel_385_U0_layer3_kernel_V_24_we0),
    .layer3_kernel_V_24_d0(p_wt_kernel_385_U0_layer3_kernel_V_24_d0),
    .layer3_kernel_V_25_address0(p_wt_kernel_385_U0_layer3_kernel_V_25_address0),
    .layer3_kernel_V_25_ce0(p_wt_kernel_385_U0_layer3_kernel_V_25_ce0),
    .layer3_kernel_V_25_we0(p_wt_kernel_385_U0_layer3_kernel_V_25_we0),
    .layer3_kernel_V_25_d0(p_wt_kernel_385_U0_layer3_kernel_V_25_d0),
    .layer3_kernel_V_26_address0(p_wt_kernel_385_U0_layer3_kernel_V_26_address0),
    .layer3_kernel_V_26_ce0(p_wt_kernel_385_U0_layer3_kernel_V_26_ce0),
    .layer3_kernel_V_26_we0(p_wt_kernel_385_U0_layer3_kernel_V_26_we0),
    .layer3_kernel_V_26_d0(p_wt_kernel_385_U0_layer3_kernel_V_26_d0),
    .layer3_kernel_V_27_address0(p_wt_kernel_385_U0_layer3_kernel_V_27_address0),
    .layer3_kernel_V_27_ce0(p_wt_kernel_385_U0_layer3_kernel_V_27_ce0),
    .layer3_kernel_V_27_we0(p_wt_kernel_385_U0_layer3_kernel_V_27_we0),
    .layer3_kernel_V_27_d0(p_wt_kernel_385_U0_layer3_kernel_V_27_d0),
    .layer3_kernel_V_28_address0(p_wt_kernel_385_U0_layer3_kernel_V_28_address0),
    .layer3_kernel_V_28_ce0(p_wt_kernel_385_U0_layer3_kernel_V_28_ce0),
    .layer3_kernel_V_28_we0(p_wt_kernel_385_U0_layer3_kernel_V_28_we0),
    .layer3_kernel_V_28_d0(p_wt_kernel_385_U0_layer3_kernel_V_28_d0),
    .layer3_kernel_V_29_address0(p_wt_kernel_385_U0_layer3_kernel_V_29_address0),
    .layer3_kernel_V_29_ce0(p_wt_kernel_385_U0_layer3_kernel_V_29_ce0),
    .layer3_kernel_V_29_we0(p_wt_kernel_385_U0_layer3_kernel_V_29_we0),
    .layer3_kernel_V_29_d0(p_wt_kernel_385_U0_layer3_kernel_V_29_d0),
    .layer3_kernel_V_3_address0(p_wt_kernel_385_U0_layer3_kernel_V_3_address0),
    .layer3_kernel_V_3_ce0(p_wt_kernel_385_U0_layer3_kernel_V_3_ce0),
    .layer3_kernel_V_3_we0(p_wt_kernel_385_U0_layer3_kernel_V_3_we0),
    .layer3_kernel_V_3_d0(p_wt_kernel_385_U0_layer3_kernel_V_3_d0),
    .layer3_kernel_V_30_address0(p_wt_kernel_385_U0_layer3_kernel_V_30_address0),
    .layer3_kernel_V_30_ce0(p_wt_kernel_385_U0_layer3_kernel_V_30_ce0),
    .layer3_kernel_V_30_we0(p_wt_kernel_385_U0_layer3_kernel_V_30_we0),
    .layer3_kernel_V_30_d0(p_wt_kernel_385_U0_layer3_kernel_V_30_d0),
    .layer3_kernel_V_31_address0(p_wt_kernel_385_U0_layer3_kernel_V_31_address0),
    .layer3_kernel_V_31_ce0(p_wt_kernel_385_U0_layer3_kernel_V_31_ce0),
    .layer3_kernel_V_31_we0(p_wt_kernel_385_U0_layer3_kernel_V_31_we0),
    .layer3_kernel_V_31_d0(p_wt_kernel_385_U0_layer3_kernel_V_31_d0),
    .layer3_kernel_V_4_address0(p_wt_kernel_385_U0_layer3_kernel_V_4_address0),
    .layer3_kernel_V_4_ce0(p_wt_kernel_385_U0_layer3_kernel_V_4_ce0),
    .layer3_kernel_V_4_we0(p_wt_kernel_385_U0_layer3_kernel_V_4_we0),
    .layer3_kernel_V_4_d0(p_wt_kernel_385_U0_layer3_kernel_V_4_d0),
    .layer3_kernel_V_5_address0(p_wt_kernel_385_U0_layer3_kernel_V_5_address0),
    .layer3_kernel_V_5_ce0(p_wt_kernel_385_U0_layer3_kernel_V_5_ce0),
    .layer3_kernel_V_5_we0(p_wt_kernel_385_U0_layer3_kernel_V_5_we0),
    .layer3_kernel_V_5_d0(p_wt_kernel_385_U0_layer3_kernel_V_5_d0),
    .layer3_kernel_V_6_address0(p_wt_kernel_385_U0_layer3_kernel_V_6_address0),
    .layer3_kernel_V_6_ce0(p_wt_kernel_385_U0_layer3_kernel_V_6_ce0),
    .layer3_kernel_V_6_we0(p_wt_kernel_385_U0_layer3_kernel_V_6_we0),
    .layer3_kernel_V_6_d0(p_wt_kernel_385_U0_layer3_kernel_V_6_d0),
    .layer3_kernel_V_7_address0(p_wt_kernel_385_U0_layer3_kernel_V_7_address0),
    .layer3_kernel_V_7_ce0(p_wt_kernel_385_U0_layer3_kernel_V_7_ce0),
    .layer3_kernel_V_7_we0(p_wt_kernel_385_U0_layer3_kernel_V_7_we0),
    .layer3_kernel_V_7_d0(p_wt_kernel_385_U0_layer3_kernel_V_7_d0),
    .layer3_kernel_V_8_address0(p_wt_kernel_385_U0_layer3_kernel_V_8_address0),
    .layer3_kernel_V_8_ce0(p_wt_kernel_385_U0_layer3_kernel_V_8_ce0),
    .layer3_kernel_V_8_we0(p_wt_kernel_385_U0_layer3_kernel_V_8_we0),
    .layer3_kernel_V_8_d0(p_wt_kernel_385_U0_layer3_kernel_V_8_d0),
    .layer3_kernel_V_9_address0(p_wt_kernel_385_U0_layer3_kernel_V_9_address0),
    .layer3_kernel_V_9_ce0(p_wt_kernel_385_U0_layer3_kernel_V_9_ce0),
    .layer3_kernel_V_9_we0(p_wt_kernel_385_U0_layer3_kernel_V_9_we0),
    .layer3_kernel_V_9_d0(p_wt_kernel_385_U0_layer3_kernel_V_9_d0)
);

stream_deconv_1 stream_deconv_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stream_deconv_1_U0_ap_start),
    .ap_done(stream_deconv_1_U0_ap_done),
    .ap_continue(stream_deconv_1_U0_ap_continue),
    .ap_idle(stream_deconv_1_U0_ap_idle),
    .ap_ready(stream_deconv_1_U0_ap_ready),
    .stream_i_V_V_dout(stream_i_V_V_dout),
    .stream_i_V_V_empty_n(stream_i_V_V_empty_n),
    .stream_i_V_V_read(stream_deconv_1_U0_stream_i_V_V_read),
    .kernel_0_V_V_dout(kernel_0_V_V_dout),
    .kernel_0_V_V_empty_n(kernel_0_V_V_empty_n),
    .kernel_0_V_V_read(stream_deconv_1_U0_kernel_0_V_V_read),
    .bias_V_V_dout(bias0_V_V_dout),
    .bias_V_V_empty_n(bias0_V_V_empty_n),
    .bias_V_V_read(stream_deconv_1_U0_bias_V_V_read),
    .mean_V_V_dout(mean0_V_V_dout),
    .mean_V_V_empty_n(mean0_V_V_empty_n),
    .mean_V_V_read(stream_deconv_1_U0_mean_V_V_read),
    .std_V_V_dout(std0_V_V_dout),
    .std_V_V_empty_n(std0_V_V_empty_n),
    .std_V_V_read(stream_deconv_1_U0_std_V_V_read),
    .stream_o_0_V_V_din(stream_deconv_1_U0_stream_o_0_V_V_din),
    .stream_o_0_V_V_full_n(stream_res_0_V_V_full_n),
    .stream_o_0_V_V_write(stream_deconv_1_U0_stream_o_0_V_V_write)
);

stream_deconv_286 stream_deconv_286_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stream_deconv_286_U0_ap_start),
    .ap_done(stream_deconv_286_U0_ap_done),
    .ap_continue(stream_deconv_286_U0_ap_continue),
    .ap_idle(stream_deconv_286_U0_ap_idle),
    .ap_ready(stream_deconv_286_U0_ap_ready),
    .stream_i_V_V_dout(stream_res_0_V_V_dout),
    .stream_i_V_V_empty_n(stream_res_0_V_V_empty_n),
    .stream_i_V_V_read(stream_deconv_286_U0_stream_i_V_V_read),
    .bias_V_V2_dout(bias_1_V_V_dout),
    .bias_V_V2_empty_n(bias_1_V_V_empty_n),
    .bias_V_V2_read(stream_deconv_286_U0_bias_V_V2_read),
    .mean_V_V_dout(mean1_V_V_dout),
    .mean_V_V_empty_n(mean1_V_V_empty_n),
    .mean_V_V_read(stream_deconv_286_U0_mean_V_V_read),
    .std_V_V_dout(std1_V_V_dout),
    .std_V_V_empty_n(std1_V_V_empty_n),
    .std_V_V_read(stream_deconv_286_U0_std_V_V_read),
    .stream_o_V_V4_din(stream_deconv_286_U0_stream_o_V_V4_din),
    .stream_o_V_V4_full_n(stream_res_1_V_V_full_n),
    .stream_o_V_V4_write(stream_deconv_286_U0_stream_o_V_V4_write),
    .layer2_kernel_V_0_address0(stream_deconv_286_U0_layer2_kernel_V_0_address0),
    .layer2_kernel_V_0_ce0(stream_deconv_286_U0_layer2_kernel_V_0_ce0),
    .layer2_kernel_V_0_q0(layer2_kernel_V_0_t_q0),
    .layer2_kernel_V_0_address1(stream_deconv_286_U0_layer2_kernel_V_0_address1),
    .layer2_kernel_V_0_ce1(stream_deconv_286_U0_layer2_kernel_V_0_ce1),
    .layer2_kernel_V_0_q1(layer2_kernel_V_0_t_q1),
    .layer2_kernel_V_1_address0(stream_deconv_286_U0_layer2_kernel_V_1_address0),
    .layer2_kernel_V_1_ce0(stream_deconv_286_U0_layer2_kernel_V_1_ce0),
    .layer2_kernel_V_1_q0(layer2_kernel_V_1_t_q0),
    .layer2_kernel_V_1_address1(stream_deconv_286_U0_layer2_kernel_V_1_address1),
    .layer2_kernel_V_1_ce1(stream_deconv_286_U0_layer2_kernel_V_1_ce1),
    .layer2_kernel_V_1_q1(layer2_kernel_V_1_t_q1),
    .layer2_kernel_V_2_address0(stream_deconv_286_U0_layer2_kernel_V_2_address0),
    .layer2_kernel_V_2_ce0(stream_deconv_286_U0_layer2_kernel_V_2_ce0),
    .layer2_kernel_V_2_q0(layer2_kernel_V_2_t_q0),
    .layer2_kernel_V_2_address1(stream_deconv_286_U0_layer2_kernel_V_2_address1),
    .layer2_kernel_V_2_ce1(stream_deconv_286_U0_layer2_kernel_V_2_ce1),
    .layer2_kernel_V_2_q1(layer2_kernel_V_2_t_q1),
    .layer2_kernel_V_3_address0(stream_deconv_286_U0_layer2_kernel_V_3_address0),
    .layer2_kernel_V_3_ce0(stream_deconv_286_U0_layer2_kernel_V_3_ce0),
    .layer2_kernel_V_3_q0(layer2_kernel_V_3_t_q0),
    .layer2_kernel_V_3_address1(stream_deconv_286_U0_layer2_kernel_V_3_address1),
    .layer2_kernel_V_3_ce1(stream_deconv_286_U0_layer2_kernel_V_3_ce1),
    .layer2_kernel_V_3_q1(layer2_kernel_V_3_t_q1),
    .layer2_kernel_V_4_address0(stream_deconv_286_U0_layer2_kernel_V_4_address0),
    .layer2_kernel_V_4_ce0(stream_deconv_286_U0_layer2_kernel_V_4_ce0),
    .layer2_kernel_V_4_q0(layer2_kernel_V_4_t_q0),
    .layer2_kernel_V_4_address1(stream_deconv_286_U0_layer2_kernel_V_4_address1),
    .layer2_kernel_V_4_ce1(stream_deconv_286_U0_layer2_kernel_V_4_ce1),
    .layer2_kernel_V_4_q1(layer2_kernel_V_4_t_q1),
    .layer2_kernel_V_5_address0(stream_deconv_286_U0_layer2_kernel_V_5_address0),
    .layer2_kernel_V_5_ce0(stream_deconv_286_U0_layer2_kernel_V_5_ce0),
    .layer2_kernel_V_5_q0(layer2_kernel_V_5_t_q0),
    .layer2_kernel_V_5_address1(stream_deconv_286_U0_layer2_kernel_V_5_address1),
    .layer2_kernel_V_5_ce1(stream_deconv_286_U0_layer2_kernel_V_5_ce1),
    .layer2_kernel_V_5_q1(layer2_kernel_V_5_t_q1),
    .layer2_kernel_V_6_address0(stream_deconv_286_U0_layer2_kernel_V_6_address0),
    .layer2_kernel_V_6_ce0(stream_deconv_286_U0_layer2_kernel_V_6_ce0),
    .layer2_kernel_V_6_q0(layer2_kernel_V_6_t_q0),
    .layer2_kernel_V_6_address1(stream_deconv_286_U0_layer2_kernel_V_6_address1),
    .layer2_kernel_V_6_ce1(stream_deconv_286_U0_layer2_kernel_V_6_ce1),
    .layer2_kernel_V_6_q1(layer2_kernel_V_6_t_q1),
    .layer2_kernel_V_7_address0(stream_deconv_286_U0_layer2_kernel_V_7_address0),
    .layer2_kernel_V_7_ce0(stream_deconv_286_U0_layer2_kernel_V_7_ce0),
    .layer2_kernel_V_7_q0(layer2_kernel_V_7_t_q0),
    .layer2_kernel_V_7_address1(stream_deconv_286_U0_layer2_kernel_V_7_address1),
    .layer2_kernel_V_7_ce1(stream_deconv_286_U0_layer2_kernel_V_7_ce1),
    .layer2_kernel_V_7_q1(layer2_kernel_V_7_t_q1),
    .layer2_kernel_V_8_address0(stream_deconv_286_U0_layer2_kernel_V_8_address0),
    .layer2_kernel_V_8_ce0(stream_deconv_286_U0_layer2_kernel_V_8_ce0),
    .layer2_kernel_V_8_q0(layer2_kernel_V_8_t_q0),
    .layer2_kernel_V_8_address1(stream_deconv_286_U0_layer2_kernel_V_8_address1),
    .layer2_kernel_V_8_ce1(stream_deconv_286_U0_layer2_kernel_V_8_ce1),
    .layer2_kernel_V_8_q1(layer2_kernel_V_8_t_q1),
    .layer2_kernel_V_9_address0(stream_deconv_286_U0_layer2_kernel_V_9_address0),
    .layer2_kernel_V_9_ce0(stream_deconv_286_U0_layer2_kernel_V_9_ce0),
    .layer2_kernel_V_9_q0(layer2_kernel_V_9_t_q0),
    .layer2_kernel_V_9_address1(stream_deconv_286_U0_layer2_kernel_V_9_address1),
    .layer2_kernel_V_9_ce1(stream_deconv_286_U0_layer2_kernel_V_9_ce1),
    .layer2_kernel_V_9_q1(layer2_kernel_V_9_t_q1),
    .layer2_kernel_V_10_address0(stream_deconv_286_U0_layer2_kernel_V_10_address0),
    .layer2_kernel_V_10_ce0(stream_deconv_286_U0_layer2_kernel_V_10_ce0),
    .layer2_kernel_V_10_q0(layer2_kernel_V_10_t_q0),
    .layer2_kernel_V_10_address1(stream_deconv_286_U0_layer2_kernel_V_10_address1),
    .layer2_kernel_V_10_ce1(stream_deconv_286_U0_layer2_kernel_V_10_ce1),
    .layer2_kernel_V_10_q1(layer2_kernel_V_10_t_q1),
    .layer2_kernel_V_11_address0(stream_deconv_286_U0_layer2_kernel_V_11_address0),
    .layer2_kernel_V_11_ce0(stream_deconv_286_U0_layer2_kernel_V_11_ce0),
    .layer2_kernel_V_11_q0(layer2_kernel_V_11_t_q0),
    .layer2_kernel_V_11_address1(stream_deconv_286_U0_layer2_kernel_V_11_address1),
    .layer2_kernel_V_11_ce1(stream_deconv_286_U0_layer2_kernel_V_11_ce1),
    .layer2_kernel_V_11_q1(layer2_kernel_V_11_t_q1),
    .layer2_kernel_V_12_address0(stream_deconv_286_U0_layer2_kernel_V_12_address0),
    .layer2_kernel_V_12_ce0(stream_deconv_286_U0_layer2_kernel_V_12_ce0),
    .layer2_kernel_V_12_q0(layer2_kernel_V_12_t_q0),
    .layer2_kernel_V_12_address1(stream_deconv_286_U0_layer2_kernel_V_12_address1),
    .layer2_kernel_V_12_ce1(stream_deconv_286_U0_layer2_kernel_V_12_ce1),
    .layer2_kernel_V_12_q1(layer2_kernel_V_12_t_q1),
    .layer2_kernel_V_13_address0(stream_deconv_286_U0_layer2_kernel_V_13_address0),
    .layer2_kernel_V_13_ce0(stream_deconv_286_U0_layer2_kernel_V_13_ce0),
    .layer2_kernel_V_13_q0(layer2_kernel_V_13_t_q0),
    .layer2_kernel_V_13_address1(stream_deconv_286_U0_layer2_kernel_V_13_address1),
    .layer2_kernel_V_13_ce1(stream_deconv_286_U0_layer2_kernel_V_13_ce1),
    .layer2_kernel_V_13_q1(layer2_kernel_V_13_t_q1),
    .layer2_kernel_V_14_address0(stream_deconv_286_U0_layer2_kernel_V_14_address0),
    .layer2_kernel_V_14_ce0(stream_deconv_286_U0_layer2_kernel_V_14_ce0),
    .layer2_kernel_V_14_q0(layer2_kernel_V_14_t_q0),
    .layer2_kernel_V_14_address1(stream_deconv_286_U0_layer2_kernel_V_14_address1),
    .layer2_kernel_V_14_ce1(stream_deconv_286_U0_layer2_kernel_V_14_ce1),
    .layer2_kernel_V_14_q1(layer2_kernel_V_14_t_q1),
    .layer2_kernel_V_15_address0(stream_deconv_286_U0_layer2_kernel_V_15_address0),
    .layer2_kernel_V_15_ce0(stream_deconv_286_U0_layer2_kernel_V_15_ce0),
    .layer2_kernel_V_15_q0(layer2_kernel_V_15_t_q0),
    .layer2_kernel_V_15_address1(stream_deconv_286_U0_layer2_kernel_V_15_address1),
    .layer2_kernel_V_15_ce1(stream_deconv_286_U0_layer2_kernel_V_15_ce1),
    .layer2_kernel_V_15_q1(layer2_kernel_V_15_t_q1)
);

Block_proc102 Block_proc102_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_proc102_U0_ap_start),
    .ap_done(Block_proc102_U0_ap_done),
    .ap_continue(Block_proc102_U0_ap_continue),
    .ap_idle(Block_proc102_U0_ap_idle),
    .ap_ready(Block_proc102_U0_ap_ready),
    .bias_2_V_V_dout(bias_2_V_V_dout),
    .bias_2_V_V_empty_n(bias_2_V_V_empty_n),
    .bias_2_V_V_read(Block_proc102_U0_bias_2_V_V_read),
    .tmp_V_load_out_out_din(Block_proc102_U0_tmp_V_load_out_out_din),
    .tmp_V_load_out_out_full_n(tmp_V_load_loc_c_full_n),
    .tmp_V_load_out_out_write(Block_proc102_U0_tmp_V_load_out_out_write)
);

stream_deconv_387 stream_deconv_387_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stream_deconv_387_U0_ap_start),
    .ap_done(stream_deconv_387_U0_ap_done),
    .ap_continue(stream_deconv_387_U0_ap_continue),
    .ap_idle(stream_deconv_387_U0_ap_idle),
    .ap_ready(stream_deconv_387_U0_ap_ready),
    .stream_res_1_V_V_dout(stream_res_1_V_V_dout),
    .stream_res_1_V_V_empty_n(stream_res_1_V_V_empty_n),
    .stream_res_1_V_V_read(stream_deconv_387_U0_stream_res_1_V_V_read),
    .tmp_V_load_loc_dout(tmp_V_load_loc_c_dout),
    .tmp_V_load_loc_empty_n(tmp_V_load_loc_c_empty_n),
    .tmp_V_load_loc_read(stream_deconv_387_U0_tmp_V_load_loc_read),
    .stream_o_V_V_din(stream_deconv_387_U0_stream_o_V_V_din),
    .stream_o_V_V_full_n(stream_o_V_V_full_n),
    .stream_o_V_V_write(stream_deconv_387_U0_stream_o_V_V_write),
    .layer3_kernel_V_0_address0(stream_deconv_387_U0_layer3_kernel_V_0_address0),
    .layer3_kernel_V_0_ce0(stream_deconv_387_U0_layer3_kernel_V_0_ce0),
    .layer3_kernel_V_0_q0(layer3_kernel_V_0_t_q0),
    .layer3_kernel_V_1_address0(stream_deconv_387_U0_layer3_kernel_V_1_address0),
    .layer3_kernel_V_1_ce0(stream_deconv_387_U0_layer3_kernel_V_1_ce0),
    .layer3_kernel_V_1_q0(layer3_kernel_V_1_t_q0),
    .layer3_kernel_V_2_address0(stream_deconv_387_U0_layer3_kernel_V_2_address0),
    .layer3_kernel_V_2_ce0(stream_deconv_387_U0_layer3_kernel_V_2_ce0),
    .layer3_kernel_V_2_q0(layer3_kernel_V_2_t_q0),
    .layer3_kernel_V_3_address0(stream_deconv_387_U0_layer3_kernel_V_3_address0),
    .layer3_kernel_V_3_ce0(stream_deconv_387_U0_layer3_kernel_V_3_ce0),
    .layer3_kernel_V_3_q0(layer3_kernel_V_3_t_q0),
    .layer3_kernel_V_4_address0(stream_deconv_387_U0_layer3_kernel_V_4_address0),
    .layer3_kernel_V_4_ce0(stream_deconv_387_U0_layer3_kernel_V_4_ce0),
    .layer3_kernel_V_4_q0(layer3_kernel_V_4_t_q0),
    .layer3_kernel_V_5_address0(stream_deconv_387_U0_layer3_kernel_V_5_address0),
    .layer3_kernel_V_5_ce0(stream_deconv_387_U0_layer3_kernel_V_5_ce0),
    .layer3_kernel_V_5_q0(layer3_kernel_V_5_t_q0),
    .layer3_kernel_V_6_address0(stream_deconv_387_U0_layer3_kernel_V_6_address0),
    .layer3_kernel_V_6_ce0(stream_deconv_387_U0_layer3_kernel_V_6_ce0),
    .layer3_kernel_V_6_q0(layer3_kernel_V_6_t_q0),
    .layer3_kernel_V_7_address0(stream_deconv_387_U0_layer3_kernel_V_7_address0),
    .layer3_kernel_V_7_ce0(stream_deconv_387_U0_layer3_kernel_V_7_ce0),
    .layer3_kernel_V_7_q0(layer3_kernel_V_7_t_q0),
    .layer3_kernel_V_8_address0(stream_deconv_387_U0_layer3_kernel_V_8_address0),
    .layer3_kernel_V_8_ce0(stream_deconv_387_U0_layer3_kernel_V_8_ce0),
    .layer3_kernel_V_8_q0(layer3_kernel_V_8_t_q0),
    .layer3_kernel_V_9_address0(stream_deconv_387_U0_layer3_kernel_V_9_address0),
    .layer3_kernel_V_9_ce0(stream_deconv_387_U0_layer3_kernel_V_9_ce0),
    .layer3_kernel_V_9_q0(layer3_kernel_V_9_t_q0),
    .layer3_kernel_V_10_address0(stream_deconv_387_U0_layer3_kernel_V_10_address0),
    .layer3_kernel_V_10_ce0(stream_deconv_387_U0_layer3_kernel_V_10_ce0),
    .layer3_kernel_V_10_q0(layer3_kernel_V_10_t_q0),
    .layer3_kernel_V_11_address0(stream_deconv_387_U0_layer3_kernel_V_11_address0),
    .layer3_kernel_V_11_ce0(stream_deconv_387_U0_layer3_kernel_V_11_ce0),
    .layer3_kernel_V_11_q0(layer3_kernel_V_11_t_q0),
    .layer3_kernel_V_12_address0(stream_deconv_387_U0_layer3_kernel_V_12_address0),
    .layer3_kernel_V_12_ce0(stream_deconv_387_U0_layer3_kernel_V_12_ce0),
    .layer3_kernel_V_12_q0(layer3_kernel_V_12_t_q0),
    .layer3_kernel_V_13_address0(stream_deconv_387_U0_layer3_kernel_V_13_address0),
    .layer3_kernel_V_13_ce0(stream_deconv_387_U0_layer3_kernel_V_13_ce0),
    .layer3_kernel_V_13_q0(layer3_kernel_V_13_t_q0),
    .layer3_kernel_V_14_address0(stream_deconv_387_U0_layer3_kernel_V_14_address0),
    .layer3_kernel_V_14_ce0(stream_deconv_387_U0_layer3_kernel_V_14_ce0),
    .layer3_kernel_V_14_q0(layer3_kernel_V_14_t_q0),
    .layer3_kernel_V_15_address0(stream_deconv_387_U0_layer3_kernel_V_15_address0),
    .layer3_kernel_V_15_ce0(stream_deconv_387_U0_layer3_kernel_V_15_ce0),
    .layer3_kernel_V_15_q0(layer3_kernel_V_15_t_q0),
    .layer3_kernel_V_16_address0(stream_deconv_387_U0_layer3_kernel_V_16_address0),
    .layer3_kernel_V_16_ce0(stream_deconv_387_U0_layer3_kernel_V_16_ce0),
    .layer3_kernel_V_16_q0(layer3_kernel_V_16_t_q0),
    .layer3_kernel_V_17_address0(stream_deconv_387_U0_layer3_kernel_V_17_address0),
    .layer3_kernel_V_17_ce0(stream_deconv_387_U0_layer3_kernel_V_17_ce0),
    .layer3_kernel_V_17_q0(layer3_kernel_V_17_t_q0),
    .layer3_kernel_V_18_address0(stream_deconv_387_U0_layer3_kernel_V_18_address0),
    .layer3_kernel_V_18_ce0(stream_deconv_387_U0_layer3_kernel_V_18_ce0),
    .layer3_kernel_V_18_q0(layer3_kernel_V_18_t_q0),
    .layer3_kernel_V_19_address0(stream_deconv_387_U0_layer3_kernel_V_19_address0),
    .layer3_kernel_V_19_ce0(stream_deconv_387_U0_layer3_kernel_V_19_ce0),
    .layer3_kernel_V_19_q0(layer3_kernel_V_19_t_q0),
    .layer3_kernel_V_20_address0(stream_deconv_387_U0_layer3_kernel_V_20_address0),
    .layer3_kernel_V_20_ce0(stream_deconv_387_U0_layer3_kernel_V_20_ce0),
    .layer3_kernel_V_20_q0(layer3_kernel_V_20_t_q0),
    .layer3_kernel_V_21_address0(stream_deconv_387_U0_layer3_kernel_V_21_address0),
    .layer3_kernel_V_21_ce0(stream_deconv_387_U0_layer3_kernel_V_21_ce0),
    .layer3_kernel_V_21_q0(layer3_kernel_V_21_t_q0),
    .layer3_kernel_V_22_address0(stream_deconv_387_U0_layer3_kernel_V_22_address0),
    .layer3_kernel_V_22_ce0(stream_deconv_387_U0_layer3_kernel_V_22_ce0),
    .layer3_kernel_V_22_q0(layer3_kernel_V_22_t_q0),
    .layer3_kernel_V_23_address0(stream_deconv_387_U0_layer3_kernel_V_23_address0),
    .layer3_kernel_V_23_ce0(stream_deconv_387_U0_layer3_kernel_V_23_ce0),
    .layer3_kernel_V_23_q0(layer3_kernel_V_23_t_q0),
    .layer3_kernel_V_24_address0(stream_deconv_387_U0_layer3_kernel_V_24_address0),
    .layer3_kernel_V_24_ce0(stream_deconv_387_U0_layer3_kernel_V_24_ce0),
    .layer3_kernel_V_24_q0(layer3_kernel_V_24_t_q0),
    .layer3_kernel_V_25_address0(stream_deconv_387_U0_layer3_kernel_V_25_address0),
    .layer3_kernel_V_25_ce0(stream_deconv_387_U0_layer3_kernel_V_25_ce0),
    .layer3_kernel_V_25_q0(layer3_kernel_V_25_t_q0),
    .layer3_kernel_V_26_address0(stream_deconv_387_U0_layer3_kernel_V_26_address0),
    .layer3_kernel_V_26_ce0(stream_deconv_387_U0_layer3_kernel_V_26_ce0),
    .layer3_kernel_V_26_q0(layer3_kernel_V_26_t_q0),
    .layer3_kernel_V_27_address0(stream_deconv_387_U0_layer3_kernel_V_27_address0),
    .layer3_kernel_V_27_ce0(stream_deconv_387_U0_layer3_kernel_V_27_ce0),
    .layer3_kernel_V_27_q0(layer3_kernel_V_27_t_q0),
    .layer3_kernel_V_28_address0(stream_deconv_387_U0_layer3_kernel_V_28_address0),
    .layer3_kernel_V_28_ce0(stream_deconv_387_U0_layer3_kernel_V_28_ce0),
    .layer3_kernel_V_28_q0(layer3_kernel_V_28_t_q0),
    .layer3_kernel_V_29_address0(stream_deconv_387_U0_layer3_kernel_V_29_address0),
    .layer3_kernel_V_29_ce0(stream_deconv_387_U0_layer3_kernel_V_29_ce0),
    .layer3_kernel_V_29_q0(layer3_kernel_V_29_t_q0),
    .layer3_kernel_V_30_address0(stream_deconv_387_U0_layer3_kernel_V_30_address0),
    .layer3_kernel_V_30_ce0(stream_deconv_387_U0_layer3_kernel_V_30_ce0),
    .layer3_kernel_V_30_q0(layer3_kernel_V_30_t_q0),
    .layer3_kernel_V_31_address0(stream_deconv_387_U0_layer3_kernel_V_31_address0),
    .layer3_kernel_V_31_ce0(stream_deconv_387_U0_layer3_kernel_V_31_ce0),
    .layer3_kernel_V_31_q0(layer3_kernel_V_31_t_q0)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_0_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_0_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_0_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_0_d0),
    .i_q0(layer2_kernel_V_0_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_0_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_0_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_0_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_0_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_0_ce1),
    .t_q1(layer2_kernel_V_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_0_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_0),
    .t_empty_n(layer2_kernel_V_0_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_1_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_1_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_1_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_1_d0),
    .i_q0(layer2_kernel_V_1_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_1_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_1_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_1_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_1_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_1_ce1),
    .t_q1(layer2_kernel_V_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_1_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_1),
    .t_empty_n(layer2_kernel_V_1_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_10_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_10_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_10_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_10_d0),
    .i_q0(layer2_kernel_V_10_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_10_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_10_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_10_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_10_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_10_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_10_ce1),
    .t_q1(layer2_kernel_V_10_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_10_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_10),
    .t_empty_n(layer2_kernel_V_10_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_11_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_11_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_11_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_11_d0),
    .i_q0(layer2_kernel_V_11_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_11_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_11_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_11_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_11_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_11_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_11_ce1),
    .t_q1(layer2_kernel_V_11_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_11_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_11),
    .t_empty_n(layer2_kernel_V_11_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_12_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_12_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_12_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_12_d0),
    .i_q0(layer2_kernel_V_12_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_12_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_12_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_12_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_12_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_12_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_12_ce1),
    .t_q1(layer2_kernel_V_12_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_12_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_12),
    .t_empty_n(layer2_kernel_V_12_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_13_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_13_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_13_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_13_d0),
    .i_q0(layer2_kernel_V_13_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_13_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_13_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_13_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_13_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_13_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_13_ce1),
    .t_q1(layer2_kernel_V_13_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_13_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_13),
    .t_empty_n(layer2_kernel_V_13_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_14_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_14_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_14_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_14_d0),
    .i_q0(layer2_kernel_V_14_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_14_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_14_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_14_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_14_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_14_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_14_ce1),
    .t_q1(layer2_kernel_V_14_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_14_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_14),
    .t_empty_n(layer2_kernel_V_14_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_15_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_15_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_15_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_15_d0),
    .i_q0(layer2_kernel_V_15_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_15_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_15_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_15_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_15_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_15_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_15_ce1),
    .t_q1(layer2_kernel_V_15_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_15_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_15),
    .t_empty_n(layer2_kernel_V_15_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_2_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_2_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_2_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_2_d0),
    .i_q0(layer2_kernel_V_2_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_2_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_2_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_2_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_2_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_2_ce1),
    .t_q1(layer2_kernel_V_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_2_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_2),
    .t_empty_n(layer2_kernel_V_2_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_3_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_3_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_3_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_3_d0),
    .i_q0(layer2_kernel_V_3_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_3_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_3_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_3_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_3_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_3_ce1),
    .t_q1(layer2_kernel_V_3_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_3_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_3),
    .t_empty_n(layer2_kernel_V_3_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_4_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_4_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_4_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_4_d0),
    .i_q0(layer2_kernel_V_4_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_4_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_4_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_4_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_4_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_4_ce1),
    .t_q1(layer2_kernel_V_4_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_4_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_4),
    .t_empty_n(layer2_kernel_V_4_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_5_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_5_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_5_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_5_d0),
    .i_q0(layer2_kernel_V_5_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_5_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_5_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_5_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_5_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_5_ce1),
    .t_q1(layer2_kernel_V_5_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_5_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_5),
    .t_empty_n(layer2_kernel_V_5_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_6_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_6_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_6_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_6_d0),
    .i_q0(layer2_kernel_V_6_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_6_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_6_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_6_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_6_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_6_ce1),
    .t_q1(layer2_kernel_V_6_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_6_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_6),
    .t_empty_n(layer2_kernel_V_6_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_7_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_7_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_7_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_7_d0),
    .i_q0(layer2_kernel_V_7_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_7_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_7_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_7_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_7_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_7_ce1),
    .t_q1(layer2_kernel_V_7_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_7_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_7),
    .t_empty_n(layer2_kernel_V_7_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_8_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_8_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_8_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_8_d0),
    .i_q0(layer2_kernel_V_8_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_8_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_8_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_8_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_8_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_8_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_8_ce1),
    .t_q1(layer2_kernel_V_8_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_8_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_8),
    .t_empty_n(layer2_kernel_V_8_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer2_kerudo #(
    .DataWidth( 18 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
layer2_kernel_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_282_U0_layer2_kernel_V_9_address0),
    .i_ce0(p_wt_kernel_282_U0_layer2_kernel_V_9_ce0),
    .i_we0(p_wt_kernel_282_U0_layer2_kernel_V_9_we0),
    .i_d0(p_wt_kernel_282_U0_layer2_kernel_V_9_d0),
    .i_q0(layer2_kernel_V_9_i_q0),
    .i_address1(12'd0),
    .i_ce1(1'b0),
    .i_q1(layer2_kernel_V_9_i_q1),
    .t_address0(stream_deconv_286_U0_layer2_kernel_V_9_address0),
    .t_ce0(stream_deconv_286_U0_layer2_kernel_V_9_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer2_kernel_V_9_t_q0),
    .t_address1(stream_deconv_286_U0_layer2_kernel_V_9_address1),
    .t_ce1(stream_deconv_286_U0_layer2_kernel_V_9_ce1),
    .t_q1(layer2_kernel_V_9_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer2_kernel_V_9_i_full_n),
    .i_write(ap_channel_done_layer2_kernel_V_9),
    .t_empty_n(layer2_kernel_V_9_t_empty_n),
    .t_read(stream_deconv_286_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_0_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_0_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_0_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_0_d0),
    .i_q0(layer3_kernel_V_0_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_0_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_0_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_0),
    .t_empty_n(layer3_kernel_V_0_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_1_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_1_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_1_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_1_d0),
    .i_q0(layer3_kernel_V_1_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_1_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_1_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_1),
    .t_empty_n(layer3_kernel_V_1_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_10_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_10_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_10_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_10_d0),
    .i_q0(layer3_kernel_V_10_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_10_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_10_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_10_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_10),
    .t_empty_n(layer3_kernel_V_10_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_11_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_11_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_11_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_11_d0),
    .i_q0(layer3_kernel_V_11_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_11_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_11_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_11_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_11),
    .t_empty_n(layer3_kernel_V_11_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_12_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_12_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_12_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_12_d0),
    .i_q0(layer3_kernel_V_12_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_12_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_12_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_12_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_12),
    .t_empty_n(layer3_kernel_V_12_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_13_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_13_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_13_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_13_d0),
    .i_q0(layer3_kernel_V_13_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_13_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_13_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_13_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_13),
    .t_empty_n(layer3_kernel_V_13_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_14_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_14_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_14_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_14_d0),
    .i_q0(layer3_kernel_V_14_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_14_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_14_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_14_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_14),
    .t_empty_n(layer3_kernel_V_14_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_15_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_15_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_15_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_15_d0),
    .i_q0(layer3_kernel_V_15_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_15_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_15_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_15_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_15),
    .t_empty_n(layer3_kernel_V_15_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_16_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_16_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_16_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_16_d0),
    .i_q0(layer3_kernel_V_16_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_16_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_16_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_16_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_16_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_16),
    .t_empty_n(layer3_kernel_V_16_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_17_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_17_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_17_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_17_d0),
    .i_q0(layer3_kernel_V_17_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_17_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_17_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_17_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_17_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_17),
    .t_empty_n(layer3_kernel_V_17_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_18_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_18_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_18_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_18_d0),
    .i_q0(layer3_kernel_V_18_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_18_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_18_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_18_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_18_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_18),
    .t_empty_n(layer3_kernel_V_18_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_19_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_19_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_19_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_19_d0),
    .i_q0(layer3_kernel_V_19_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_19_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_19_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_19_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_19_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_19),
    .t_empty_n(layer3_kernel_V_19_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_2_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_2_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_2_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_2_d0),
    .i_q0(layer3_kernel_V_2_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_2_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_2_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_2),
    .t_empty_n(layer3_kernel_V_2_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_20_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_20_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_20_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_20_d0),
    .i_q0(layer3_kernel_V_20_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_20_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_20_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_20_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_20_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_20),
    .t_empty_n(layer3_kernel_V_20_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_21_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_21_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_21_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_21_d0),
    .i_q0(layer3_kernel_V_21_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_21_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_21_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_21_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_21_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_21),
    .t_empty_n(layer3_kernel_V_21_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_22_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_22_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_22_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_22_d0),
    .i_q0(layer3_kernel_V_22_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_22_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_22_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_22_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_22_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_22),
    .t_empty_n(layer3_kernel_V_22_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_23_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_23_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_23_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_23_d0),
    .i_q0(layer3_kernel_V_23_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_23_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_23_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_23_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_23_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_23),
    .t_empty_n(layer3_kernel_V_23_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_24_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_24_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_24_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_24_d0),
    .i_q0(layer3_kernel_V_24_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_24_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_24_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_24_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_24_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_24),
    .t_empty_n(layer3_kernel_V_24_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_25_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_25_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_25_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_25_d0),
    .i_q0(layer3_kernel_V_25_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_25_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_25_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_25_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_25_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_25),
    .t_empty_n(layer3_kernel_V_25_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_26_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_26_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_26_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_26_d0),
    .i_q0(layer3_kernel_V_26_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_26_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_26_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_26_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_26_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_26),
    .t_empty_n(layer3_kernel_V_26_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_27_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_27_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_27_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_27_d0),
    .i_q0(layer3_kernel_V_27_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_27_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_27_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_27_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_27_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_27),
    .t_empty_n(layer3_kernel_V_27_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_28_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_28_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_28_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_28_d0),
    .i_q0(layer3_kernel_V_28_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_28_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_28_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_28_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_28_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_28),
    .t_empty_n(layer3_kernel_V_28_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_29_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_29_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_29_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_29_d0),
    .i_q0(layer3_kernel_V_29_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_29_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_29_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_29_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_29_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_29),
    .t_empty_n(layer3_kernel_V_29_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_3_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_3_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_3_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_3_d0),
    .i_q0(layer3_kernel_V_3_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_3_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_3_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_3),
    .t_empty_n(layer3_kernel_V_3_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_30_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_30_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_30_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_30_d0),
    .i_q0(layer3_kernel_V_30_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_30_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_30_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_30_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_30_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_30),
    .t_empty_n(layer3_kernel_V_30_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_31_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_31_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_31_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_31_d0),
    .i_q0(layer3_kernel_V_31_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_31_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_31_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_31_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_31_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_31),
    .t_empty_n(layer3_kernel_V_31_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_4_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_4_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_4_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_4_d0),
    .i_q0(layer3_kernel_V_4_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_4_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_4_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_4),
    .t_empty_n(layer3_kernel_V_4_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_5_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_5_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_5_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_5_d0),
    .i_q0(layer3_kernel_V_5_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_5_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_5_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_5),
    .t_empty_n(layer3_kernel_V_5_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_6_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_6_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_6_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_6_d0),
    .i_q0(layer3_kernel_V_6_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_6_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_6_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_6),
    .t_empty_n(layer3_kernel_V_6_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_7_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_7_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_7_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_7_d0),
    .i_q0(layer3_kernel_V_7_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_7_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_7_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_7),
    .t_empty_n(layer3_kernel_V_7_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_8_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_8_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_8_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_8_d0),
    .i_q0(layer3_kernel_V_8_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_8_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_8_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_8_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_8),
    .t_empty_n(layer3_kernel_V_8_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

deconv_layer3_kerKfY #(
    .DataWidth( 18 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
layer3_kernel_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(p_wt_kernel_385_U0_layer3_kernel_V_9_address0),
    .i_ce0(p_wt_kernel_385_U0_layer3_kernel_V_9_ce0),
    .i_we0(p_wt_kernel_385_U0_layer3_kernel_V_9_we0),
    .i_d0(p_wt_kernel_385_U0_layer3_kernel_V_9_d0),
    .i_q0(layer3_kernel_V_9_i_q0),
    .t_address0(stream_deconv_387_U0_layer3_kernel_V_9_address0),
    .t_ce0(stream_deconv_387_U0_layer3_kernel_V_9_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(layer3_kernel_V_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(layer3_kernel_V_9_i_full_n),
    .i_write(ap_channel_done_layer3_kernel_V_9),
    .t_empty_n(layer3_kernel_V_9_t_empty_n),
    .t_read(stream_deconv_387_U0_ap_ready)
);

fifo_w18_d1_A bias0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(p_extend_stream_1_1_U0_stream_o_V_V_din),
    .if_full_n(bias0_V_V_full_n),
    .if_write(p_extend_stream_1_1_U0_stream_o_V_V_write),
    .if_dout(bias0_V_V_dout),
    .if_empty_n(bias0_V_V_empty_n),
    .if_read(stream_deconv_1_U0_bias_V_V_read)
);

fifo_w18_d1_A mean0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(p_extend_stream_181_U0_stream_o_V_V_din),
    .if_full_n(mean0_V_V_full_n),
    .if_write(p_extend_stream_181_U0_stream_o_V_V_write),
    .if_dout(mean0_V_V_dout),
    .if_empty_n(mean0_V_V_empty_n),
    .if_read(stream_deconv_1_U0_mean_V_V_read)
);

fifo_w18_d1_A std0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(p_extend_stream_1_U0_stream_o_V_V_din),
    .if_full_n(std0_V_V_full_n),
    .if_write(p_extend_stream_1_U0_stream_o_V_V_write),
    .if_dout(std0_V_V_dout),
    .if_empty_n(std0_V_V_empty_n),
    .if_read(stream_deconv_1_U0_std_V_V_read)
);

fifo_w18_d1_A mean1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(p_extend_stream_283_U0_stream_o_V_V_din),
    .if_full_n(mean1_V_V_full_n),
    .if_write(p_extend_stream_283_U0_stream_o_V_V_write),
    .if_dout(mean1_V_V_dout),
    .if_empty_n(mean1_V_V_empty_n),
    .if_read(stream_deconv_286_U0_mean_V_V_read)
);

fifo_w18_d1_A std1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(p_extend_stream_284_U0_stream_o_V_V_din),
    .if_full_n(std1_V_V_full_n),
    .if_write(p_extend_stream_284_U0_stream_o_V_V_write),
    .if_dout(std1_V_V_dout),
    .if_empty_n(std1_V_V_empty_n),
    .if_read(stream_deconv_286_U0_std_V_V_read)
);

fifo_w18_d1_A stream_res_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stream_deconv_1_U0_stream_o_0_V_V_din),
    .if_full_n(stream_res_0_V_V_full_n),
    .if_write(stream_deconv_1_U0_stream_o_0_V_V_write),
    .if_dout(stream_res_0_V_V_dout),
    .if_empty_n(stream_res_0_V_V_empty_n),
    .if_read(stream_deconv_286_U0_stream_i_V_V_read)
);

fifo_w18_d1_A stream_res_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stream_deconv_286_U0_stream_o_V_V4_din),
    .if_full_n(stream_res_1_V_V_full_n),
    .if_write(stream_deconv_286_U0_stream_o_V_V4_write),
    .if_dout(stream_res_1_V_V_dout),
    .if_empty_n(stream_res_1_V_V_empty_n),
    .if_read(stream_deconv_387_U0_stream_res_1_V_V_read)
);

fifo_w18_d3_A tmp_V_load_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_proc102_U0_tmp_V_load_out_out_din),
    .if_full_n(tmp_V_load_loc_c_full_n),
    .if_write(Block_proc102_U0_tmp_V_load_out_out_write),
    .if_dout(tmp_V_load_loc_c_dout),
    .if_empty_n(tmp_V_load_loc_c_empty_n),
    .if_read(stream_deconv_387_U0_tmp_V_load_loc_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_proc102_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_Block_proc102_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_proc102_U0_ap_ready <= ap_sync_Block_proc102_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_0 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_0 <= ap_sync_channel_write_layer2_kernel_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_1 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_1 <= ap_sync_channel_write_layer2_kernel_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_10 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_10 <= ap_sync_channel_write_layer2_kernel_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_11 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_11 <= ap_sync_channel_write_layer2_kernel_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_12 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_12 <= ap_sync_channel_write_layer2_kernel_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_13 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_13 <= ap_sync_channel_write_layer2_kernel_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_14 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_14 <= ap_sync_channel_write_layer2_kernel_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_15 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_15 <= ap_sync_channel_write_layer2_kernel_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_2 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_2 <= ap_sync_channel_write_layer2_kernel_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_3 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_3 <= ap_sync_channel_write_layer2_kernel_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_4 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_4 <= ap_sync_channel_write_layer2_kernel_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_5 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_5 <= ap_sync_channel_write_layer2_kernel_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_6 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_6 <= ap_sync_channel_write_layer2_kernel_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_7 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_7 <= ap_sync_channel_write_layer2_kernel_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_8 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_8 <= ap_sync_channel_write_layer2_kernel_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_kernel_V_9 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_282_U0_ap_done & p_wt_kernel_282_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer2_kernel_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_kernel_V_9 <= ap_sync_channel_write_layer2_kernel_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_0 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_0 <= ap_sync_channel_write_layer3_kernel_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_1 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_1 <= ap_sync_channel_write_layer3_kernel_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_10 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_10 <= ap_sync_channel_write_layer3_kernel_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_11 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_11 <= ap_sync_channel_write_layer3_kernel_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_12 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_12 <= ap_sync_channel_write_layer3_kernel_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_13 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_13 <= ap_sync_channel_write_layer3_kernel_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_14 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_14 <= ap_sync_channel_write_layer3_kernel_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_15 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_15 <= ap_sync_channel_write_layer3_kernel_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_16 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_16 <= ap_sync_channel_write_layer3_kernel_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_17 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_17 <= ap_sync_channel_write_layer3_kernel_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_18 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_18 <= ap_sync_channel_write_layer3_kernel_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_19 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_19 <= ap_sync_channel_write_layer3_kernel_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_2 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_2 <= ap_sync_channel_write_layer3_kernel_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_20 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_20 <= ap_sync_channel_write_layer3_kernel_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_21 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_21 <= ap_sync_channel_write_layer3_kernel_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_22 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_22 <= ap_sync_channel_write_layer3_kernel_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_23 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_23 <= ap_sync_channel_write_layer3_kernel_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_24 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_24 <= ap_sync_channel_write_layer3_kernel_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_25 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_25 <= ap_sync_channel_write_layer3_kernel_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_26 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_26 <= ap_sync_channel_write_layer3_kernel_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_27 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_27 <= ap_sync_channel_write_layer3_kernel_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_28 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_28 <= ap_sync_channel_write_layer3_kernel_V_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_29 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_29 <= ap_sync_channel_write_layer3_kernel_V_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_3 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_3 <= ap_sync_channel_write_layer3_kernel_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_30 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_30 <= ap_sync_channel_write_layer3_kernel_V_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_31 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_31 <= ap_sync_channel_write_layer3_kernel_V_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_4 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_4 <= ap_sync_channel_write_layer3_kernel_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_5 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_5 <= ap_sync_channel_write_layer3_kernel_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_6 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_6 <= ap_sync_channel_write_layer3_kernel_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_7 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_7 <= ap_sync_channel_write_layer3_kernel_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_8 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_8 <= ap_sync_channel_write_layer3_kernel_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer3_kernel_V_9 <= 1'b0;
    end else begin
        if ((1'b1 == (p_wt_kernel_385_U0_ap_done & p_wt_kernel_385_U0_ap_continue))) begin
            ap_sync_reg_channel_write_layer3_kernel_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer3_kernel_V_9 <= ap_sync_channel_write_layer3_kernel_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_extend_stream_181_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_extend_stream_181_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_extend_stream_181_U0_ap_ready <= ap_sync_p_extend_stream_181_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_extend_stream_1_1_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_extend_stream_1_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_extend_stream_1_1_U0_ap_ready <= ap_sync_p_extend_stream_1_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_extend_stream_1_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_extend_stream_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_extend_stream_1_U0_ap_ready <= ap_sync_p_extend_stream_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_extend_stream_283_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_extend_stream_283_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_extend_stream_283_U0_ap_ready <= ap_sync_p_extend_stream_283_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_extend_stream_284_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_extend_stream_284_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_extend_stream_284_U0_ap_ready <= ap_sync_p_extend_stream_284_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_wt_kernel_282_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_wt_kernel_282_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_wt_kernel_282_U0_ap_ready <= ap_sync_p_wt_kernel_282_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_p_wt_kernel_385_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_p_wt_kernel_385_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_p_wt_kernel_385_U0_ap_ready <= ap_sync_p_wt_kernel_385_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_stream_deconv_1_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_stream_deconv_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_stream_deconv_1_U0_ap_ready <= ap_sync_stream_deconv_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_stream_deconv_286_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_start & ap_sync_ready))) begin
            ap_sync_reg_stream_deconv_286_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_stream_deconv_286_U0_ap_ready <= ap_sync_stream_deconv_286_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == Block_proc102_U0_ap_ready))) begin
        Block_proc102_U0_ap_ready_count <= (Block_proc102_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == Block_proc102_U0_ap_ready))) begin
        Block_proc102_U0_ap_ready_count <= (Block_proc102_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_extend_stream_181_U0_ap_ready))) begin
        p_extend_stream_181_U0_ap_ready_count <= (p_extend_stream_181_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == p_extend_stream_181_U0_ap_ready))) begin
        p_extend_stream_181_U0_ap_ready_count <= (p_extend_stream_181_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_extend_stream_1_1_U0_ap_ready))) begin
        p_extend_stream_1_1_U0_ap_ready_count <= (p_extend_stream_1_1_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (p_extend_stream_1_1_U0_ap_ready == 1'b1))) begin
        p_extend_stream_1_1_U0_ap_ready_count <= (p_extend_stream_1_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_extend_stream_1_U0_ap_ready))) begin
        p_extend_stream_1_U0_ap_ready_count <= (p_extend_stream_1_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == p_extend_stream_1_U0_ap_ready))) begin
        p_extend_stream_1_U0_ap_ready_count <= (p_extend_stream_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_extend_stream_283_U0_ap_ready))) begin
        p_extend_stream_283_U0_ap_ready_count <= (p_extend_stream_283_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == p_extend_stream_283_U0_ap_ready))) begin
        p_extend_stream_283_U0_ap_ready_count <= (p_extend_stream_283_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_extend_stream_284_U0_ap_ready))) begin
        p_extend_stream_284_U0_ap_ready_count <= (p_extend_stream_284_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == p_extend_stream_284_U0_ap_ready))) begin
        p_extend_stream_284_U0_ap_ready_count <= (p_extend_stream_284_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_wt_kernel_282_U0_ap_ready))) begin
        p_wt_kernel_282_U0_ap_ready_count <= (p_wt_kernel_282_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == p_wt_kernel_282_U0_ap_ready))) begin
        p_wt_kernel_282_U0_ap_ready_count <= (p_wt_kernel_282_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == p_wt_kernel_385_U0_ap_ready))) begin
        p_wt_kernel_385_U0_ap_ready_count <= (p_wt_kernel_385_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == p_wt_kernel_385_U0_ap_ready))) begin
        p_wt_kernel_385_U0_ap_ready_count <= (p_wt_kernel_385_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == stream_deconv_1_U0_ap_ready) & (1'b1 == ap_sync_ready))) begin
        stream_deconv_1_U0_ap_ready_count <= (stream_deconv_1_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == stream_deconv_1_U0_ap_ready) & (1'b0 == ap_sync_ready))) begin
        stream_deconv_1_U0_ap_ready_count <= (stream_deconv_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == stream_deconv_286_U0_ap_ready))) begin
        stream_deconv_286_U0_ap_ready_count <= (stream_deconv_286_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (1'b1 == stream_deconv_286_U0_ap_ready))) begin
        stream_deconv_286_U0_ap_ready_count <= (stream_deconv_286_U0_ap_ready_count + 2'd1);
    end
end

assign Block_proc102_U0_ap_continue = 1'b1;

assign Block_proc102_U0_ap_start = (ap_start & (ap_sync_reg_Block_proc102_U0_ap_ready ^ 1'b1));

assign Block_proc102_U0_start_full_n = 1'b0;

assign Block_proc102_U0_start_write = 1'b0;

assign ap_channel_done_layer2_kernel_V_0 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_0 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_1 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_1 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_10 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_10 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_11 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_11 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_12 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_12 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_13 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_13 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_14 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_14 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_15 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_15 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_2 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_2 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_3 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_3 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_4 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_4 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_5 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_5 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_6 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_6 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_7 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_7 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_8 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_8 ^ 1'b1));

assign ap_channel_done_layer2_kernel_V_9 = (p_wt_kernel_282_U0_ap_done & (ap_sync_reg_channel_write_layer2_kernel_V_9 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_0 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_0 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_1 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_1 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_10 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_10 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_11 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_11 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_12 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_12 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_13 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_13 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_14 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_14 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_15 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_15 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_16 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_16 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_17 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_17 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_18 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_18 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_19 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_19 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_2 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_2 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_20 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_20 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_21 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_21 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_22 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_22 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_23 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_23 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_24 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_24 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_25 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_25 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_26 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_26 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_27 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_27 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_28 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_28 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_29 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_29 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_3 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_3 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_30 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_30 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_31 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_31 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_4 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_4 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_5 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_5 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_6 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_6 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_7 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_7 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_8 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_8 ^ 1'b1));

assign ap_channel_done_layer3_kernel_V_9 = (p_wt_kernel_385_U0_ap_done & (ap_sync_reg_channel_write_layer3_kernel_V_9 ^ 1'b1));

assign ap_done = stream_deconv_387_U0_ap_done;

assign ap_idle = (p_extend_stream_1_1_U0_ap_idle & p_extend_stream_181_U0_ap_idle & p_extend_stream_1_U0_ap_idle & p_wt_kernel_282_U0_ap_idle & p_extend_stream_283_U0_ap_idle & p_extend_stream_284_U0_ap_idle & p_wt_kernel_385_U0_ap_idle & stream_deconv_1_U0_ap_idle & stream_deconv_286_U0_ap_idle & Block_proc102_U0_ap_idle & stream_deconv_387_U0_ap_idle & (layer2_kernel_V_0_t_empty_n ^ 1'b1) & (layer2_kernel_V_1_t_empty_n ^ 1'b1) & (layer2_kernel_V_10_t_empty_n ^ 1'b1) & (layer2_kernel_V_11_t_empty_n ^ 1'b1) & (layer2_kernel_V_12_t_empty_n ^ 1'b1) & (layer2_kernel_V_13_t_empty_n ^ 1'b1) & (layer2_kernel_V_14_t_empty_n ^ 1'b1) & (layer2_kernel_V_15_t_empty_n ^ 1'b1) & (layer2_kernel_V_2_t_empty_n ^ 1'b1) & (layer2_kernel_V_3_t_empty_n ^ 1'b1) & (layer2_kernel_V_4_t_empty_n ^ 1'b1) & (layer2_kernel_V_5_t_empty_n ^ 1'b1) & (layer2_kernel_V_6_t_empty_n ^ 1'b1) & (layer2_kernel_V_7_t_empty_n ^ 1'b1) & (layer2_kernel_V_8_t_empty_n ^ 1'b1) & (layer2_kernel_V_9_t_empty_n ^ 1'b1) & (layer3_kernel_V_0_t_empty_n ^ 1'b1) & (layer3_kernel_V_1_t_empty_n ^ 1'b1) & (layer3_kernel_V_10_t_empty_n ^ 1'b1) & (layer3_kernel_V_11_t_empty_n ^ 1'b1) & (layer3_kernel_V_12_t_empty_n ^ 1'b1) & (layer3_kernel_V_13_t_empty_n ^ 1'b1) & (layer3_kernel_V_14_t_empty_n ^ 1'b1) & (layer3_kernel_V_15_t_empty_n ^ 1'b1) & (layer3_kernel_V_16_t_empty_n ^ 1'b1) & (layer3_kernel_V_17_t_empty_n ^ 1'b1) & (layer3_kernel_V_18_t_empty_n ^ 1'b1) & (layer3_kernel_V_19_t_empty_n ^ 1'b1) & (layer3_kernel_V_2_t_empty_n ^ 1'b1) & (layer3_kernel_V_20_t_empty_n ^ 1'b1) & (layer3_kernel_V_21_t_empty_n ^ 1'b1) & (layer3_kernel_V_22_t_empty_n ^ 1'b1) & (layer3_kernel_V_23_t_empty_n ^ 1'b1) & (layer3_kernel_V_24_t_empty_n ^ 1'b1) & (layer3_kernel_V_25_t_empty_n ^ 1'b1) & (layer3_kernel_V_26_t_empty_n ^ 1'b1) & (layer3_kernel_V_27_t_empty_n ^ 1'b1) & (layer3_kernel_V_28_t_empty_n ^ 1'b1) & (layer3_kernel_V_29_t_empty_n ^ 1'b1) & (layer3_kernel_V_3_t_empty_n ^ 1'b1) & (layer3_kernel_V_30_t_empty_n ^ 1'b1) & (layer3_kernel_V_31_t_empty_n ^ 1'b1) & (layer3_kernel_V_4_t_empty_n ^ 1'b1) & (layer3_kernel_V_5_t_empty_n ^ 1'b1) & (layer3_kernel_V_6_t_empty_n ^ 1'b1) & (layer3_kernel_V_7_t_empty_n ^ 1'b1) & (layer3_kernel_V_8_t_empty_n ^ 1'b1) & (layer3_kernel_V_9_t_empty_n ^ 1'b1));

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_proc102_U0_ap_ready = (Block_proc102_U0_ap_ready | ap_sync_reg_Block_proc102_U0_ap_ready);

assign ap_sync_channel_write_layer2_kernel_V_0 = ((ap_channel_done_layer2_kernel_V_0 & p_wt_kernel_282_U0_layer2_kernel_V_0_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_0);

assign ap_sync_channel_write_layer2_kernel_V_1 = ((ap_channel_done_layer2_kernel_V_1 & p_wt_kernel_282_U0_layer2_kernel_V_1_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_1);

assign ap_sync_channel_write_layer2_kernel_V_10 = ((ap_channel_done_layer2_kernel_V_10 & p_wt_kernel_282_U0_layer2_kernel_V_10_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_10);

assign ap_sync_channel_write_layer2_kernel_V_11 = ((ap_channel_done_layer2_kernel_V_11 & p_wt_kernel_282_U0_layer2_kernel_V_11_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_11);

assign ap_sync_channel_write_layer2_kernel_V_12 = ((ap_channel_done_layer2_kernel_V_12 & p_wt_kernel_282_U0_layer2_kernel_V_12_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_12);

assign ap_sync_channel_write_layer2_kernel_V_13 = ((ap_channel_done_layer2_kernel_V_13 & p_wt_kernel_282_U0_layer2_kernel_V_13_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_13);

assign ap_sync_channel_write_layer2_kernel_V_14 = ((ap_channel_done_layer2_kernel_V_14 & p_wt_kernel_282_U0_layer2_kernel_V_14_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_14);

assign ap_sync_channel_write_layer2_kernel_V_15 = ((ap_channel_done_layer2_kernel_V_15 & p_wt_kernel_282_U0_layer2_kernel_V_15_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_15);

assign ap_sync_channel_write_layer2_kernel_V_2 = ((ap_channel_done_layer2_kernel_V_2 & p_wt_kernel_282_U0_layer2_kernel_V_2_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_2);

assign ap_sync_channel_write_layer2_kernel_V_3 = ((ap_channel_done_layer2_kernel_V_3 & p_wt_kernel_282_U0_layer2_kernel_V_3_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_3);

assign ap_sync_channel_write_layer2_kernel_V_4 = ((ap_channel_done_layer2_kernel_V_4 & p_wt_kernel_282_U0_layer2_kernel_V_4_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_4);

assign ap_sync_channel_write_layer2_kernel_V_5 = ((ap_channel_done_layer2_kernel_V_5 & p_wt_kernel_282_U0_layer2_kernel_V_5_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_5);

assign ap_sync_channel_write_layer2_kernel_V_6 = ((ap_channel_done_layer2_kernel_V_6 & p_wt_kernel_282_U0_layer2_kernel_V_6_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_6);

assign ap_sync_channel_write_layer2_kernel_V_7 = ((ap_channel_done_layer2_kernel_V_7 & p_wt_kernel_282_U0_layer2_kernel_V_7_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_7);

assign ap_sync_channel_write_layer2_kernel_V_8 = ((ap_channel_done_layer2_kernel_V_8 & p_wt_kernel_282_U0_layer2_kernel_V_8_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_8);

assign ap_sync_channel_write_layer2_kernel_V_9 = ((ap_channel_done_layer2_kernel_V_9 & p_wt_kernel_282_U0_layer2_kernel_V_9_full_n) | ap_sync_reg_channel_write_layer2_kernel_V_9);

assign ap_sync_channel_write_layer3_kernel_V_0 = ((ap_channel_done_layer3_kernel_V_0 & p_wt_kernel_385_U0_layer3_kernel_V_0_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_0);

assign ap_sync_channel_write_layer3_kernel_V_1 = ((ap_channel_done_layer3_kernel_V_1 & p_wt_kernel_385_U0_layer3_kernel_V_1_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_1);

assign ap_sync_channel_write_layer3_kernel_V_10 = ((ap_channel_done_layer3_kernel_V_10 & p_wt_kernel_385_U0_layer3_kernel_V_10_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_10);

assign ap_sync_channel_write_layer3_kernel_V_11 = ((ap_channel_done_layer3_kernel_V_11 & p_wt_kernel_385_U0_layer3_kernel_V_11_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_11);

assign ap_sync_channel_write_layer3_kernel_V_12 = ((ap_channel_done_layer3_kernel_V_12 & p_wt_kernel_385_U0_layer3_kernel_V_12_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_12);

assign ap_sync_channel_write_layer3_kernel_V_13 = ((ap_channel_done_layer3_kernel_V_13 & p_wt_kernel_385_U0_layer3_kernel_V_13_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_13);

assign ap_sync_channel_write_layer3_kernel_V_14 = ((ap_channel_done_layer3_kernel_V_14 & p_wt_kernel_385_U0_layer3_kernel_V_14_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_14);

assign ap_sync_channel_write_layer3_kernel_V_15 = ((ap_channel_done_layer3_kernel_V_15 & p_wt_kernel_385_U0_layer3_kernel_V_15_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_15);

assign ap_sync_channel_write_layer3_kernel_V_16 = ((ap_channel_done_layer3_kernel_V_16 & p_wt_kernel_385_U0_layer3_kernel_V_16_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_16);

assign ap_sync_channel_write_layer3_kernel_V_17 = ((ap_channel_done_layer3_kernel_V_17 & p_wt_kernel_385_U0_layer3_kernel_V_17_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_17);

assign ap_sync_channel_write_layer3_kernel_V_18 = ((ap_channel_done_layer3_kernel_V_18 & p_wt_kernel_385_U0_layer3_kernel_V_18_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_18);

assign ap_sync_channel_write_layer3_kernel_V_19 = ((ap_channel_done_layer3_kernel_V_19 & p_wt_kernel_385_U0_layer3_kernel_V_19_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_19);

assign ap_sync_channel_write_layer3_kernel_V_2 = ((ap_channel_done_layer3_kernel_V_2 & p_wt_kernel_385_U0_layer3_kernel_V_2_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_2);

assign ap_sync_channel_write_layer3_kernel_V_20 = ((ap_channel_done_layer3_kernel_V_20 & p_wt_kernel_385_U0_layer3_kernel_V_20_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_20);

assign ap_sync_channel_write_layer3_kernel_V_21 = ((ap_channel_done_layer3_kernel_V_21 & p_wt_kernel_385_U0_layer3_kernel_V_21_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_21);

assign ap_sync_channel_write_layer3_kernel_V_22 = ((ap_channel_done_layer3_kernel_V_22 & p_wt_kernel_385_U0_layer3_kernel_V_22_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_22);

assign ap_sync_channel_write_layer3_kernel_V_23 = ((ap_channel_done_layer3_kernel_V_23 & p_wt_kernel_385_U0_layer3_kernel_V_23_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_23);

assign ap_sync_channel_write_layer3_kernel_V_24 = ((ap_channel_done_layer3_kernel_V_24 & p_wt_kernel_385_U0_layer3_kernel_V_24_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_24);

assign ap_sync_channel_write_layer3_kernel_V_25 = ((ap_channel_done_layer3_kernel_V_25 & p_wt_kernel_385_U0_layer3_kernel_V_25_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_25);

assign ap_sync_channel_write_layer3_kernel_V_26 = ((ap_channel_done_layer3_kernel_V_26 & p_wt_kernel_385_U0_layer3_kernel_V_26_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_26);

assign ap_sync_channel_write_layer3_kernel_V_27 = ((ap_channel_done_layer3_kernel_V_27 & p_wt_kernel_385_U0_layer3_kernel_V_27_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_27);

assign ap_sync_channel_write_layer3_kernel_V_28 = ((ap_channel_done_layer3_kernel_V_28 & p_wt_kernel_385_U0_layer3_kernel_V_28_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_28);

assign ap_sync_channel_write_layer3_kernel_V_29 = ((ap_channel_done_layer3_kernel_V_29 & p_wt_kernel_385_U0_layer3_kernel_V_29_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_29);

assign ap_sync_channel_write_layer3_kernel_V_3 = ((ap_channel_done_layer3_kernel_V_3 & p_wt_kernel_385_U0_layer3_kernel_V_3_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_3);

assign ap_sync_channel_write_layer3_kernel_V_30 = ((ap_channel_done_layer3_kernel_V_30 & p_wt_kernel_385_U0_layer3_kernel_V_30_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_30);

assign ap_sync_channel_write_layer3_kernel_V_31 = ((ap_channel_done_layer3_kernel_V_31 & p_wt_kernel_385_U0_layer3_kernel_V_31_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_31);

assign ap_sync_channel_write_layer3_kernel_V_4 = ((ap_channel_done_layer3_kernel_V_4 & p_wt_kernel_385_U0_layer3_kernel_V_4_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_4);

assign ap_sync_channel_write_layer3_kernel_V_5 = ((ap_channel_done_layer3_kernel_V_5 & p_wt_kernel_385_U0_layer3_kernel_V_5_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_5);

assign ap_sync_channel_write_layer3_kernel_V_6 = ((ap_channel_done_layer3_kernel_V_6 & p_wt_kernel_385_U0_layer3_kernel_V_6_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_6);

assign ap_sync_channel_write_layer3_kernel_V_7 = ((ap_channel_done_layer3_kernel_V_7 & p_wt_kernel_385_U0_layer3_kernel_V_7_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_7);

assign ap_sync_channel_write_layer3_kernel_V_8 = ((ap_channel_done_layer3_kernel_V_8 & p_wt_kernel_385_U0_layer3_kernel_V_8_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_8);

assign ap_sync_channel_write_layer3_kernel_V_9 = ((ap_channel_done_layer3_kernel_V_9 & p_wt_kernel_385_U0_layer3_kernel_V_9_full_n) | ap_sync_reg_channel_write_layer3_kernel_V_9);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = stream_deconv_387_U0_ap_done;

assign ap_sync_p_extend_stream_181_U0_ap_ready = (p_extend_stream_181_U0_ap_ready | ap_sync_reg_p_extend_stream_181_U0_ap_ready);

assign ap_sync_p_extend_stream_1_1_U0_ap_ready = (p_extend_stream_1_1_U0_ap_ready | ap_sync_reg_p_extend_stream_1_1_U0_ap_ready);

assign ap_sync_p_extend_stream_1_U0_ap_ready = (p_extend_stream_1_U0_ap_ready | ap_sync_reg_p_extend_stream_1_U0_ap_ready);

assign ap_sync_p_extend_stream_283_U0_ap_ready = (p_extend_stream_283_U0_ap_ready | ap_sync_reg_p_extend_stream_283_U0_ap_ready);

assign ap_sync_p_extend_stream_284_U0_ap_ready = (p_extend_stream_284_U0_ap_ready | ap_sync_reg_p_extend_stream_284_U0_ap_ready);

assign ap_sync_p_wt_kernel_282_U0_ap_ready = (p_wt_kernel_282_U0_ap_ready | ap_sync_reg_p_wt_kernel_282_U0_ap_ready);

assign ap_sync_p_wt_kernel_385_U0_ap_ready = (p_wt_kernel_385_U0_ap_ready | ap_sync_reg_p_wt_kernel_385_U0_ap_ready);

assign ap_sync_ready = (ap_sync_stream_deconv_1_U0_ap_ready & ap_sync_p_wt_kernel_282_U0_ap_ready & ap_sync_p_wt_kernel_385_U0_ap_ready & ap_sync_p_extend_stream_1_1_U0_ap_ready & ap_sync_stream_deconv_286_U0_ap_ready & ap_sync_Block_proc102_U0_ap_ready & ap_sync_p_extend_stream_181_U0_ap_ready & ap_sync_p_extend_stream_283_U0_ap_ready & ap_sync_p_extend_stream_1_U0_ap_ready & ap_sync_p_extend_stream_284_U0_ap_ready);

assign ap_sync_stream_deconv_1_U0_ap_ready = (stream_deconv_1_U0_ap_ready | ap_sync_reg_stream_deconv_1_U0_ap_ready);

assign ap_sync_stream_deconv_286_U0_ap_ready = (stream_deconv_286_U0_ap_ready | ap_sync_reg_stream_deconv_286_U0_ap_ready);

assign bias_0_V_V_read = p_extend_stream_1_1_U0_stream_i_V_V_read;

assign bias_1_V_V_read = stream_deconv_286_U0_bias_V_V2_read;

assign bias_2_V_V_read = Block_proc102_U0_bias_2_V_V_read;

assign kernel_0_V_V_read = stream_deconv_1_U0_kernel_0_V_V_read;

assign kernel_1_V_V_read = p_wt_kernel_282_U0_kernel_i_V_V1_read;

assign kernel_2_V_V_read = p_wt_kernel_385_U0_kernel_i_V_V2_read;

assign layer2_kernel_V_0_t_d1 = 18'd0;

assign layer2_kernel_V_0_t_we1 = 1'b0;

assign layer2_kernel_V_10_t_d1 = 18'd0;

assign layer2_kernel_V_10_t_we1 = 1'b0;

assign layer2_kernel_V_11_t_d1 = 18'd0;

assign layer2_kernel_V_11_t_we1 = 1'b0;

assign layer2_kernel_V_12_t_d1 = 18'd0;

assign layer2_kernel_V_12_t_we1 = 1'b0;

assign layer2_kernel_V_13_t_d1 = 18'd0;

assign layer2_kernel_V_13_t_we1 = 1'b0;

assign layer2_kernel_V_14_t_d1 = 18'd0;

assign layer2_kernel_V_14_t_we1 = 1'b0;

assign layer2_kernel_V_15_t_d1 = 18'd0;

assign layer2_kernel_V_15_t_we1 = 1'b0;

assign layer2_kernel_V_1_t_d1 = 18'd0;

assign layer2_kernel_V_1_t_we1 = 1'b0;

assign layer2_kernel_V_2_t_d1 = 18'd0;

assign layer2_kernel_V_2_t_we1 = 1'b0;

assign layer2_kernel_V_3_t_d1 = 18'd0;

assign layer2_kernel_V_3_t_we1 = 1'b0;

assign layer2_kernel_V_4_t_d1 = 18'd0;

assign layer2_kernel_V_4_t_we1 = 1'b0;

assign layer2_kernel_V_5_t_d1 = 18'd0;

assign layer2_kernel_V_5_t_we1 = 1'b0;

assign layer2_kernel_V_6_t_d1 = 18'd0;

assign layer2_kernel_V_6_t_we1 = 1'b0;

assign layer2_kernel_V_7_t_d1 = 18'd0;

assign layer2_kernel_V_7_t_we1 = 1'b0;

assign layer2_kernel_V_8_t_d1 = 18'd0;

assign layer2_kernel_V_8_t_we1 = 1'b0;

assign layer2_kernel_V_9_t_d1 = 18'd0;

assign layer2_kernel_V_9_t_we1 = 1'b0;

assign mean_0_V_V_read = p_extend_stream_181_U0_stream_i_V_V_read;

assign mean_1_V_V_read = p_extend_stream_283_U0_stream_i_V_V1_read;

assign p_extend_stream_181_U0_ap_continue = 1'b1;

assign p_extend_stream_181_U0_ap_start = (ap_start & (ap_sync_reg_p_extend_stream_181_U0_ap_ready ^ 1'b1));

assign p_extend_stream_181_U0_start_full_n = 1'b0;

assign p_extend_stream_181_U0_start_write = 1'b0;

assign p_extend_stream_1_1_U0_ap_continue = 1'b1;

assign p_extend_stream_1_1_U0_ap_start = (ap_start & (ap_sync_reg_p_extend_stream_1_1_U0_ap_ready ^ 1'b1));

assign p_extend_stream_1_1_U0_start_full_n = 1'b0;

assign p_extend_stream_1_1_U0_start_write = 1'b0;

assign p_extend_stream_1_U0_ap_continue = 1'b1;

assign p_extend_stream_1_U0_ap_start = (ap_start & (ap_sync_reg_p_extend_stream_1_U0_ap_ready ^ 1'b1));

assign p_extend_stream_1_U0_start_full_n = 1'b0;

assign p_extend_stream_1_U0_start_write = 1'b0;

assign p_extend_stream_283_U0_ap_continue = 1'b1;

assign p_extend_stream_283_U0_ap_start = (ap_start & (ap_sync_reg_p_extend_stream_283_U0_ap_ready ^ 1'b1));

assign p_extend_stream_283_U0_start_full_n = 1'b0;

assign p_extend_stream_283_U0_start_write = 1'b0;

assign p_extend_stream_284_U0_ap_continue = 1'b1;

assign p_extend_stream_284_U0_ap_start = (ap_start & (ap_sync_reg_p_extend_stream_284_U0_ap_ready ^ 1'b1));

assign p_extend_stream_284_U0_start_full_n = 1'b0;

assign p_extend_stream_284_U0_start_write = 1'b0;

assign p_wt_kernel_282_U0_ap_continue = (ap_sync_channel_write_layer2_kernel_V_9 & ap_sync_channel_write_layer2_kernel_V_8 & ap_sync_channel_write_layer2_kernel_V_7 & ap_sync_channel_write_layer2_kernel_V_6 & ap_sync_channel_write_layer2_kernel_V_5 & ap_sync_channel_write_layer2_kernel_V_4 & ap_sync_channel_write_layer2_kernel_V_3 & ap_sync_channel_write_layer2_kernel_V_2 & ap_sync_channel_write_layer2_kernel_V_15 & ap_sync_channel_write_layer2_kernel_V_14 & ap_sync_channel_write_layer2_kernel_V_13 & ap_sync_channel_write_layer2_kernel_V_12 & ap_sync_channel_write_layer2_kernel_V_11 & ap_sync_channel_write_layer2_kernel_V_10 & ap_sync_channel_write_layer2_kernel_V_1 & ap_sync_channel_write_layer2_kernel_V_0);

assign p_wt_kernel_282_U0_ap_start = (ap_start & (ap_sync_reg_p_wt_kernel_282_U0_ap_ready ^ 1'b1));

assign p_wt_kernel_282_U0_layer2_kernel_V_0_full_n = layer2_kernel_V_0_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_10_full_n = layer2_kernel_V_10_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_11_full_n = layer2_kernel_V_11_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_12_full_n = layer2_kernel_V_12_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_13_full_n = layer2_kernel_V_13_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_14_full_n = layer2_kernel_V_14_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_15_full_n = layer2_kernel_V_15_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_1_full_n = layer2_kernel_V_1_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_2_full_n = layer2_kernel_V_2_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_3_full_n = layer2_kernel_V_3_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_4_full_n = layer2_kernel_V_4_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_5_full_n = layer2_kernel_V_5_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_6_full_n = layer2_kernel_V_6_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_7_full_n = layer2_kernel_V_7_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_8_full_n = layer2_kernel_V_8_i_full_n;

assign p_wt_kernel_282_U0_layer2_kernel_V_9_full_n = layer2_kernel_V_9_i_full_n;

assign p_wt_kernel_282_U0_start_full_n = 1'b0;

assign p_wt_kernel_282_U0_start_write = 1'b0;

assign p_wt_kernel_385_U0_ap_continue = (ap_sync_channel_write_layer3_kernel_V_9 & ap_sync_channel_write_layer3_kernel_V_8 & ap_sync_channel_write_layer3_kernel_V_7 & ap_sync_channel_write_layer3_kernel_V_6 & ap_sync_channel_write_layer3_kernel_V_5 & ap_sync_channel_write_layer3_kernel_V_4 & ap_sync_channel_write_layer3_kernel_V_31 & ap_sync_channel_write_layer3_kernel_V_30 & ap_sync_channel_write_layer3_kernel_V_3 & ap_sync_channel_write_layer3_kernel_V_29 & ap_sync_channel_write_layer3_kernel_V_28 & ap_sync_channel_write_layer3_kernel_V_27 & ap_sync_channel_write_layer3_kernel_V_26 & ap_sync_channel_write_layer3_kernel_V_25 & ap_sync_channel_write_layer3_kernel_V_24 & ap_sync_channel_write_layer3_kernel_V_23 & ap_sync_channel_write_layer3_kernel_V_22 & ap_sync_channel_write_layer3_kernel_V_21 & ap_sync_channel_write_layer3_kernel_V_20 & ap_sync_channel_write_layer3_kernel_V_2 & ap_sync_channel_write_layer3_kernel_V_19 & ap_sync_channel_write_layer3_kernel_V_18 & ap_sync_channel_write_layer3_kernel_V_17 & ap_sync_channel_write_layer3_kernel_V_16 & ap_sync_channel_write_layer3_kernel_V_15 & ap_sync_channel_write_layer3_kernel_V_14 & ap_sync_channel_write_layer3_kernel_V_13 & ap_sync_channel_write_layer3_kernel_V_12 & ap_sync_channel_write_layer3_kernel_V_11 & ap_sync_channel_write_layer3_kernel_V_10 & ap_sync_channel_write_layer3_kernel_V_1 & ap_sync_channel_write_layer3_kernel_V_0);

assign p_wt_kernel_385_U0_ap_start = (ap_start & (ap_sync_reg_p_wt_kernel_385_U0_ap_ready ^ 1'b1));

assign p_wt_kernel_385_U0_layer3_kernel_V_0_full_n = layer3_kernel_V_0_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_10_full_n = layer3_kernel_V_10_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_11_full_n = layer3_kernel_V_11_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_12_full_n = layer3_kernel_V_12_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_13_full_n = layer3_kernel_V_13_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_14_full_n = layer3_kernel_V_14_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_15_full_n = layer3_kernel_V_15_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_16_full_n = layer3_kernel_V_16_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_17_full_n = layer3_kernel_V_17_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_18_full_n = layer3_kernel_V_18_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_19_full_n = layer3_kernel_V_19_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_1_full_n = layer3_kernel_V_1_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_20_full_n = layer3_kernel_V_20_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_21_full_n = layer3_kernel_V_21_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_22_full_n = layer3_kernel_V_22_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_23_full_n = layer3_kernel_V_23_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_24_full_n = layer3_kernel_V_24_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_25_full_n = layer3_kernel_V_25_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_26_full_n = layer3_kernel_V_26_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_27_full_n = layer3_kernel_V_27_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_28_full_n = layer3_kernel_V_28_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_29_full_n = layer3_kernel_V_29_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_2_full_n = layer3_kernel_V_2_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_30_full_n = layer3_kernel_V_30_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_31_full_n = layer3_kernel_V_31_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_3_full_n = layer3_kernel_V_3_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_4_full_n = layer3_kernel_V_4_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_5_full_n = layer3_kernel_V_5_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_6_full_n = layer3_kernel_V_6_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_7_full_n = layer3_kernel_V_7_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_8_full_n = layer3_kernel_V_8_i_full_n;

assign p_wt_kernel_385_U0_layer3_kernel_V_9_full_n = layer3_kernel_V_9_i_full_n;

assign p_wt_kernel_385_U0_start_full_n = 1'b0;

assign p_wt_kernel_385_U0_start_write = 1'b0;

assign param_I_c_V_address0 = 2'd0;

assign param_I_c_V_ce0 = 1'b0;

assign param_I_c_V_d0 = 6'd0;

assign param_I_c_V_we0 = 1'b0;

assign param_I_h_V_address0 = 2'd0;

assign param_I_h_V_ce0 = 1'b0;

assign param_I_h_V_d0 = 6'd0;

assign param_I_h_V_we0 = 1'b0;

assign param_I_w_V_address0 = 2'd0;

assign param_I_w_V_ce0 = 1'b0;

assign param_I_w_V_d0 = 6'd0;

assign param_I_w_V_we0 = 1'b0;

assign param_K_V_address0 = 2'd0;

assign param_K_V_ce0 = 1'b0;

assign param_K_V_d0 = 6'd0;

assign param_K_V_we0 = 1'b0;

assign param_O_c_V_address0 = 2'd0;

assign param_O_c_V_ce0 = 1'b0;

assign param_O_c_V_d0 = 6'd0;

assign param_O_c_V_we0 = 1'b0;

assign param_O_h_V_address0 = 2'd0;

assign param_O_h_V_ce0 = 1'b0;

assign param_O_h_V_d0 = 6'd0;

assign param_O_h_V_we0 = 1'b0;

assign param_O_w_V_address0 = 2'd0;

assign param_O_w_V_ce0 = 1'b0;

assign param_O_w_V_d0 = 6'd0;

assign param_O_w_V_we0 = 1'b0;

assign param_P_V_address0 = 2'd0;

assign param_P_V_ce0 = 1'b0;

assign param_P_V_d0 = 6'd0;

assign param_P_V_we0 = 1'b0;

assign param_S_V_address0 = 2'd0;

assign param_S_V_ce0 = 1'b0;

assign param_S_V_d0 = 6'd0;

assign param_S_V_we0 = 1'b0;

assign param_norm_V_address0 = 2'd0;

assign param_norm_V_ce0 = 1'b0;

assign param_norm_V_d0 = 1'd0;

assign param_norm_V_we0 = 1'b0;

assign param_sig_V_address0 = 2'd0;

assign param_sig_V_ce0 = 1'b0;

assign param_sig_V_d0 = 1'd0;

assign param_sig_V_we0 = 1'b0;

assign std_0_V_V_read = p_extend_stream_1_U0_stream_i_0_V_V_read;

assign std_1_V_V_read = p_extend_stream_284_U0_stream_i_V_V1_read;

assign stream_deconv_1_U0_ap_continue = 1'b1;

assign stream_deconv_1_U0_ap_start = (ap_start & (ap_sync_reg_stream_deconv_1_U0_ap_ready ^ 1'b1));

assign stream_deconv_1_U0_start_full_n = 1'b0;

assign stream_deconv_1_U0_start_write = 1'b0;

assign stream_deconv_286_U0_ap_continue = 1'b1;

assign stream_deconv_286_U0_ap_start = (layer2_kernel_V_0_t_empty_n & ap_start & layer2_kernel_V_1_t_empty_n & layer2_kernel_V_10_t_empty_n & layer2_kernel_V_11_t_empty_n & layer2_kernel_V_12_t_empty_n & layer2_kernel_V_13_t_empty_n & layer2_kernel_V_14_t_empty_n & layer2_kernel_V_15_t_empty_n & layer2_kernel_V_2_t_empty_n & layer2_kernel_V_3_t_empty_n & layer2_kernel_V_4_t_empty_n & layer2_kernel_V_5_t_empty_n & layer2_kernel_V_6_t_empty_n & layer2_kernel_V_7_t_empty_n & layer2_kernel_V_8_t_empty_n & layer2_kernel_V_9_t_empty_n & (ap_sync_reg_stream_deconv_286_U0_ap_ready ^ 1'b1));

assign stream_deconv_286_U0_start_full_n = 1'b0;

assign stream_deconv_286_U0_start_write = 1'b0;

assign stream_deconv_387_U0_ap_continue = 1'b1;

assign stream_deconv_387_U0_ap_start = (layer3_kernel_V_0_t_empty_n & layer3_kernel_V_1_t_empty_n & layer3_kernel_V_10_t_empty_n & layer3_kernel_V_11_t_empty_n & layer3_kernel_V_12_t_empty_n & layer3_kernel_V_13_t_empty_n & layer3_kernel_V_14_t_empty_n & layer3_kernel_V_15_t_empty_n & layer3_kernel_V_16_t_empty_n & layer3_kernel_V_17_t_empty_n & layer3_kernel_V_18_t_empty_n & layer3_kernel_V_19_t_empty_n & layer3_kernel_V_2_t_empty_n & layer3_kernel_V_20_t_empty_n & layer3_kernel_V_21_t_empty_n & layer3_kernel_V_22_t_empty_n & layer3_kernel_V_23_t_empty_n & layer3_kernel_V_24_t_empty_n & layer3_kernel_V_25_t_empty_n & layer3_kernel_V_26_t_empty_n & layer3_kernel_V_27_t_empty_n & layer3_kernel_V_28_t_empty_n & layer3_kernel_V_29_t_empty_n & layer3_kernel_V_3_t_empty_n & layer3_kernel_V_30_t_empty_n & layer3_kernel_V_31_t_empty_n & layer3_kernel_V_4_t_empty_n & layer3_kernel_V_5_t_empty_n & layer3_kernel_V_6_t_empty_n & layer3_kernel_V_7_t_empty_n & layer3_kernel_V_8_t_empty_n & layer3_kernel_V_9_t_empty_n);

assign stream_deconv_387_U0_start_full_n = 1'b0;

assign stream_deconv_387_U0_start_write = 1'b0;

assign stream_i_V_V_read = stream_deconv_1_U0_stream_i_V_V_read;

assign stream_o_V_V_din = stream_deconv_387_U0_stream_o_V_V_din;

assign stream_o_V_V_write = stream_deconv_387_U0_stream_o_V_V_write;

endmodule //deconv
