// Seed: 554222124
module module_0;
  wire id_1, id_2;
  wire id_3;
  wire id_4 = id_1;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  module_0();
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_18(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_12),
      .id_4(1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_16),
      .id_8(1),
      .id_9(1),
      .id_10(),
      .id_11(id_6),
      .id_12(),
      .id_13(1)
  );
  always_ff begin
    id_16 = id_12[1];
    if (id_14) begin
      return id_13.id_4;
      if (1) $display(1);
    end else
      #1
      fork
        @(id_8);
        id_4 <= id_13;
        if (1) begin
          $display;
        end
      join
  end
  assign id_11 = 1'b0 - 1;
  assign id_13 = 1'b0;
  module_0();
  tri1 id_19 = 1;
  id_20(
      id_6
  );
endmodule
