INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'memory_BRAM' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'memory_BRAM'...
WARNING:sim - A core named 'memory_BRAM' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'memory_BRAM'...
Delivering associated files for 'memory_BRAM'...
Delivering EJava files for 'memory_BRAM'...
Generating implementation netlist for 'memory_BRAM'...
INFO:sim - Pre-processing HDL files for 'memory_BRAM'...
Running synthesis for 'memory_BRAM'
Running ngcbuild...
Writing VHO instantiation template for 'memory_BRAM'...
Writing VHDL behavioral simulation model for 'memory_BRAM'...
WARNING:sim - Overwriting existing file Z:/Dropbox/UNI 13-14/2nd
   Semester/Dsd/Xilinx
   Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'memory_BRAM'...
Generating metadata file...
Regenerating ISE project file for 'memory_BRAM'...
Generating ISE project...
XCO file found: memory_BRAM.xco
XMDF file found: memory_BRAM_xmdf.tcl
Adding Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.asy -view all -origin_type imported
Adding Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.ngc -view all -origin_type created
Checking file "Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.ngc" for project device match ...
File "Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.ngc" device information matches
project device.
Adding Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.sym -view all -origin_type imported
Adding Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "Z:/Dropbox/UNI 13-14/2nd
   Semester/Dsd/Xilinx Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/Dropbox/UNI 13-14/2nd Semester/Dsd/Xilinx
Projects/Lab5/ipcore_dir/tmp/_cg/memory_BRAM.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/memory_BRAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'memory_BRAM'.
