/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[56] ? in_data[44] : in_data[40]);
  assign celloutsig_1_0z = ~in_data[99];
  assign celloutsig_1_7z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = in_data[114:105] + { in_data[136:129], celloutsig_1_2z, celloutsig_1_0z };
  reg [2:0] _04_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign out_data[34:32] = _04_;
  assign celloutsig_0_2z = in_data[82:78] > in_data[6:2];
  assign celloutsig_1_18z = { in_data[186:170], celloutsig_1_0z, celloutsig_1_4z[5:4], in_data[148], celloutsig_1_0z, 2'h3 } > in_data[143:120];
  assign celloutsig_1_2z = { in_data[125:122], 1'h1 } !== { in_data[130:127], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[81:75] !== { in_data[71:66], celloutsig_0_0z };
  assign celloutsig_0_7z = ^ { out_data[34:32], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_2z } >>> celloutsig_1_5z[6:3];
  assign celloutsig_1_19z = celloutsig_1_5z[7:3] >>> { celloutsig_1_10z[1:0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_4z[5:4] = in_data[173:172] ~^ in_data[150:149];
  assign celloutsig_1_4z[3:0] = { in_data[148], celloutsig_1_0z, 2'h3 };
  assign { out_data[128], out_data[100:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z };
endmodule
