Descriptor set layouts (DSL), created with create_descriptor_set_layout
Pipeline layouts (PL)
Shader resources (SR)
Pipelines (P0, P1)
Uniform buffer (U),
Texture (T)
Ut: Uniform buffer containing top position (m_top_buffer).
Ul: Uniform buffer containing left position (m_left_buffer).
Ub: Uniform buffer containing bottom position (m_bottom_buffer).
Ts: Combined image sampler (m_sample_texture).
V: Vertex shader
F: Fragment shader

            DSL      |  PL0                                |   PL1                                |  SR  |  P0  |  P1  |
         ---------------------------------------------------------------------------------------------------------------
                     |                                     |                                      |      |      |      |
         h0: T.1+U.0 | #1 h1: [U.0]       (left)           | #2 h1: [U.0]       (bottom)          |  Ut  |  V0  |  V1  |
                     | #2 h1: [U.0]       (bottom)         | #0 h1: [U.0]       (left)            |  Ul  |      |      |
         h1:  U.0    | #0 h0: [T.1+U.0]   (top)            | #1 h0: [T.1+U.0]   (top)             |  Ub  |  F0  |  F1  |
                     |                                     |                                      |  Ts  |      |      |
         ---------------------------------------------------------------------------------------------------------------
                       ^-- wins in this example.

                       #1 --> #1                             #2 --> #1
                       #2 --> #2                             #0 --> #2
                       #0 --> #0                             #1 --> #0

                       vhv_descriptor_set_layouts:           vhv_descriptor_set_layouts:
                           #0  h0                                #0  h0
                           #1  h1                                #1  h1
                           #2  h1                                #2  h1

                                       Calling create_uniform_buffers

                       top_descriptor_set_index = #0         top_descriptor_set_index = #0 (#1 --> #0)
                       left_descriptor_set_index = #1        left_descriptor_set_index = #2 (#0 --> #2)
                       bottom_descriptor_set_index = #2      bottom_descriptor_set_index = #1 (#2 --> #1)

                       m_vhv_descriptor_sets:                m_vhv_descriptor_sets:
                           #0  a0 = h0                           #0  a0 = h0       
                           #1  a1 = h1                           #1  a2 = h1       
                           #2  a2 = h1                           #2  a1 = h1       

                       #0 a0 (T.1+U.0) <--> Ts + Ut          #0 a0 (T.1+U.0) <--> Ts + Ut
                       #1 a1 (U.0)     <--> Ul               #1 a1 (U.0)     <--> Ul
                       #2 a2 (U.0)     <--> Ub               #2 a2 (U.0)     <--> Ub

      T:{1,h0} --> { #0, a0 }
     Ut:{0,h0} --> { #0, a0 }
     Ul:{0,h1} --> { #1, a1 }, { #2, a2 }
     Ub:{0,h1} --> { #1, a1 }, { #2, a2 }
