# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04.2 -fPIC -Os)

.model main
.inputs b1 b2 b3 b4
.outputs disp(0) disp(1) disp(2) disp(3) power(0) power(1) power(2) power(3) power(4) power(5)
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=b1_fall_LUT2_O.XAB I_EN=$true I_PAD_$inp=b1 O_EN=$false
.cname $iopadmap$main.b1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=b2_LUT3_I2.XAB I_EN=$true I_PAD_$inp=b2 O_EN=$false
.cname $iopadmap$main.b2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(0) O_EN=$true O_PAD_$out=disp(0)
.cname $iopadmap$main.disp
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(1) O_EN=$true O_PAD_$out=disp(1)
.cname $iopadmap$main.disp_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(2) O_EN=$true O_PAD_$out=disp(2)
.cname $iopadmap$main.disp_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(3) O_EN=$true O_PAD_$out=disp(3)
.cname $iopadmap$main.disp_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=disp_mux4x0_Q_A_LUT3_O.XSL O_EN=$true O_PAD_$out=power(0)
.cname $iopadmap$main.power
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(1) O_EN=$true O_PAD_$out=power(1)
.cname $iopadmap$main.power_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB O_EN=$true O_PAD_$out=power(2)
.cname $iopadmap$main.power_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(3) O_EN=$true O_PAD_$out=power(3)
.cname $iopadmap$main.power_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=blink_state_LUT3_I2_O_LUT3_I1.XB1 O_EN=$true O_PAD_$out=power(4)
.cname $iopadmap$main.power_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(5) O_EN=$true O_PAD_$out=power(5)
.cname $iopadmap$main.power_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_D QEN=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL QRT=$false QST=$false QZ=aclk
.cname aclk_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=aclk FZ=aclk_dffe_Q_D
.cname aclk_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=aclk_dffe_Q_EN_LUT3_O_I0 XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2 XB1=aclk_dffe_Q_EN_LUT3_O_I0 XB2=aclk_dffe_Q_EN_LUT3_O_I0 XSL=clkdiv(22) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL
.cname aclk_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=clkdiv(25) XA2=$false XAB=clkdiv(23) XB1=$false XB2=$false XSL=clkdiv(24) XZ=aclk_dffe_Q_EN_LUT3_O_I0
.cname aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=clkdiv(21) BA2=$false BAB=clkdiv(18) BB1=clkdiv(21) BB2=$false BSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB CZ=aclk_dffe_Q_EN_LUT3_O_I2 TA1=clkdiv(21) TA2=clkdiv(21) TAB=clkdiv(18) TB1=clkdiv(21) TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3 TSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clkdiv(19) XB1=$false XB2=$true XSL=clkdiv(20) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL BB1=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0 BB2=$false BSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1 CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3 TA1=$false TA2=$false TAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL TB1=$false TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3 TSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL XB1=$false XB2=clkdiv(8) XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clkdiv(24) XB1=$false XB2=$false XSL=clkdiv(25) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clkdiv(10) XB1=$false XB2=$true XSL=clkdiv(11) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1 XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2 XB1=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 XB2=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(14) XA2=$false XAB=clkdiv(12) XB1=$false XB2=$false XSL=clkdiv(13) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(9) XA2=clkdiv(9) XAB=clkdiv(7) XB1=clkdiv(9) XB2=$false XSL=clkdiv(8) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL XB1=$false XB2=$true XSL=clkdiv(5) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL XB1=$false XB2=$true XSL=clkdiv(4) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clkdiv(4) BB1=$false BB2=clkdiv(6) BSL=clkdiv(5) CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS TA1=$false TA2=$false TAB=clkdiv(4) TB1=$false TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL TSL=clkdiv(5)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clkdiv(1) BB1=$false BB2=clkdiv(3) BSL=clkdiv(2) CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL TA1=$false TA2=$false TAB=clkdiv(1) TB1=$false TB2=$false TBS=clkdiv(0) TSL=clkdiv(2)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(6) XA2=clkdiv(6) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(2) XA2=clkdiv(2) XAB=clkdiv(0) XB1=clkdiv(2) XB2=clkdiv(2) XSL=clkdiv(1) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=clkdiv(0) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(12) XA2=clkdiv(12) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB XB1=clkdiv(12) XB2=clkdiv(12) XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XAB=clkdiv(22) XB1=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB2=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0 XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(10) XA2=clkdiv(10) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clkdiv(8) BB1=$false BB2=clkdiv(9) BSL=clkdiv(7) CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB TA1=$false TA2=$false TAB=clkdiv(8) TB1=$false TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS TSL=clkdiv(7)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(9) XA2=clkdiv(9) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS XB1=$false XB2=$true XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(8) XA2=clkdiv(8) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS XB1=$false XB2=$true XSL=clkdiv(7) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(7) XA2=clkdiv(7) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(5) XA2=clkdiv(5) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(4) XA2=clkdiv(4) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(3) XA2=clkdiv(3) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clkdiv(0) XB1=$false XB2=clkdiv(2) XSL=clkdiv(1) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(1) XA2=clkdiv(1) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=clkdiv(0) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 XB1=$false XB2=$true XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(20) XA2=clkdiv(20) XAB=clkdiv(19) XB1=clkdiv(20) XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(19) XA2=clkdiv(19) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(18) XA2=clkdiv(18) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 XB1=$false XB2=$true XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XAB=clkdiv(17) XB1=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 XB1=$false XB2=clkdiv(16) XSL=clkdiv(15) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(16) XA2=clkdiv(16) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 XB1=$false XB2=$true XSL=clkdiv(15) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(15) XA2=clkdiv(15) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(14) XA2=clkdiv(14) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 BB1=$false BB2=clkdiv(18) BSL=clkdiv(14) CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 TA1=$false TA2=$false TAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 TB1=$false TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS TSL=clkdiv(14)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clkdiv(11) BB1=$false BB2=clkdiv(13) BSL=clkdiv(12) CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=clkdiv(11) TB1=$false TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1 TSL=clkdiv(12)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(13) XA2=clkdiv(13) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB XB1=$false XB2=clkdiv(14) XSL=clkdiv(13) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB XB1=$false XB2=clkdiv(12) XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clkdiv(11) XA2=clkdiv(11) XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL XB1=$false XB2=$false XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 BB1=$false BB2=clkdiv(9) BSL=clkdiv(10) CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1 TA1=$false TA2=$false TAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 TB1=$false TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS TSL=clkdiv(10)
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clkdiv(8) XB1=$false XB2=$true XSL=clkdiv(7) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 XB1=$false XB2=clkdiv(21) XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=clkdiv(21) BA2=$false BAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB BB1=clkdiv(21) BB2=$false BSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL CZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) TA1=clkdiv(21) TA2=$false TAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB TB1=clkdiv(21) TB2=$false TBS=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 TSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=$true XSL=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0 XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2 XB1=$false XB2=clkdiv(18) XSL=clkdiv(6) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clkdiv(23) XB1=$false XB2=$false XSL=clkdiv(21) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clkdiv(15) XB1=$false XB2=clkdiv(17) XSL=clkdiv(16) XZ=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1
.cname aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b1_fall_LUT2_O.XAB XB1=$false XB2=$false XSL=b1_prev XZ=b1_fall_LUT3_I1.XSL
.cname b1_fall_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b2_LUT3_I2_O XA2=$false XAB=b1_fall_LUT3_I1_I2_LUT3_I0.XA2 XB1=$false XB2=b2_LUT3_I2_O XSL=b1_fall_LUT3_I1.XSL XZ=b1_fall_LUT3_I1_O
.cname b1_fall_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=b1_fall_LUT3_I1_I2_LUT3_I0.XA2 XAB=blink_state_LUT3_I2.XAB XB1=$false XB2=$false XSL=paused XZ=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB
.cname b1_fall_LUT3_I1_I2_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$false XSL=h2(3) XZ=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3)
.cname b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$false XSL=h2(2) XZ=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2)
.cname b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$false XSL=h2(1) XZ=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1)
.cname b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB XB1=$false XB2=$false XSL=h2(0) XZ=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0)
.cname b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=selectedDigit(2) XAB=selectedDigit(1) XB1=$false XB2=$false XSL=selectedDigit(0) XZ=b1_fall_LUT3_I1_I2_LUT3_I0.XA2
.cname b1_fall_LUT3_I1_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=selectedDigit(2) XA2=b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2 XAB=b2_LUT3_I2_O XB1=$false XB2=b1_fall_LUT3_I1_O_mux4x0_S0_D(2) XSL=b1_fall_LUT3_I1_O XZ=b1_fall_LUT3_I1_O_mux4x0_S0_Q(2)
.cname b1_fall_LUT3_I1_O_mux4x0_S0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=selectedDigit(1) XA2=b1_fall_LUT3_I1_O_mux4x0_S0_1_B XAB=b2_LUT3_I2_O XB1=$false XB2=b1_fall_LUT3_I1_O_mux4x0_S0_D(1) XSL=b1_fall_LUT3_I1_O XZ=b1_fall_LUT3_I1_O_mux4x0_S0_Q(1)
.cname b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=paused XB1=$false XB2=$true XSL=selectedDigit(1) XZ=b1_fall_LUT3_I1_O_mux4x0_S0_1_B
.cname b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=selectedDigit(0) XA2=b1_fall_LUT3_I1_O_mux4x0_S0_2_B XAB=b2_LUT3_I2_O XB1=$false XB2=b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) XSL=b1_fall_LUT3_I1_O XZ=b1_fall_LUT3_I1_O_mux4x0_S0_Q(0)
.cname b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=selectedDigit(0) XB1=$false XB2=$true XSL=paused XZ=b1_fall_LUT3_I1_O_mux4x0_S0_2_B
.cname b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=selectedDigit(0) FZ=b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0)
.cname b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=paused XB1=$false XB2=$true XSL=selectedDigit(2) XZ=b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2
.cname b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2 XAB=blink_state_LUT3_I2.XAB XB1=$false XB2=$false XSL=disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0 XZ=blink_state_LUT3_I2_O_LUT3_I1.XAB
.cname b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=selectedDigit(0) XB1=$true XB2=$false XSL=selectedDigit(1) XZ=b1_fall_LUT3_I1_O_mux4x0_S0_D(1)
.cname b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=selectedDigit(2) XA2=selectedDigit(2) XAB=selectedDigit(0) XB1=selectedDigit(2) XB2=selectedDigit(2) XSL=selectedDigit(1) XZ=b1_fall_LUT3_I1_O_mux4x0_S0_D(2)
.cname b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b1_fall_LUT2_O.XAB QEN=$true QRT=$false QST=$false QZ=b1_prev
.cname b1_prev_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=b2_prev XAB=b2_LUT3_I2.XAB XB1=$false XB2=$false XSL=paused XZ=b2_LUT3_I2_O
.cname b2_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b2_LUT3_I2.XAB QEN=$true QRT=$false QST=$false QZ=b2_prev
.cname b2_prev_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=paused XA2=$false XAB=selectedDigit(2) XB1=$false XB2=$false XSL=blink_state_LUT3_I2.XAB XZ=disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB
.cname blink_state_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=blink_state_LUT3_I1_O_LUT2_I0_I1 XB1=$false XB2=$false XSL=disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB XZ=blink_state_LUT3_I1_O_LUT2_I0_O
.cname blink_state_LUT3_I1_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=selectedDigit(0) XA2=$false XAB=blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB XB1=$false XB2=selectedDigit(0) XSL=selectedDigit(1) XZ=blink_state_LUT3_I1_O_LUT2_I0_I1
.cname blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=m1(3) XA2=$false XAB=blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1 XB1=mainclock.s2(3) XB2=$false XSL=blink_state_LUT3_I1_O_LUT2_I0_O XZ=disp_mux4x0_Q_B(3)
.cname blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=m1(2) XA2=$false XAB=blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1 XB1=mainclock.s2(2) XB2=$false XSL=blink_state_LUT3_I1_O_LUT2_I0_O XZ=disp_mux4x0_Q_B(2)
.cname blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=m1(1) XA2=$false XAB=blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1 XB1=mainclock.s2(1) XB2=$false XSL=blink_state_LUT3_I1_O_LUT2_I0_O XZ=disp_mux4x0_Q_B(1)
.cname blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=m1(0) XA2=$false XAB=blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1 XB1=mainclock.s2(0) XB2=$false XSL=blink_state_LUT3_I1_O_LUT2_I0_O XZ=disp_mux4x0_Q_B(0)
.cname blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB FZ=blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1
.cname blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=blink_state_LUT3_I2_I0 XAB=blink_state_LUT3_I2.XAB XB1=$false XB2=$false XSL=paused XZ=blink_state_LUT3_I2_O_LUT3_I1.XSL
.cname blink_state_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=selectedDigit(0) XAB=selectedDigit(2) XB1=$false XB2=$false XSL=selectedDigit(1) XZ=blink_state_LUT3_I2_I0
.cname blink_state_LUT3_I2_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=blink_state_LUT3_I2_O_LUT3_I1.XB1 XAB=blink_state_LUT3_I2_O_LUT3_I1.XAB XB1=blink_state_LUT3_I2_O_LUT3_I1.XB1 XB2=$false XSL=blink_state_LUT3_I2_O_LUT3_I1.XSL XZ=blink_state_LUT3_I2_O_LUT3_I1_O
.cname blink_state_LUT3_I2_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=h1(3) XA2=$false XAB=blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1 XB1=m2(3) XB2=$false XSL=blink_state_LUT3_I2_O_LUT3_I1_O XZ=disp_mux4x0_Q_D(3)
.cname blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=h1(2) XA2=$false XAB=blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1 XB1=m2(2) XB2=$false XSL=blink_state_LUT3_I2_O_LUT3_I1_O XZ=disp_mux4x0_Q_D(2)
.cname blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=h1(1) XA2=$false XAB=blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1 XB1=m2(1) XB2=$false XSL=blink_state_LUT3_I2_O_LUT3_I1_O XZ=disp_mux4x0_Q_D(1)
.cname blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=h1(0) XA2=$false XAB=blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1 XB1=m2(0) XB2=$false XSL=blink_state_LUT3_I2_O_LUT3_I1_O XZ=disp_mux4x0_Q_D(0)
.cname blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=blink_state_LUT3_I2_O_LUT3_I1.XB1 FZ=blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1
.cname blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_D QEN=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB QRT=$false QST=$false QZ=blink_state_LUT3_I2.XAB
.cname blink_state_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=blink_state_LUT3_I2.XAB FZ=blink_state_dffe_Q_D
.cname blink_state_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB XA2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB XAB=blink_state_dffe_Q_EN_LUT3_O_I2 XB1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB
.cname blink_state_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB XB1=$false XB2=$true XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(6) XA2=blinkdiv(6) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1 XB1=blinkdiv(6) XB2=blinkdiv(6) XSL=blinkdiv(5) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blinkdiv(0) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(2) XA2=blinkdiv(2) XAB=blinkdiv(0) XB1=blinkdiv(2) XB2=blinkdiv(2) XSL=blinkdiv(1) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XAB=blinkdiv(22) XB1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0 XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(12) XA2=blinkdiv(12) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 XB1=$false XB2=blinkdiv(11) XSL=blinkdiv(10) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(11) XA2=blinkdiv(11) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 XB1=$false XB2=$true XSL=blinkdiv(10) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(10) XA2=blinkdiv(10) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1 XB1=$false XB2=$true XSL=blinkdiv(9) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(9) XA2=blinkdiv(9) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS XB1=$false XB2=$true XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(8) XA2=blinkdiv(8) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS XB1=$false XB2=$true XSL=blinkdiv(7) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(7) XA2=blinkdiv(7) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(5) XA2=blinkdiv(5) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=blinkdiv(4) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(4) XA2=blinkdiv(4) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=blinkdiv(6) BB1=$false BB2=blinkdiv(5) BSL=blinkdiv(4) CZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS TA1=$false TA2=$false TAB=blinkdiv(6) TB1=$false TB2=$false TBS=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS TSL=blinkdiv(4)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=blinkdiv(1) BB1=$false BB2=blinkdiv(3) BSL=blinkdiv(2) CZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=blinkdiv(1) TB1=$false TB2=$false TBS=blinkdiv(0) TSL=blinkdiv(2)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(3) XA2=blinkdiv(3) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blinkdiv(0) XB1=$false XB2=blinkdiv(2) XSL=blinkdiv(1) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(1) XA2=blinkdiv(1) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blinkdiv(0) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(21) XA2=blinkdiv(21) XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XB1=blinkdiv(21) XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0 XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$true XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(20) XA2=blinkdiv(20) XAB=blinkdiv(19) XB1=blinkdiv(20) XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(19) XA2=blinkdiv(19) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(18) XA2=blinkdiv(18) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0 XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 XB1=$false XB2=$true XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(17) XA2=blinkdiv(17) XAB=blinkdiv(16) XB1=blinkdiv(17) XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(16) XA2=blinkdiv(16) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=blinkdiv(15) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(15) XA2=blinkdiv(15) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 BB1=$false BB2=blinkdiv(18) BSL=blinkdiv(15) CZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB TA1=$false TA2=$false TAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 TB1=$false TB2=$false TBS=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS TSL=blinkdiv(15)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=blinkdiv(12) BB1=$false BB2=blinkdiv(14) BSL=blinkdiv(13) CZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=blinkdiv(12) TB1=$false TB2=$false TBS=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O TSL=blinkdiv(13)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(14) XA2=blinkdiv(14) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB XB1=$false XB2=blinkdiv(13) XSL=blinkdiv(12) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(13) XA2=blinkdiv(13) XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13)
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=blinkdiv(12) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=blinkdiv(21) XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 XA2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 XSL=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(25) XA2=$false XAB=blinkdiv(24) XB1=$false XB2=$false XSL=blinkdiv(23) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(21) XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=blinkdiv(18) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XA2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XB1=$false XB2=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 XB1=$false XB2=$true XSL=blinkdiv(15) XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=blinkdiv(22) XAB=blinkdiv(21) XB1=blinkdiv(22) XB2=blinkdiv(22) XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XZ=blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blinkdiv(19) XB1=$false XB2=$true XSL=blinkdiv(20) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
.cname blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I2
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blinkdiv(10) XB1=$false XB2=$true XSL=blinkdiv(11) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB XAB=blinkdiv(9) XB1=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB XB2=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB BB1=$false BB2=blinkdiv(9) BSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 CZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O TA1=$false TA2=$false TAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB TB1=$false TB2=$false TBS=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS TSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blinkdiv(8) XB1=$false XB2=$true XSL=blinkdiv(7) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blinkdiv(17) XB1=$false XB2=$true XSL=blinkdiv(16) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 XSL=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(22) XA2=$false XAB=blinkdiv(7) XB1=$false XB2=$false XSL=blinkdiv(9) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=blinkdiv(14) XA2=$false XAB=blinkdiv(12) XB1=$false XB2=$false XSL=blinkdiv(13) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=blinkdiv(15) XSL=blinkdiv(8) XZ=blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2
.cname blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=blinkdiv(25)
.cname blinkdiv_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=blinkdiv(24)
.cname blinkdiv_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) QEN=$true QRT=$false QST=$false QZ=blinkdiv(15)
.cname blinkdiv_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) QEN=$true QRT=$false QST=$false QZ=blinkdiv(14)
.cname blinkdiv_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) QEN=$true QRT=$false QST=$false QZ=blinkdiv(13)
.cname blinkdiv_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) QEN=$true QRT=$false QST=$false QZ=blinkdiv(12)
.cname blinkdiv_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) QEN=$true QRT=$false QST=$false QZ=blinkdiv(11)
.cname blinkdiv_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) QEN=$true QRT=$false QST=$false QZ=blinkdiv(10)
.cname blinkdiv_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) QEN=$true QRT=$false QST=$false QZ=blinkdiv(9)
.cname blinkdiv_dff_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) QEN=$true QRT=$false QST=$false QZ=blinkdiv(8)
.cname blinkdiv_dff_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) QEN=$true QRT=$false QST=$false QZ=blinkdiv(7)
.cname blinkdiv_dff_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) QEN=$true QRT=$false QST=$false QZ=blinkdiv(6)
.cname blinkdiv_dff_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=blinkdiv(23)
.cname blinkdiv_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) QEN=$true QRT=$false QST=$false QZ=blinkdiv(5)
.cname blinkdiv_dff_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) QEN=$true QRT=$false QST=$false QZ=blinkdiv(4)
.cname blinkdiv_dff_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) QEN=$true QRT=$false QST=$false QZ=blinkdiv(3)
.cname blinkdiv_dff_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) QEN=$true QRT=$false QST=$false QZ=blinkdiv(2)
.cname blinkdiv_dff_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) QEN=$true QRT=$false QST=$false QZ=blinkdiv(1)
.cname blinkdiv_dff_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) QEN=$true QRT=$false QST=$false QZ=blinkdiv(0)
.cname blinkdiv_dff_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) QEN=$true QRT=$false QST=$false QZ=blinkdiv(22)
.cname blinkdiv_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) QEN=$true QRT=$false QST=$false QZ=blinkdiv(21)
.cname blinkdiv_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) QEN=$true QRT=$false QST=$false QZ=blinkdiv(20)
.cname blinkdiv_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) QEN=$true QRT=$false QST=$false QZ=blinkdiv(19)
.cname blinkdiv_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) QEN=$true QRT=$false QST=$false QZ=blinkdiv(18)
.cname blinkdiv_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) QEN=$true QRT=$false QST=$false QZ=blinkdiv(17)
.cname blinkdiv_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) QEN=$true QRT=$false QST=$false QZ=blinkdiv(16)
.cname blinkdiv_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=clkdiv(25)
.cname clkdiv_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=clkdiv(24)
.cname clkdiv_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) QEN=$true QRT=$false QST=$false QZ=clkdiv(15)
.cname clkdiv_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) QEN=$true QRT=$false QST=$false QZ=clkdiv(14)
.cname clkdiv_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) QEN=$true QRT=$false QST=$false QZ=clkdiv(13)
.cname clkdiv_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) QEN=$true QRT=$false QST=$false QZ=clkdiv(12)
.cname clkdiv_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) QEN=$true QRT=$false QST=$false QZ=clkdiv(11)
.cname clkdiv_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) QEN=$true QRT=$false QST=$false QZ=clkdiv(10)
.cname clkdiv_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) QEN=$true QRT=$false QST=$false QZ=clkdiv(9)
.cname clkdiv_dff_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) QEN=$true QRT=$false QST=$false QZ=clkdiv(8)
.cname clkdiv_dff_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) QEN=$true QRT=$false QST=$false QZ=clkdiv(7)
.cname clkdiv_dff_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) QEN=$true QRT=$false QST=$false QZ=clkdiv(6)
.cname clkdiv_dff_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=clkdiv(23)
.cname clkdiv_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) QEN=$true QRT=$false QST=$false QZ=clkdiv(5)
.cname clkdiv_dff_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) QEN=$true QRT=$false QST=$false QZ=clkdiv(4)
.cname clkdiv_dff_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) QEN=$true QRT=$false QST=$false QZ=clkdiv(3)
.cname clkdiv_dff_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) QEN=$true QRT=$false QST=$false QZ=clkdiv(2)
.cname clkdiv_dff_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) QEN=$true QRT=$false QST=$false QZ=clkdiv(1)
.cname clkdiv_dff_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) QEN=$true QRT=$false QST=$false QZ=clkdiv(0)
.cname clkdiv_dff_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) QEN=$true QRT=$false QST=$false QZ=clkdiv(22)
.cname clkdiv_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) QEN=$true QRT=$false QST=$false QZ=clkdiv(21)
.cname clkdiv_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) QEN=$true QRT=$false QST=$false QZ=clkdiv(20)
.cname clkdiv_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) QEN=$true QRT=$false QST=$false QZ=clkdiv(19)
.cname clkdiv_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) QEN=$true QRT=$false QST=$false QZ=clkdiv(18)
.cname clkdiv_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) QEN=$true QRT=$false QST=$false QZ=clkdiv(17)
.cname clkdiv_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) QEN=$true QRT=$false QST=$false QZ=clkdiv(16)
.cname clkdiv_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=disp_mux4x0_Q_A XA2=disp_mux4x0_Q_B(3) XAB=disp_mux4x0_Q_S1 XB1=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) XB2=disp_mux4x0_Q_D(3) XSL=disp_mux4x0_Q_S0 XZ=$iopadmap$disp(3)
.cname disp_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=disp_mux4x0_Q_1_A XA2=disp_mux4x0_Q_B(2) XAB=disp_mux4x0_Q_S1 XB1=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) XB2=disp_mux4x0_Q_D(2) XSL=disp_mux4x0_Q_S0 XZ=$iopadmap$disp(2)
.cname disp_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.s1(2) XAB=disp_mux4x0_Q_A_LUT3_O_I2 XB1=$false XB2=$false XSL=disp_mux4x0_Q_A_LUT3_O.XSL XZ=disp_mux4x0_Q_1_A
.cname disp_mux4x0_Q_1_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=disp_mux4x0_Q_2_A XA2=disp_mux4x0_Q_B(1) XAB=disp_mux4x0_Q_S1 XB1=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) XB2=disp_mux4x0_Q_D(1) XSL=disp_mux4x0_Q_S0 XZ=$iopadmap$disp(1)
.cname disp_mux4x0_Q_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.s1(1) XAB=disp_mux4x0_Q_A_LUT3_O_I2 XB1=$false XB2=$false XSL=disp_mux4x0_Q_A_LUT3_O.XSL XZ=disp_mux4x0_Q_2_A
.cname disp_mux4x0_Q_2_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=disp_mux4x0_Q_3_A XA2=disp_mux4x0_Q_B(0) XAB=disp_mux4x0_Q_S1 XB1=b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) XB2=disp_mux4x0_Q_D(0) XSL=disp_mux4x0_Q_S0 XZ=$iopadmap$disp(0)
.cname disp_mux4x0_Q_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.s1(0) XAB=disp_mux4x0_Q_A_LUT3_O_I2 XB1=$false XB2=$false XSL=disp_mux4x0_Q_A_LUT3_O.XSL XZ=disp_mux4x0_Q_3_A
.cname disp_mux4x0_Q_3_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.s1(3) XAB=disp_mux4x0_Q_A_LUT3_O_I2 XB1=$false XB2=$false XSL=disp_mux4x0_Q_A_LUT3_O.XSL XZ=disp_mux4x0_Q_A
.cname disp_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0 XZ=disp_mux4x0_Q_A_LUT3_O_I2
.cname disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=selectedDigit(0) XB1=$false XB2=$false XSL=selectedDigit(1) XZ=disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0
.cname disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_LUT3_O_5.XSL XA2=power_LUT3_O_5.XSL XAB=power_LUT3_O_5.XAB XB1=power_LUT3_O_5.XSL XB2=power_LUT3_O_5.XSL XSL=power_LUT3_O_5.XA1 XZ=disp_mux4x0_Q_S0
.cname disp_mux4x0_Q_S0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=power_LUT3_O_5.XA1 XAB=power_LUT3_O_5.XAB XB1=power_LUT3_O_5.XA1 XB2=power_LUT3_O_5.XA1 XSL=power_LUT3_O_5.XSL XZ=disp_mux4x0_Q_S1
.cname disp_mux4x0_Q_S1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB
.cname mainclock.a_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL
.cname mainclock.a_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL XAB=mainclock.a_dff_Q_D_LUT4_O_I0 XB1=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL XB2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL XZ=mainclock.a_dff_Q_1_D
.cname mainclock.a_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL
.cname mainclock.a_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=mainclock.a_dff_Q_D_LUT4_O_I0 BAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O BB1=$false BB2=$false BSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL CZ=mainclock.a_dff_Q_2_D TA1=mainclock.a_dff_Q_D_LUT4_O_I0 TA2=mainclock.a_dff_Q_D_LUT4_O_I0 TAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O TB1=$false TB2=$false TBS=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB TSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL
.cname mainclock.a_dff_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB
.cname mainclock.a_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB XB1=$true XB2=$false XSL=mainclock.a_dff_Q_3_D_LUT2_O_I0 XZ=mainclock.a_dff_Q_3_D
.cname mainclock.a_dff_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 XZ=mainclock.a_dff_Q_3_D_LUT2_O_I0
.cname mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=mainclock.a_dff_Q_D_LUT4_O_I0 BAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL BB1=mainclock.a_dff_Q_D_LUT4_O_I0 BB2=$false BSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB CZ=mainclock.a_dff_Q_D TA1=$false TA2=mainclock.a_dff_Q_D_LUT4_O_I0 TAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL TB1=$false TB2=mainclock.a_dff_Q_D_LUT4_O_I0 TBS=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL TSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB
.cname mainclock.a_dff_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 BB1=$false BB2=$false BSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB CZ=mainclock.a_dff_Q_D_LUT4_O_I0 TA1=$false TA2=$false TAB=mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 TB1=$false TB2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O TBS=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB TSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB
.cname mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL XZ=mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2
.cname mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB
.cname mainclock.b_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB
.cname mainclock.b_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB XA2=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.b_dff_Q_1_D_LUT3_O_I1 XZ=mainclock.b_dff_Q_1_D
.cname mainclock.b_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL BB1=$false BB2=$false BSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL CZ=mainclock.b_dff_Q_1_D_LUT3_O_I1 TA1=$false TA2=$false TAB=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL TB1=$false TB2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O TBS=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB TSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL
.cname mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL
.cname mainclock.b_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.b_dff_Q_2_D_LUT3_O_I0 XAB=mainclock.b_dff_Q_D_LUT4_O_I0 XB1=mainclock.b_dff_Q_2_D_LUT3_O_I0 XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL XZ=mainclock.b_dff_Q_2_D
.cname mainclock.b_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB XB1=$false XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL XZ=mainclock.b_dff_Q_2_D_LUT3_O_I0
.cname mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL
.cname mainclock.b_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL XA2=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1 XZ=mainclock.b_dff_Q_3_D
.cname mainclock.b_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_D_LUT2_O.XSL XB1=$false XB2=$false XSL=mainclock.c_dff_Q_2_D_LUT3_O.XAB XZ=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=mainclock.b_dff_Q_D_LUT4_O_I0 BAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL BB1=mainclock.b_dff_Q_D_LUT4_O_I0 BB2=$false BSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB CZ=mainclock.b_dff_Q_D TA1=$false TA2=mainclock.b_dff_Q_D_LUT4_O_I0 TAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL TB1=$false TB2=mainclock.b_dff_Q_D_LUT4_O_I0 TBS=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB TSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB
.cname mainclock.b_dff_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL XZ=mainclock.b_dff_Q_D_LUT4_O_I0
.cname mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB XB1=$false XB2=$false XSL=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL
.cname mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL XZ=mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL
.cname mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O.XSL
.cname mainclock.c_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_2_D_LUT3_O.XAB
.cname mainclock.c_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.c_dff_Q_1_D_LUT2_O_I0 XZ=mainclock.c_dff_Q_1_D
.cname mainclock.c_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XAB=mainclock.c_dff_Q_2_D_LUT3_O.XAB XB1=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB XZ=mainclock.c_dff_Q_1_D_LUT2_O_I0
.cname mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB
.cname mainclock.c_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XAB=mainclock.c_dff_Q_2_D_LUT3_O.XAB XB1=$false XB2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB XZ=mainclock.c_dff_Q_2_D
.cname mainclock.c_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL
.cname mainclock.c_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1 XZ=mainclock.c_dff_Q_3_D
.cname mainclock.c_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O.XSL XZ=mainclock.c_dff_Q_D
.cname mainclock.c_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=$true XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB XZ=mainclock.c_dff_Q_D_LUT2_O_I1
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB XB1=$false XB2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0 XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1 XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0 XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL XZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL XZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0 XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL XZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL XZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 XAB=mainclock.d_dff_Q_D_LUT4_O.TAB XB1=$false XB2=$false XSL=mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 XZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB BB1=$false BB2=$false BSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL CZ=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O TA1=$false TA2=$false TAB=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB TB1=$false TB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB TBS=mainclock.e_dff_Q_D_LUT2_O.XSL TSL=mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL
.cname mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1
.cname mainclock.d_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT4_O.TAB
.cname mainclock.d_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.d_dff_Q_D_LUT4_O_I3 XB1=$true XB2=$false XSL=mainclock.d_dff_Q_D_LUT4_O.TAB XZ=mainclock.d_dff_Q_1_D
.cname mainclock.d_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2
.cname mainclock.d_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 XB1=mainclock.d_dff_Q_D_LUT4_O_I3 XB2=$false XSL=mainclock.d_dff_Q_2_D_LUT3_O_I1 XZ=mainclock.d_dff_Q_2_D
.cname mainclock.d_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB XAB=mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 XB1=$false XB2=$false XSL=mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 XZ=mainclock.d_dff_Q_2_D_LUT3_O_I1
.cname mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 XB1=$false XB2=$false XSL=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL XZ=mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1
.cname mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL
.cname mainclock.d_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL XA2=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB XZ=mainclock.d_dff_Q_3_D
.cname mainclock.d_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O BAB=mainclock.d_dff_Q_D_LUT4_O.TAB BB1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O BB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O BSL=mainclock.d_dff_Q_D_LUT4_O_I1 CZ=mainclock.d_dff_Q_D TA1=$false TA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O TAB=mainclock.d_dff_Q_D_LUT4_O.TAB TB1=$false TB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O TBS=mainclock.d_dff_Q_D_LUT4_O_I3 TSL=mainclock.d_dff_Q_D_LUT4_O_I1
.cname mainclock.d_dff_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 XA2=mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 XAB=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL XB1=mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 XB2=$false XSL=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB XZ=mainclock.d_dff_Q_D_LUT4_O_I1
.cname mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 XSL=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL XZ=mainclock.d_dff_Q_D_LUT4_O_I3
.cname mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_D_LUT2_O.XSL
.cname mainclock.e_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2
.cname mainclock.e_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 XB1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB XZ=mainclock.e_dff_Q_1_D
.cname mainclock.e_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB
.cname mainclock.e_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 XB1=$false XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB XZ=mainclock.e_dff_Q_2_D
.cname mainclock.e_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_D_LUT2_O_I1 XB1=$false XB2=$true XSL=mainclock.e_dff_Q_3_D_LUT2_O.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB XB1=$false XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_D_LUT2_O.XSL XB1=$false XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB XZ=mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB XB1=$false XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2 XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_3_D_LUT2_O.XSL
.cname mainclock.e_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_D_LUT2_O_I1 XB1=$true XB2=$false XSL=mainclock.e_dff_Q_3_D_LUT2_O.XSL XZ=mainclock.e_dff_Q_3_D
.cname mainclock.e_dff_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=mainclock.e_dff_Q_D_LUT2_O.XSL XZ=mainclock.e_dff_Q_D
.cname mainclock.e_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XZ=mainclock.e_dff_Q_D_LUT2_O_I1
.cname mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$true XSL=mainclock.f_dff_Q_D_LUT3_O.XSL XZ=mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0
.cname mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O.XSL
.cname mainclock.f_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname mainclock.f_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XA2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XB2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XZ=mainclock.f_dff_Q_1_D
.cname mainclock.f_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2
.cname mainclock.f_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XA2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XAB=mainclock.f_dff_Q_D_LUT3_O.XSL XB1=$false XB2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XZ=mainclock.f_dff_Q_2_D
.cname mainclock.f_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB
.cname mainclock.f_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB FZ=mainclock.f_dff_Q_3_D
.cname mainclock.f_dff_Q_3_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=mainclock.f_dff_Q_D_LUT3_O_I0 XA2=$false XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=mainclock.f_dff_Q_D_LUT3_O_I0 XB2=mainclock.f_dff_Q_D_LUT3_O_I0 XSL=mainclock.f_dff_Q_D_LUT3_O.XSL XZ=mainclock.f_dff_Q_D
.cname mainclock.f_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=mainclock.f_dff_Q_D_LUT3_O_I0
.cname mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_D QEN=$true QRT=$false QST=$false QZ=h1(3)
.cname mainclock.h1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=h1(2)
.cname mainclock.h1_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=h1(1)
.cname mainclock.h1_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=h1(0)
.cname mainclock.h1_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_D QEN=$true QRT=$false QST=$false QZ=h2(3)
.cname mainclock.h2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=h2(2)
.cname mainclock.h2_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=h2(1)
.cname mainclock.h2_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=h2(0)
.cname mainclock.h2_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_D QEN=$true QRT=$false QST=$false QZ=m1(3)
.cname mainclock.m1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=m1(2)
.cname mainclock.m1_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=m1(1)
.cname mainclock.m1_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=m1(0)
.cname mainclock.m1_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_D QEN=$true QRT=$false QST=$false QZ=m2(3)
.cname mainclock.m2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=m2(2)
.cname mainclock.m2_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=m2(1)
.cname mainclock.m2_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=m2(0)
.cname mainclock.m2_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(3)
.cname mainclock.s1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(2)
.cname mainclock.s1_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(1)
.cname mainclock.s1_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(0)
.cname mainclock.s1_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(3)
.cname mainclock.s2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(2)
.cname mainclock.s2_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(1)
.cname mainclock.s2_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(0)
.cname mainclock.s2_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_D(2) QEN=muxdiv_dff_Q_9_D_LUT3_O_8.XAB QRT=$false QST=$false QZ=power_LUT3_O_5.XSL
.cname mux_index_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_D(1) QEN=muxdiv_dff_Q_9_D_LUT3_O_8.XAB QRT=$false QST=$false QZ=power_LUT3_O_5.XA1
.cname mux_index_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_D(0) QEN=muxdiv_dff_Q_9_D_LUT3_O_8.XAB QRT=$false QST=$false QZ=power_LUT3_O_5.XAB
.cname mux_index_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=power_LUT3_O_5.XAB FZ=mux_index_dffe_Q_D(0)
.cname mux_index_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=power_LUT3_O_5.XAB XAB=power_LUT3_O_5.XA1 XB1=power_LUT3_O_5.XAB XB2=power_LUT3_O_5.XAB XSL=power_LUT3_O_5.XSL XZ=mux_index_dffe_Q_D(2)
.cname mux_index_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=power_LUT3_O_5.XAB XA2=power_LUT3_O_5.XAB XAB=power_LUT3_O_5.XSL XB1=$false XB2=power_LUT3_O_5.XAB XSL=power_LUT3_O_5.XA1 XZ=mux_index_dffe_Q_D(1)
.cname mux_index_dffe_Q_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0 XA2=mux_index_dffe_Q_EN_LUT3_O_I0 XAB=mux_index_dffe_Q_EN_LUT3_O_I2 XB1=mux_index_dffe_Q_EN_LUT3_O_I0 XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1 XZ=muxdiv_dff_Q_9_D_LUT3_O_8.XAB
.cname mux_index_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 XA2=$false XAB=muxdiv(11) XB1=$false XB2=$false XSL=muxdiv(12) XZ=mux_index_dffe_Q_EN_LUT3_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv(15) XA2=$false XAB=muxdiv(13) XB1=$false XB2=$false XSL=muxdiv(14) XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XAB=muxdiv_dff_Q_9_D_LUT3_O_5.XA2 XB1=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XB2=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XSL=muxdiv_dff_Q_9_D_LUT3_O_6.XA2 XZ=mux_index_dffe_Q_EN_LUT3_O_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0 XB1=$false XB2=muxdiv_dff_Q_9_D_LUT3_O.XAB XSL=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 XZ=mux_index_dffe_Q_EN_LUT3_O_I2
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=muxdiv(15)
.cname muxdiv_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=muxdiv(14)
.cname muxdiv_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(5) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_5.XA2
.cname muxdiv_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(4) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_6.XA2
.cname muxdiv_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(3) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_7.XA2
.cname muxdiv_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(2) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2
.cname muxdiv_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(1) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_8.XA2
.cname muxdiv_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(0) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_8.XSL
.cname muxdiv_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=muxdiv(13)
.cname muxdiv_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=muxdiv(12)
.cname muxdiv_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=muxdiv(11)
.cname muxdiv_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(10) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O.XAB
.cname muxdiv_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(9) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2
.cname muxdiv_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(8) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL
.cname muxdiv_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(7) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_3.XA2
.cname muxdiv_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=muxdiv_dff_Q_9_D(6) QEN=$true QRT=$false QST=$false QZ=muxdiv_dff_Q_9_D_LUT3_O_4.XA2
.cname muxdiv_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT2_O_I0 XZ=muxdiv_dff_Q_9_D(2)
.cname muxdiv_dff_Q_9_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_8.XSL XZ=muxdiv_dff_Q_9_D(0)
.cname muxdiv_dff_Q_9_D_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 XA2=muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XSL XB1=muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 XB2=muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 XSL=muxdiv_dff_Q_9_D_LUT3_O_8.XA2 XZ=muxdiv_dff_Q_9_D_LUT2_O_I0
.cname muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XAB=muxdiv_dff_Q_9_D_LUT3_O.XAB XB1=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB2=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XSL=muxdiv_dff_Q_9_D_LUT3_O_I1 XZ=muxdiv_dff_Q_9_D(10)
.cname muxdiv_dff_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 XA2=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_1_I1 XZ=muxdiv_dff_Q_9_D(9)
.cname muxdiv_dff_Q_9_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XZ=muxdiv_dff_Q_9_D_LUT3_O_1_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XA2=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB XZ=muxdiv_dff_Q_9_D(8)
.cname muxdiv_dff_Q_9_D_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_4_I1 XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0 XZ=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB
.cname muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_4.XA2 XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_3.XA2 XZ=muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0
.cname muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_3.XA2 XA2=muxdiv_dff_Q_9_D_LUT3_O_3.XA2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_3_I1 XZ=muxdiv_dff_Q_9_D(7)
.cname muxdiv_dff_Q_9_D_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_4_I1 XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_4.XA2 XZ=muxdiv_dff_Q_9_D_LUT3_O_3_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_4.XA2 XA2=muxdiv_dff_Q_9_D_LUT3_O_4.XA2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_4_I1 XZ=muxdiv_dff_Q_9_D(6)
.cname muxdiv_dff_Q_9_D_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_5_I1 XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_5.XA2 XZ=muxdiv_dff_Q_9_D_LUT3_O_4_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_5.XA2 XA2=muxdiv_dff_Q_9_D_LUT3_O_5.XA2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_5_I1 XZ=muxdiv_dff_Q_9_D(5)
.cname muxdiv_dff_Q_9_D_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_6_I1 XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_6.XA2 XZ=muxdiv_dff_Q_9_D_LUT3_O_5_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_6.XA2 XA2=muxdiv_dff_Q_9_D_LUT3_O_6.XA2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_6_I1 XZ=muxdiv_dff_Q_9_D(4)
.cname muxdiv_dff_Q_9_D_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_7_I1 XB1=$false XB2=$true XSL=muxdiv_dff_Q_9_D_LUT3_O_7.XA2 XZ=muxdiv_dff_Q_9_D_LUT3_O_6_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_7.XA2 XA2=muxdiv_dff_Q_9_D_LUT3_O_7.XA2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_7_I1 XZ=muxdiv_dff_Q_9_D(3)
.cname muxdiv_dff_Q_9_D_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XSL XB1=$false XB2=muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 XSL=muxdiv_dff_Q_9_D_LUT3_O_8.XA2 XZ=muxdiv_dff_Q_9_D_LUT3_O_7_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=muxdiv_dff_Q_9_D_LUT3_O_8.XA2 XA2=muxdiv_dff_Q_9_D_LUT3_O_8.XA2 XAB=muxdiv_dff_Q_9_D_LUT3_O_8.XAB XB1=$false XB2=$false XSL=muxdiv_dff_Q_9_D_LUT3_O_8.XSL XZ=muxdiv_dff_Q_9_D(1)
.cname muxdiv_dff_Q_9_D_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 XSL=muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL XZ=muxdiv_dff_Q_9_D_LUT3_O_I1
.cname muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=paused_dffe_Q_D QEN=b1_fall_LUT3_I1.XSL QRT=$false QST=$false QZ=paused
.cname paused_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=paused FZ=paused_dffe_Q_D
.cname paused_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=power_LUT3_O_5.XAB XAB=power_LUT3_O_5.XA1 XB1=$false XB2=$false XSL=power_LUT3_O_5.XSL XZ=$iopadmap$power(5)
.cname power_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=power_LUT3_O_5.XA1 XAB=power_LUT3_O_5.XSL XB1=$false XB2=$false XSL=power_LUT3_O_5.XAB XZ=$iopadmap$power(3)
.cname power_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_LUT3_O_5.XAB XA2=$false XAB=power_LUT3_O_5.XSL XB1=$false XB2=$false XSL=power_LUT3_O_5.XA1 XZ=$iopadmap$power(1)
.cname power_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_LUT3_O_5.XA1 XA2=$false XAB=power_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_LUT3_O_5.XSL XZ=disp_mux4x0_Q_A_LUT3_O.XSL
.cname power_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_LUT3_O_5.XSL XA2=$false XAB=power_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_LUT3_O_5.XA1 XZ=blink_state_LUT3_I2_O_LUT3_I1.XB1
.cname power_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_LUT3_O_5.XA1 XA2=$false XAB=power_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_LUT3_O_5.XSL XZ=blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB
.cname power_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) QEN=$true QRT=$false QST=$false QZ=selectedDigit(2)
.cname selectedDigit_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) QEN=$true QRT=$false QST=$false QZ=selectedDigit(1)
.cname selectedDigit_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) QEN=$true QRT=$false QST=$false QZ=selectedDigit(0)
.cname selectedDigit_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$false Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap4843\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap4843\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap4843\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap4843\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap4843\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap4843\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap4843\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=clk Sys_Clk0_Rst=$techmap4843\u_qlal4s3b_cell_macro.Sys_Clk0_Rst Sys_Clk1=$techmap4843\u_qlal4s3b_cell_macro.Sys_Clk1 Sys_Clk1_Rst=$techmap4843\u_qlal4s3b_cell_macro.Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap4843\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap4843\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap4843\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap4843\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=$false WB_RST=$techmap4843\u_qlal4s3b_cell_macro.WB_RST WBs_ACK=$false WBs_ADR[0]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[0] WBs_ADR[1]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[1] WBs_ADR[2]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[2] WBs_ADR[3]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[3] WBs_ADR[4]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[4] WBs_ADR[5]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[5] WBs_ADR[6]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[6] WBs_ADR[7]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[7] WBs_ADR[8]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[8] WBs_ADR[9]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[9] WBs_ADR[10]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[10] WBs_ADR[11]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[11] WBs_ADR[12]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[12] WBs_ADR[13]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[13] WBs_ADR[14]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[14] WBs_ADR[15]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[15] WBs_ADR[16]=$techmap4843\u_qlal4s3b_cell_macro.WBs_ADR[16] WBs_BYTE_STB[0]=$techmap4843\u_qlal4s3b_cell_macro.WBs_BYTE_STB[0] WBs_BYTE_STB[1]=$techmap4843\u_qlal4s3b_cell_macro.WBs_BYTE_STB[1] WBs_BYTE_STB[2]=$techmap4843\u_qlal4s3b_cell_macro.WBs_BYTE_STB[2] WBs_BYTE_STB[3]=$techmap4843\u_qlal4s3b_cell_macro.WBs_BYTE_STB[3] WBs_CYC=$techmap4843\u_qlal4s3b_cell_macro.WBs_CYC WBs_RD=$techmap4843\u_qlal4s3b_cell_macro.WBs_RD WBs_RD_DAT[0]=$false WBs_RD_DAT[1]=$false WBs_RD_DAT[2]=$false WBs_RD_DAT[3]=$false WBs_RD_DAT[4]=$false WBs_RD_DAT[5]=$false WBs_RD_DAT[6]=$false WBs_RD_DAT[7]=$false WBs_RD_DAT[8]=$false WBs_RD_DAT[9]=$false WBs_RD_DAT[10]=$false WBs_RD_DAT[11]=$false WBs_RD_DAT[12]=$false WBs_RD_DAT[13]=$false WBs_RD_DAT[14]=$false WBs_RD_DAT[15]=$false WBs_RD_DAT[16]=$false WBs_RD_DAT[17]=$false WBs_RD_DAT[18]=$false WBs_RD_DAT[19]=$false WBs_RD_DAT[20]=$false WBs_RD_DAT[21]=$false WBs_RD_DAT[22]=$false WBs_RD_DAT[23]=$false WBs_RD_DAT[24]=$false WBs_RD_DAT[25]=$false WBs_RD_DAT[26]=$false WBs_RD_DAT[27]=$false WBs_RD_DAT[28]=$false WBs_RD_DAT[29]=$false WBs_RD_DAT[30]=$false WBs_RD_DAT[31]=$false WBs_STB=$techmap4843\u_qlal4s3b_cell_macro.WBs_STB WBs_WE=$techmap4843\u_qlal4s3b_cell_macro.WBs_WE WBs_WR_DAT[0]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[0] WBs_WR_DAT[1]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[1] WBs_WR_DAT[2]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[2] WBs_WR_DAT[3]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[3] WBs_WR_DAT[4]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[4] WBs_WR_DAT[5]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[5] WBs_WR_DAT[6]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[6] WBs_WR_DAT[7]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[7] WBs_WR_DAT[8]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[8] WBs_WR_DAT[9]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[9] WBs_WR_DAT[10]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[10] WBs_WR_DAT[11]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[11] WBs_WR_DAT[12]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[12] WBs_WR_DAT[13]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[13] WBs_WR_DAT[14]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[14] WBs_WR_DAT[15]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[15] WBs_WR_DAT[16]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[16] WBs_WR_DAT[17]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[17] WBs_WR_DAT[18]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[18] WBs_WR_DAT[19]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[19] WBs_WR_DAT[20]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[20] WBs_WR_DAT[21]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[21] WBs_WR_DAT[22]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[22] WBs_WR_DAT[23]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[23] WBs_WR_DAT[24]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[24] WBs_WR_DAT[25]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[25] WBs_WR_DAT[26]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[26] WBs_WR_DAT[27]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[27] WBs_WR_DAT[28]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[28] WBs_WR_DAT[29]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[29] WBs_WR_DAT[30]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[30] WBs_WR_DAT[31]=$techmap4843\u_qlal4s3b_cell_macro.WBs_WR_DAT[31]
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.names $false aclk_dffe_Q_D_LUT1_O.I0
1 1
.names $false aclk_dffe_Q_D_LUT1_O.O
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN
1 1
.names $false aclk_dffe_Q_EN_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O.O
1 1
.names aclk_dffe_Q_EN_LUT3_O_I0 aclk_dffe_Q_EN_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2 aclk_dffe_Q_EN_LUT3_O.XAB
1 1
.names aclk_dffe_Q_EN_LUT3_O_I0 aclk_dffe_Q_EN_LUT3_O.XB1
1 1
.names aclk_dffe_Q_EN_LUT3_O_I0 aclk_dffe_Q_EN_LUT3_O.XB2
1 1
.names clkdiv(22) aclk_dffe_Q_EN_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.O
1 1
.names clkdiv(25) aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2
1 1
.names clkdiv(23) aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2
1 1
.names clkdiv(24) aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BA2
1 1
.names clkdiv(18) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BAB
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.O
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TA1
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TA2
1 1
.names clkdiv(18) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TAB
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TBS
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA2
1 1
.names clkdiv(19) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB2
1 1
.names clkdiv(20) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB1
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names clkdiv(24) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names clkdiv(25) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names clkdiv(10) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names clkdiv(11) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XA1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.O
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB1
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names clkdiv(14) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names clkdiv(13) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2
1 1
.names clkdiv(5) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XB2
1 1
.names clkdiv(4) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BA2
1 1
.names clkdiv(4) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BB1
1 1
.names clkdiv(6) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BB2
1 1
.names clkdiv(5) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TA2
1 1
.names clkdiv(4) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TBS
1 1
.names clkdiv(5) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BA2
1 1
.names clkdiv(1) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BB1
1 1
.names clkdiv(3) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BB2
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TA2
1 1
.names clkdiv(1) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TB2
1 1
.names clkdiv(0) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TBS
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.O
1 1
.names clkdiv(6) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XA1
1 1
.names clkdiv(6) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XB2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23)
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XA1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.O
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XA1
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XA2
1 1
.names clkdiv(0) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XAB
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XB1
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XB2
1 1
.names clkdiv(1) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.O
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XB2
1 1
.names clkdiv(0) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.O
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XA1
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XB1
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA1
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA2
1 1
.names clkdiv(22) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XAB
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB1
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.O
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.O
1 1
.names clkdiv(10) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XA1
1 1
.names clkdiv(10) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BA2
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BB1
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BB2
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TA2
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.O
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XA1
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.O
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XA1
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XB2
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.O
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XA1
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.O
1 1
.names clkdiv(5) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XA1
1 1
.names clkdiv(5) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XB2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.O
1 1
.names clkdiv(4) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XA1
1 1
.names clkdiv(4) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XB2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.O
1 1
.names clkdiv(3) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XA1
1 1
.names clkdiv(3) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XA2
1 1
.names clkdiv(0) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XB1
1 1
.names clkdiv(2) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XB2
1 1
.names clkdiv(1) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.O
1 1
.names clkdiv(1) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XA1
1 1
.names clkdiv(1) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XB2
1 1
.names clkdiv(0) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.O
1 1
.names clkdiv(20) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XA1
1 1
.names clkdiv(20) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XA2
1 1
.names clkdiv(19) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XAB
1 1
.names clkdiv(20) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.O
1 1
.names clkdiv(19) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA1
1 1
.names clkdiv(19) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.O
1 1
.names clkdiv(18) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA1
1 1
.names clkdiv(18) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA1
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA2
1 1
.names clkdiv(17) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XAB
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XB1
1 1
.names clkdiv(16) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XB2
1 1
.names clkdiv(15) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.O
1 1
.names clkdiv(16) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA1
1 1
.names clkdiv(16) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XB2
1 1
.names clkdiv(15) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.O
1 1
.names clkdiv(15) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XA1
1 1
.names clkdiv(15) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.O
1 1
.names clkdiv(14) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XA1
1 1
.names clkdiv(14) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BB1
1 1
.names clkdiv(18) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BB2
1 1
.names clkdiv(14) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TB2
1 1
.names clkdiv(14) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BA2
1 1
.names clkdiv(11) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BB1
1 1
.names clkdiv(13) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BB2
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TA2
1 1
.names clkdiv(11) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.O
1 1
.names clkdiv(13) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XA1
1 1
.names clkdiv(13) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XA2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XB1
1 1
.names clkdiv(14) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XB2
1 1
.names clkdiv(13) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XA2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XB1
1 1
.names clkdiv(12) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XB2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.O
1 1
.names clkdiv(11) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XA1
1 1
.names clkdiv(11) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BB1
1 1
.names clkdiv(9) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BB2
1 1
.names clkdiv(10) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TB2
1 1
.names clkdiv(10) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XA2
1 1
.names clkdiv(8) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XB2
1 1
.names clkdiv(7) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB1
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XSL
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BAB
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I3
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.O
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TA2
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TBS
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB1
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XA2
1 1
.names aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2 aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XB1
1 1
.names clkdiv(18) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XB2
1 1
.names clkdiv(6) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $true aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names clkdiv(23) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names clkdiv(21) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.O
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2
1 1
.names clkdiv(15) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1
1 1
.names clkdiv(17) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2
1 1
.names clkdiv(16) aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL
1 1
.names b1_fall_LUT3_I1.XSL b1_fall
1 1
.names $false b1_fall_LUT2_O.I0
1 1
.names $false b1_fall_LUT2_O.I1
1 1
.names $false b1_fall_LUT2_O.O
1 1
.names $false b1_fall_LUT2_O.XA1
1 1
.names $true b1_fall_LUT2_O.XA2
1 1
.names $false b1_fall_LUT2_O.XB1
1 1
.names $false b1_fall_LUT2_O.XB2
1 1
.names b1_prev b1_fall_LUT2_O.XSL
1 1
.names $false b1_fall_LUT3_I1.I0
1 1
.names $false b1_fall_LUT3_I1.I1
1 1
.names $false b1_fall_LUT3_I1.I2
1 1
.names $false b1_fall_LUT3_I1.O
1 1
.names b2_LUT3_I2_O b1_fall_LUT3_I1.XA1
1 1
.names $false b1_fall_LUT3_I1.XA2
1 1
.names b1_fall_LUT3_I1_I2_LUT3_I0.XA2 b1_fall_LUT3_I1.XAB
1 1
.names $false b1_fall_LUT3_I1.XB1
1 1
.names b2_LUT3_I2_O b1_fall_LUT3_I1.XB2
1 1
.names b1_fall_LUT3_I1_I2_LUT3_I0.XA2 b1_fall_LUT3_I1_I2
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.I0
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.I1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.I2
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.XA1
1 1
.names blink_state_LUT3_I2.XAB b1_fall_LUT3_I1_I2_LUT3_I0.XAB
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.XB1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0.XB2
1 1
.names paused b1_fall_LUT3_I1_I2_LUT3_I0.XSL
1 1
.names b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB b1_fall_LUT3_I1_I2_LUT3_I0_O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.I0
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.I1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XA1
1 1
.names $true b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XA2
1 1
.names b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XAB
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XB1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XB2
1 1
.names h2(3) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XSL
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.I0
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.I1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XA1
1 1
.names $true b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XA2
1 1
.names b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XAB
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XB1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XB2
1 1
.names h2(2) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XSL
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.I0
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.I1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XA1
1 1
.names $true b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XA2
1 1
.names b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XAB
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XB1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XB2
1 1
.names h2(1) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XSL
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.I0
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.I1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XA1
1 1
.names $true b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XA2
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XB1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XB2
1 1
.names h2(0) b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XSL
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.I0
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.I1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.I2
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.O
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.XA1
1 1
.names selectedDigit(2) b1_fall_LUT3_I1_I2_LUT3_O.XA2
1 1
.names selectedDigit(1) b1_fall_LUT3_I1_I2_LUT3_O.XAB
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.XB1
1 1
.names $false b1_fall_LUT3_I1_I2_LUT3_O.XB2
1 1
.names selectedDigit(0) b1_fall_LUT3_I1_I2_LUT3_O.XSL
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.A
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.B
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.C
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.D
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.Q
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.S0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0.S1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.A
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.B
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.C
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.D
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.Q
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.S0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1.S1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.I1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.O
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XA1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XA2
1 1
.names paused b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XAB
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XB1
1 1
.names $true b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XB2
1 1
.names selectedDigit(1) b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XSL
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.A
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.B
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.C
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.D
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.Q
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.S0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2.S1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.I1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.O
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XA1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XA2
1 1
.names selectedDigit(0) b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XAB
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XB1
1 1
.names $true b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XB2
1 1
.names paused b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XSL
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.O
1 1
.names b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2 b1_fall_LUT3_I1_O_mux4x0_S0_B
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.I1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.O
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XA1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XA2
1 1
.names paused b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XAB
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XB1
1 1
.names $true b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XB2
1 1
.names selectedDigit(2) b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XSL
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I2
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.O
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA1
1 1
.names blink_state_LUT3_I2.XAB b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XAB
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XB1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XB2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0 b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL
1 1
.names blink_state_LUT3_I2_O_LUT3_I1.XAB b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.I1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.O
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XA1
1 1
.names $true b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XA2
1 1
.names selectedDigit(0) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XAB
1 1
.names $true b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XB1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XB2
1 1
.names selectedDigit(1) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XSL
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I0
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I1
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I2
1 1
.names $false b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.O
1 1
.names selectedDigit(2) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XA1
1 1
.names selectedDigit(2) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XA2
1 1
.names selectedDigit(0) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XAB
1 1
.names selectedDigit(2) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XB1
1 1
.names selectedDigit(2) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XB2
1 1
.names selectedDigit(1) b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XSL
1 1
.names $false b2_LUT3_I2.I0
1 1
.names $false b2_LUT3_I2.I1
1 1
.names $false b2_LUT3_I2.I2
1 1
.names $false b2_LUT3_I2.O
1 1
.names $false b2_LUT3_I2.XA1
1 1
.names b2_prev b2_LUT3_I2.XA2
1 1
.names $false b2_LUT3_I2.XB1
1 1
.names $false b2_LUT3_I2.XB2
1 1
.names paused b2_LUT3_I2.XSL
1 1
.names blink_state_LUT3_I2.XAB blink_state
1 1
.names $false blink_state_LUT3_I1.I0
1 1
.names $false blink_state_LUT3_I1.I1
1 1
.names $false blink_state_LUT3_I1.I2
1 1
.names $false blink_state_LUT3_I1.O
1 1
.names paused blink_state_LUT3_I1.XA1
1 1
.names $false blink_state_LUT3_I1.XA2
1 1
.names selectedDigit(2) blink_state_LUT3_I1.XAB
1 1
.names $false blink_state_LUT3_I1.XB1
1 1
.names $false blink_state_LUT3_I1.XB2
1 1
.names blink_state_LUT3_I2.XAB blink_state_LUT3_I1.XSL
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB blink_state_LUT3_I1_O
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0.I0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0.I1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0.O
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0.XA1
1 1
.names $true blink_state_LUT3_I1_O_LUT2_I0.XA2
1 1
.names blink_state_LUT3_I1_O_LUT2_I0_I1 blink_state_LUT3_I1_O_LUT2_I0.XAB
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0.XB1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0.XB2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB blink_state_LUT3_I1_O_LUT2_I0.XSL
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I2
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.O
1 1
.names selectedDigit(0) blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XA1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XA2
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XB1
1 1
.names selectedDigit(0) blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XB2
1 1
.names selectedDigit(1) blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XSL
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.A
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.B
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.C
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.D
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.Q
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.S0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.S1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.A
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.B
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.C
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.D
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.Q
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.S0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.S1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.A
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.B
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.C
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.D
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.Q
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.S0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.S1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.A
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.B
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.C
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.D
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.Q
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.S0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.S1
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.I0
1 1
.names $false blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.O
1 1
.names $false blink_state_LUT3_I2.I0
1 1
.names $false blink_state_LUT3_I2.I1
1 1
.names $false blink_state_LUT3_I2.I2
1 1
.names $false blink_state_LUT3_I2.O
1 1
.names $false blink_state_LUT3_I2.XA1
1 1
.names blink_state_LUT3_I2_I0 blink_state_LUT3_I2.XA2
1 1
.names $false blink_state_LUT3_I2.XB1
1 1
.names $false blink_state_LUT3_I2.XB2
1 1
.names paused blink_state_LUT3_I2.XSL
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.I0
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.I1
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.I2
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.O
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.XA1
1 1
.names selectedDigit(0) blink_state_LUT3_I2_I0_LUT3_O.XA2
1 1
.names selectedDigit(2) blink_state_LUT3_I2_I0_LUT3_O.XAB
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.XB1
1 1
.names $false blink_state_LUT3_I2_I0_LUT3_O.XB2
1 1
.names selectedDigit(1) blink_state_LUT3_I2_I0_LUT3_O.XSL
1 1
.names blink_state_LUT3_I2_O_LUT3_I1.XSL blink_state_LUT3_I2_O
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1.I0
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1.I1
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1.I2
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1.O
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1.XA1
1 1
.names blink_state_LUT3_I2_O_LUT3_I1.XB1 blink_state_LUT3_I2_O_LUT3_I1.XA2
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1.XB2
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.A
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.B
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.C
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.D
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.Q
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.S0
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.S1
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.A
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.B
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.C
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.D
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.Q
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.S0
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.S1
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.A
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.B
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.C
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.D
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.Q
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.S0
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.S1
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.A
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.B
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.C
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.D
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.Q
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.S0
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.S1
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.I0
1 1
.names $false blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.O
1 1
.names $false blink_state_dffe_Q_D_LUT1_O.I0
1 1
.names $false blink_state_dffe_Q_D_LUT1_O.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB blink_state_dffe_Q_EN_LUT3_O.XA1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB blink_state_dffe_Q_EN_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2 blink_state_dffe_Q_EN_LUT3_O.XAB
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB blink_state_dffe_Q_EN_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS blink_state_dffe_Q_EN_LUT3_O.XSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB blink_state_dffe_Q_EN_LUT3_O_I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XA2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.O
1 1
.names blinkdiv(6) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1
1 1
.names blinkdiv(6) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB
1 1
.names blinkdiv(6) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB1
1 1
.names blinkdiv(6) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB2
1 1
.names blinkdiv(5) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XA1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.O
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XB2
1 1
.names blinkdiv(0) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.O
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XA1
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XA2
1 1
.names blinkdiv(0) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XAB
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XB1
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XB2
1 1
.names blinkdiv(1) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XA1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XA2
1 1
.names blinkdiv(22) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XAB
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XB1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.O
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XA1
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XB1
1 1
.names blinkdiv(11) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XB2
1 1
.names blinkdiv(10) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.O
1 1
.names blinkdiv(11) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XA1
1 1
.names blinkdiv(11) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XB2
1 1
.names blinkdiv(10) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.O
1 1
.names blinkdiv(10) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XA1
1 1
.names blinkdiv(10) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XB2
1 1
.names blinkdiv(9) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.O
1 1
.names blinkdiv(9) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XA1
1 1
.names blinkdiv(9) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.O
1 1
.names blinkdiv(8) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XA1
1 1
.names blinkdiv(8) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XB2
1 1
.names blinkdiv(7) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.O
1 1
.names blinkdiv(7) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XA1
1 1
.names blinkdiv(7) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.O
1 1
.names blinkdiv(5) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XA1
1 1
.names blinkdiv(5) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XB2
1 1
.names blinkdiv(4) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.O
1 1
.names blinkdiv(4) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XA1
1 1
.names blinkdiv(4) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BA2
1 1
.names blinkdiv(6) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BB1
1 1
.names blinkdiv(5) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BB2
1 1
.names blinkdiv(4) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I3
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TA2
1 1
.names blinkdiv(6) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TB2
1 1
.names blinkdiv(4) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BA2
1 1
.names blinkdiv(1) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BB1
1 1
.names blinkdiv(3) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BB2
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I3
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TA2
1 1
.names blinkdiv(1) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TB2
1 1
.names blinkdiv(0) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TBS
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.O
1 1
.names blinkdiv(3) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XA1
1 1
.names blinkdiv(3) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XA2
1 1
.names blinkdiv(0) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XB1
1 1
.names blinkdiv(2) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XB2
1 1
.names blinkdiv(1) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.O
1 1
.names blinkdiv(1) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XA1
1 1
.names blinkdiv(1) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XB2
1 1
.names blinkdiv(0) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.O
1 1
.names blinkdiv(21) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XA1
1 1
.names blinkdiv(21) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB
1 1
.names blinkdiv(21) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.O
1 1
.names blinkdiv(20) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XA1
1 1
.names blinkdiv(20) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XA2
1 1
.names blinkdiv(19) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XAB
1 1
.names blinkdiv(20) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.O
1 1
.names blinkdiv(19) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XA1
1 1
.names blinkdiv(19) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.O
1 1
.names blinkdiv(18) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XA1
1 1
.names blinkdiv(18) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.O
1 1
.names blinkdiv(17) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XA1
1 1
.names blinkdiv(17) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XA2
1 1
.names blinkdiv(16) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XAB
1 1
.names blinkdiv(17) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.O
1 1
.names blinkdiv(16) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XA1
1 1
.names blinkdiv(16) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XB2
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.O
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XA1
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BB1
1 1
.names blinkdiv(18) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BB2
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I3
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TB2
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BA2
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BB1
1 1
.names blinkdiv(14) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BB2
1 1
.names blinkdiv(13) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I3
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TA2
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TBS
1 1
.names blinkdiv(13) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.O
1 1
.names blinkdiv(14) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XA1
1 1
.names blinkdiv(14) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XB1
1 1
.names blinkdiv(13) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XB2
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.O
1 1
.names blinkdiv(13) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XA1
1 1
.names blinkdiv(13) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XA2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XA2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XB2
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XB1
1 1
.names blinkdiv(21) blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names blinkdiv(25) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names blinkdiv(24) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names blinkdiv(23) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names blinkdiv(21) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names blinkdiv(18) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names blinkdiv(22) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names blinkdiv(21) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB
1 1
.names blinkdiv(22) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1
1 1
.names blinkdiv(22) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names blinkdiv(19) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names blinkdiv(20) blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names blinkdiv(10) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names blinkdiv(11) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XA1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XA2
1 1
.names blinkdiv(9) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XAB
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XB1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB1
1 1
.names blinkdiv(9) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I3
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XA2
1 1
.names blinkdiv(8) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XB2
1 1
.names blinkdiv(7) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names blinkdiv(17) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names blinkdiv(16) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names blinkdiv(22) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names blinkdiv(7) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names blinkdiv(9) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names blinkdiv(14) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names blinkdiv(12) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names blinkdiv(13) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names blinkdiv(15) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names blinkdiv(8) blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false disp_mux4x0_Q.A
1 1
.names $false disp_mux4x0_Q.B
1 1
.names $false disp_mux4x0_Q.C
1 1
.names $false disp_mux4x0_Q.D
1 1
.names $false disp_mux4x0_Q.Q
1 1
.names $false disp_mux4x0_Q.S0
1 1
.names $false disp_mux4x0_Q.S1
1 1
.names $false disp_mux4x0_Q_1.A
1 1
.names $false disp_mux4x0_Q_1.B
1 1
.names $false disp_mux4x0_Q_1.C
1 1
.names $false disp_mux4x0_Q_1.D
1 1
.names $false disp_mux4x0_Q_1.Q
1 1
.names $false disp_mux4x0_Q_1.S0
1 1
.names $false disp_mux4x0_Q_1.S1
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.I0
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.I1
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.I2
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.O
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.XA1
1 1
.names mainclock.s1(2) disp_mux4x0_Q_1_A_LUT3_O.XA2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2 disp_mux4x0_Q_1_A_LUT3_O.XAB
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.XB1
1 1
.names $false disp_mux4x0_Q_1_A_LUT3_O.XB2
1 1
.names disp_mux4x0_Q_A_LUT3_O.XSL disp_mux4x0_Q_1_A_LUT3_O.XSL
1 1
.names $false disp_mux4x0_Q_2.A
1 1
.names $false disp_mux4x0_Q_2.B
1 1
.names $false disp_mux4x0_Q_2.C
1 1
.names $false disp_mux4x0_Q_2.D
1 1
.names $false disp_mux4x0_Q_2.Q
1 1
.names $false disp_mux4x0_Q_2.S0
1 1
.names $false disp_mux4x0_Q_2.S1
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.I0
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.I1
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.I2
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.O
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.XA1
1 1
.names mainclock.s1(1) disp_mux4x0_Q_2_A_LUT3_O.XA2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2 disp_mux4x0_Q_2_A_LUT3_O.XAB
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.XB1
1 1
.names $false disp_mux4x0_Q_2_A_LUT3_O.XB2
1 1
.names disp_mux4x0_Q_A_LUT3_O.XSL disp_mux4x0_Q_2_A_LUT3_O.XSL
1 1
.names $false disp_mux4x0_Q_3.A
1 1
.names $false disp_mux4x0_Q_3.B
1 1
.names $false disp_mux4x0_Q_3.C
1 1
.names $false disp_mux4x0_Q_3.D
1 1
.names $false disp_mux4x0_Q_3.Q
1 1
.names $false disp_mux4x0_Q_3.S0
1 1
.names $false disp_mux4x0_Q_3.S1
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.I0
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.I1
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.I2
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.O
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.XA1
1 1
.names mainclock.s1(0) disp_mux4x0_Q_3_A_LUT3_O.XA2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2 disp_mux4x0_Q_3_A_LUT3_O.XAB
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.XB1
1 1
.names $false disp_mux4x0_Q_3_A_LUT3_O.XB2
1 1
.names disp_mux4x0_Q_A_LUT3_O.XSL disp_mux4x0_Q_3_A_LUT3_O.XSL
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.O
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.XA1
1 1
.names mainclock.s1(3) disp_mux4x0_Q_A_LUT3_O.XA2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2 disp_mux4x0_Q_A_LUT3_O.XAB
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.XB1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O.XB2
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I0
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.O
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB2
1 1
.names disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0 disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.I0
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.I1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.O
1 1
.names $true disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XA2
1 1
.names selectedDigit(0) disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XB2
1 1
.names selectedDigit(1) disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false disp_mux4x0_Q_S0_LUT3_O.I0
1 1
.names $false disp_mux4x0_Q_S0_LUT3_O.I1
1 1
.names $false disp_mux4x0_Q_S0_LUT3_O.I2
1 1
.names $false disp_mux4x0_Q_S0_LUT3_O.O
1 1
.names power_LUT3_O_5.XSL disp_mux4x0_Q_S0_LUT3_O.XA1
1 1
.names power_LUT3_O_5.XSL disp_mux4x0_Q_S0_LUT3_O.XA2
1 1
.names power_LUT3_O_5.XAB disp_mux4x0_Q_S0_LUT3_O.XAB
1 1
.names power_LUT3_O_5.XSL disp_mux4x0_Q_S0_LUT3_O.XB1
1 1
.names power_LUT3_O_5.XSL disp_mux4x0_Q_S0_LUT3_O.XB2
1 1
.names power_LUT3_O_5.XA1 disp_mux4x0_Q_S0_LUT3_O.XSL
1 1
.names $false disp_mux4x0_Q_S1_LUT3_O.I0
1 1
.names $false disp_mux4x0_Q_S1_LUT3_O.I1
1 1
.names $false disp_mux4x0_Q_S1_LUT3_O.I2
1 1
.names $false disp_mux4x0_Q_S1_LUT3_O.O
1 1
.names $false disp_mux4x0_Q_S1_LUT3_O.XA1
1 1
.names power_LUT3_O_5.XA1 disp_mux4x0_Q_S1_LUT3_O.XA2
1 1
.names power_LUT3_O_5.XAB disp_mux4x0_Q_S1_LUT3_O.XAB
1 1
.names power_LUT3_O_5.XA1 disp_mux4x0_Q_S1_LUT3_O.XB1
1 1
.names power_LUT3_O_5.XA1 disp_mux4x0_Q_S1_LUT3_O.XB2
1 1
.names power_LUT3_O_5.XSL disp_mux4x0_Q_S1_LUT3_O.XSL
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a(0)
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL mainclock.a(1)
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a(2)
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB mainclock.a(3)
1 1
.names $false mainclock.a_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_1_D_LUT3_O.O
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_1_D_LUT3_O.XB1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL mainclock.a_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.BA1
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_2_D_LUT4_O.BA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.a_dff_Q_2_D_LUT4_O.BAB
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.BB1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.BB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL mainclock.a_dff_Q_2_D_LUT4_O.BSL
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.I0
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.I1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.I2
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.I3
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.O
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_2_D_LUT4_O.TA1
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_2_D_LUT4_O.TA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.a_dff_Q_2_D_LUT4_O.TAB
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.TB1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT4_O.TB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB mainclock.a_dff_Q_2_D_LUT4_O.TBS
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL mainclock.a_dff_Q_2_D_LUT4_O.TSL
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O.I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O.I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O.O
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O.XA1
1 1
.names $true mainclock.a_dff_Q_3_D_LUT2_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT2_O.XAB
1 1
.names $true mainclock.a_dff_Q_3_D_LUT2_O.XB1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O.XB2
1 1
.names mainclock.a_dff_Q_3_D_LUT2_O_I0 mainclock.a_dff_Q_3_D_LUT2_O.XSL
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.O
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.BA1
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_D_LUT4_O.BA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL mainclock.a_dff_Q_D_LUT4_O.BAB
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_D_LUT4_O.BB1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.BB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB mainclock.a_dff_Q_D_LUT4_O.BSL
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.I0
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.I1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.I2
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.I3
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.O
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.TA1
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_D_LUT4_O.TA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL mainclock.a_dff_Q_D_LUT4_O.TAB
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O.TB1
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0 mainclock.a_dff_Q_D_LUT4_O.TB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_D_LUT4_O.TBS
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB mainclock.a_dff_Q_D_LUT4_O.TSL
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BA2
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BAB
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I0
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I2
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I3
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.O
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TA2
1 1
.names mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TAB
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TB1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TBS
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TSL
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.O
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XAB
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL mainclock.b(0)
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b(1)
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB mainclock.b(2)
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB mainclock.b(3)
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.O
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB mainclock.b_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB mainclock.b_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.b_dff_Q_1_D_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_1_D_LUT3_O_I1 mainclock.b_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.O
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_2_D_LUT3_O_I0 mainclock.b_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0 mainclock.b_dff_Q_2_D_LUT3_O.XAB
1 1
.names mainclock.b_dff_Q_2_D_LUT3_O_I0 mainclock.b_dff_Q_2_D_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.O
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.O
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.b_dff_Q_3_D_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1 mainclock.b_dff_Q_3_D_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.BA1
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0 mainclock.b_dff_Q_D_LUT4_O.BA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b_dff_Q_D_LUT4_O.BAB
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0 mainclock.b_dff_Q_D_LUT4_O.BB1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.BB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB mainclock.b_dff_Q_D_LUT4_O.BSL
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.I2
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.I3
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.O
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.TA1
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0 mainclock.b_dff_Q_D_LUT4_O.TA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL mainclock.b_dff_Q_D_LUT4_O.TAB
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O.TB1
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0 mainclock.b_dff_Q_D_LUT4_O.TB2
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB mainclock.b_dff_Q_D_LUT4_O.TBS
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB mainclock.b_dff_Q_D_LUT4_O.TSL
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XSL
1 1
.names mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.O
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XA1
1 1
.names $true mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XA2
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XB1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XB2
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL mainclock.c(0)
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.c(1)
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XAB mainclock.c(2)
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XSL mainclock.c(3)
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O.O
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true mainclock.c_dff_Q_1_D_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.c_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_1_D_LUT2_O_I0 mainclock.c_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.O
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XAB mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.c_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.c_dff_Q_2_D_LUT3_O.XA2
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O mainclock.c_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB mainclock.c_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.O
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL mainclock.c_dff_Q_3_D_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL mainclock.c_dff_Q_3_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.c_dff_Q_3_D_LUT3_O.XAB
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1 mainclock.c_dff_Q_3_D_LUT3_O.XSL
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.XA1
1 1
.names $true mainclock.c_dff_Q_D_LUT2_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1 mainclock.c_dff_Q_D_LUT2_O.XAB
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.XB2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XA1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XAB
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XSL
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XB2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XB2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O.TAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BA1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BAB
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BSL
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I3
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TA1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TA2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2
1 1
.names mainclock.e_dff_Q_D_LUT2_O.XSL mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TBS
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL mainclock.d(0)
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 mainclock.d(1)
1 1
.names mainclock.d_dff_Q_D_LUT4_O.TAB mainclock.d(2)
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 mainclock.d(3)
1 1
.names $false mainclock.d_dff_Q_1_D_LUT2_O.I0
1 1
.names $false mainclock.d_dff_Q_1_D_LUT2_O.I1
1 1
.names $false mainclock.d_dff_Q_1_D_LUT2_O.O
1 1
.names $false mainclock.d_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true mainclock.d_dff_Q_1_D_LUT2_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3 mainclock.d_dff_Q_1_D_LUT2_O.XAB
1 1
.names $true mainclock.d_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false mainclock.d_dff_Q_1_D_LUT2_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT4_O.TAB mainclock.d_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.O
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.XA1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 mainclock.d_dff_Q_2_D_LUT3_O.XAB
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3 mainclock.d_dff_Q_2_D_LUT3_O.XB1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_2_D_LUT3_O_I1 mainclock.d_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.O
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL mainclock.d_dff_Q_3_D_LUT3_O.XA1
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL mainclock.d_dff_Q_3_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.d_dff_Q_3_D_LUT3_O.XAB
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB mainclock.d_dff_Q_3_D_LUT3_O.XSL
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB mainclock.d_dff_Q_3_D_LUT3_O_I1
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.BA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT4_O.BA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O.TAB mainclock.d_dff_Q_D_LUT4_O.BAB
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT4_O.BB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT4_O.BB2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1 mainclock.d_dff_Q_D_LUT4_O.BSL
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.I0
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.I1
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.I2
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.I3
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.O
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.TA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT4_O.TA2
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O.TB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT4_O.TB2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3 mainclock.d_dff_Q_D_LUT4_O.TBS
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1 mainclock.d_dff_Q_D_LUT4_O.TSL
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.O
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XA1
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.O
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XA2
1 1
.names $false mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB1
1 1
.names mainclock.e_dff_Q_3_D_LUT2_O.XSL mainclock.e(0)
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB mainclock.e(1)
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 mainclock.e(2)
1 1
.names mainclock.e_dff_Q_D_LUT2_O.XSL mainclock.e(3)
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.O
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL mainclock.e_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 mainclock.e_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL mainclock.e_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB mainclock.e_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL mainclock.e_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL mainclock.e_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 mainclock.e_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL mainclock.e_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB mainclock.e_dff_Q_2_D_LUT3_O.XSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL mainclock.e_dff_Q_2_D_LUT3_O_I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.e_dff_Q_3_D_LUT2_O.XSL mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XB1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XA1
1 1
.names $true mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O.XSL mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XAB
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XB1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XSL
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XA2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB1
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.XA1
1 1
.names $true mainclock.e_dff_Q_3_D_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_3_D_LUT2_O.XAB
1 1
.names $true mainclock.e_dff_Q_3_D_LUT2_O.XB1
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.XB2
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.XA1
1 1
.names $true mainclock.e_dff_Q_D_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_D_LUT2_O.XAB
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.XB1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.XB2
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0 mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O.XSL mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f(0)
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.f(1)
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f(2)
1 1
.names mainclock.f_dff_Q_D_LUT3_O.XSL mainclock.f(3)
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.O
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_1_D_LUT3_O.XB1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.f_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O.XSL mainclock.f_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.f_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false mainclock.f_dff_Q_3_D_LUT1_O.I0
1 1
.names $false mainclock.f_dff_Q_3_D_LUT1_O.O
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.O
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0 mainclock.f_dff_Q_D_LUT3_O.XA1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_D_LUT3_O.XAB
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0 mainclock.f_dff_Q_D_LUT3_O.XB1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0 mainclock.f_dff_Q_D_LUT3_O.XB2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names power_LUT3_O_5.XAB mux_index(0)
1 1
.names power_LUT3_O_5.XA1 mux_index(1)
1 1
.names power_LUT3_O_5.XSL mux_index(2)
1 1
.names $false mux_index_dffe_Q_D_LUT1_O.I0
1 1
.names $false mux_index_dffe_Q_D_LUT1_O.O
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.XA1
1 1
.names power_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O.XA2
1 1
.names power_LUT3_O_5.XA1 mux_index_dffe_Q_D_LUT3_O.XAB
1 1
.names power_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O.XB1
1 1
.names power_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O.XB2
1 1
.names power_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.I0
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.I1
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.I2
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.O
1 1
.names power_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O_1.XA1
1 1
.names power_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O_1.XA2
1 1
.names power_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O_1.XAB
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.XB1
1 1
.names power_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O_1.XB2
1 1
.names power_LUT3_O_5.XA1 mux_index_dffe_Q_D_LUT3_O_1.XSL
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB mux_index_dffe_Q_EN
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2 mux_index_dffe_Q_EN_LUT3_O.XAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1 mux_index_dffe_Q_EN_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2
1 1
.names muxdiv(11) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2
1 1
.names muxdiv(12) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names muxdiv(15) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names muxdiv(13) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names muxdiv(14) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_5.XA2 mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_6.XA2 mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XSL muxdiv(0)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XA2 muxdiv(1)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O.XAB muxdiv(10)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 muxdiv(2)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7.XA2 muxdiv(3)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_6.XA2 muxdiv(4)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_5.XA2 muxdiv(5)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4.XA2 muxdiv(6)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_3.XA2 muxdiv(7)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL muxdiv(8)
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 muxdiv(9)
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O.XA1
1 1
.names $true muxdiv_dff_Q_9_D_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT2_O_I0 muxdiv_dff_Q_9_D_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_1.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_1.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_1.O
1 1
.names $true muxdiv_dff_Q_9_D_LUT2_O_1.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_1.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT2_O_1.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_1.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_1.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XSL muxdiv_dff_Q_9_D_LUT2_O_1.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XSL muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XA2 muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O.XB1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1 muxdiv_dff_Q_9_D_LUT3_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 muxdiv_dff_Q_9_D_LUT3_O_1.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 muxdiv_dff_Q_9_D_LUT3_O_1.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_1.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_1_I1 muxdiv_dff_Q_9_D_LUT3_O_1.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL muxdiv_dff_Q_9_D_LUT3_O_2.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL muxdiv_dff_Q_9_D_LUT3_O_2.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_2.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB muxdiv_dff_Q_9_D_LUT3_O_2.XSL
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB muxdiv_dff_Q_9_D_LUT3_O_2_I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4_I1 muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0 muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4.XA2 muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_3.XA2 muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_3.XA2 muxdiv_dff_Q_9_D_LUT3_O_3.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_3.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_3_I1 muxdiv_dff_Q_9_D_LUT3_O_3.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4_I1 muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4.XA2 muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4.XA2 muxdiv_dff_Q_9_D_LUT3_O_4.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_4.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_4_I1 muxdiv_dff_Q_9_D_LUT3_O_4.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_5_I1 muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_5.XA2 muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_5.XA2 muxdiv_dff_Q_9_D_LUT3_O_5.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_5.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_5_I1 muxdiv_dff_Q_9_D_LUT3_O_5.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_6_I1 muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_6.XA2 muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_6.XA2 muxdiv_dff_Q_9_D_LUT3_O_6.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_6.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_6_I1 muxdiv_dff_Q_9_D_LUT3_O_6.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1 muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XB1
1 1
.names $true muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7.XA2 muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7.XA2 muxdiv_dff_Q_9_D_LUT3_O_7.XA1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XAB muxdiv_dff_Q_9_D_LUT3_O_7.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7.XB2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_7_I1 muxdiv_dff_Q_9_D_LUT3_O_7.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XA2
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XSL muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XAB
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB1
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XA2 muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XSL
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_8.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_8.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_8.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_8.O
1 1
.names muxdiv_dff_Q_9_D_LUT3_O_8.XA2 muxdiv_dff_Q_9_D_LUT3_O_8.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_8.XB1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_8.XB2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false paused_dffe_Q_D_LUT1_O.I0
1 1
.names $false paused_dffe_Q_D_LUT1_O.O
1 1
.names $false power_LUT3_O.I0
1 1
.names $false power_LUT3_O.I1
1 1
.names $false power_LUT3_O.I2
1 1
.names $false power_LUT3_O.O
1 1
.names $false power_LUT3_O.XA1
1 1
.names power_LUT3_O_5.XAB power_LUT3_O.XA2
1 1
.names power_LUT3_O_5.XA1 power_LUT3_O.XAB
1 1
.names $false power_LUT3_O.XB1
1 1
.names $false power_LUT3_O.XB2
1 1
.names power_LUT3_O_5.XSL power_LUT3_O.XSL
1 1
.names $false power_LUT3_O_1.I0
1 1
.names $false power_LUT3_O_1.I1
1 1
.names $false power_LUT3_O_1.I2
1 1
.names $false power_LUT3_O_1.O
1 1
.names $false power_LUT3_O_1.XA1
1 1
.names power_LUT3_O_5.XA1 power_LUT3_O_1.XA2
1 1
.names power_LUT3_O_5.XSL power_LUT3_O_1.XAB
1 1
.names $false power_LUT3_O_1.XB1
1 1
.names $false power_LUT3_O_1.XB2
1 1
.names power_LUT3_O_5.XAB power_LUT3_O_1.XSL
1 1
.names $false power_LUT3_O_2.I0
1 1
.names $false power_LUT3_O_2.I1
1 1
.names $false power_LUT3_O_2.I2
1 1
.names $false power_LUT3_O_2.O
1 1
.names power_LUT3_O_5.XAB power_LUT3_O_2.XA1
1 1
.names $false power_LUT3_O_2.XA2
1 1
.names power_LUT3_O_5.XSL power_LUT3_O_2.XAB
1 1
.names $false power_LUT3_O_2.XB1
1 1
.names $false power_LUT3_O_2.XB2
1 1
.names power_LUT3_O_5.XA1 power_LUT3_O_2.XSL
1 1
.names $false power_LUT3_O_3.I0
1 1
.names $false power_LUT3_O_3.I1
1 1
.names $false power_LUT3_O_3.I2
1 1
.names $false power_LUT3_O_3.O
1 1
.names power_LUT3_O_5.XA1 power_LUT3_O_3.XA1
1 1
.names $false power_LUT3_O_3.XA2
1 1
.names power_LUT3_O_5.XAB power_LUT3_O_3.XAB
1 1
.names $false power_LUT3_O_3.XB1
1 1
.names $false power_LUT3_O_3.XB2
1 1
.names power_LUT3_O_5.XSL power_LUT3_O_3.XSL
1 1
.names $false power_LUT3_O_4.I0
1 1
.names $false power_LUT3_O_4.I1
1 1
.names $false power_LUT3_O_4.I2
1 1
.names $false power_LUT3_O_4.O
1 1
.names power_LUT3_O_5.XSL power_LUT3_O_4.XA1
1 1
.names $false power_LUT3_O_4.XA2
1 1
.names power_LUT3_O_5.XAB power_LUT3_O_4.XAB
1 1
.names $false power_LUT3_O_4.XB1
1 1
.names $false power_LUT3_O_4.XB2
1 1
.names power_LUT3_O_5.XA1 power_LUT3_O_4.XSL
1 1
.names $false power_LUT3_O_5.I0
1 1
.names $false power_LUT3_O_5.I1
1 1
.names $false power_LUT3_O_5.I2
1 1
.names $false power_LUT3_O_5.O
1 1
.names $false power_LUT3_O_5.XA2
1 1
.names $false power_LUT3_O_5.XB1
1 1
.names $false power_LUT3_O_5.XB2
1 1
.end
