#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 22:02:29 2018
# Process ID: 8032
# Current directory: C:/Users/89277/Desktop/ve270_hw5/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent196 C:\Users\89277\Desktop\ve270_hw5\project_3\project_3.xpr
# Log file: C:/Users/89277/Desktop/ve270_hw5/project_3/vivado.log
# Journal file: C:/Users/89277/Desktop/ve270_hw5/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 811.070 ; gain = 79.781
update_compile_order -fileset sources_1
lauexit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 22:06:03 2018...
'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q3_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q3_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.srcs/sources_1/new/5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hw3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.srcs/sim_1/new/Q3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q3_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7233250901a24d8e860965760ff1fd8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q3_test_behav xil_defaultlib.Q3_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hw3
Compiling module xil_defaultlib.Q3_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q3_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q3_test_behav -key {Behavioral:sim_1:Functional:Q3_test} -tclbatch {Q3_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Q3_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q3_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 830.199 ; gain = 15.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q3_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q3_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.srcs/sources_1/new/5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hw3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.srcs/sim_1/new/Q3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q3_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7233250901a24d8e860965760ff1fd8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q3_test_behav xil_defaultlib.Q3_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hw3
Compiling module xil_defaultlib.Q3_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q3_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/89277/Desktop/ve270_hw5/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q3_test_behav -key {Behavioral:sim_1:Functional:Q3_test} -tclbatch {Q3_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Q3_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q3_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 841.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 22:05:54 2018...
