// Seed: 117091055
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output uwire id_3,
    input wor id_4
);
  assign id_2 = -1 - 1;
  assign id_2 = id_4;
  logic [7:0] id_6;
  module_0 modCall_1 ();
  assign id_6 = id_6[1];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  initial if (-1) id_2[""] <= 1;
  module_0 modCall_1 ();
endmodule
