|cpu_mul
ALUOUT[0] <= sc_cpu:inst.ALU[0]
ALUOUT[1] <= sc_cpu:inst.ALU[1]
ALUOUT[2] <= sc_cpu:inst.ALU[2]
ALUOUT[3] <= sc_cpu:inst.ALU[3]
ALUOUT[4] <= sc_cpu:inst.ALU[4]
ALUOUT[5] <= sc_cpu:inst.ALU[5]
ALUOUT[6] <= sc_cpu:inst.ALU[6]
ALUOUT[7] <= sc_cpu:inst.ALU[7]
ALUOUT[8] <= sc_cpu:inst.ALU[8]
ALUOUT[9] <= sc_cpu:inst.ALU[9]
ALUOUT[10] <= sc_cpu:inst.ALU[10]
ALUOUT[11] <= sc_cpu:inst.ALU[11]
ALUOUT[12] <= sc_cpu:inst.ALU[12]
ALUOUT[13] <= sc_cpu:inst.ALU[13]
ALUOUT[14] <= sc_cpu:inst.ALU[14]
ALUOUT[15] <= sc_cpu:inst.ALU[15]
ALUOUT[16] <= sc_cpu:inst.ALU[16]
ALUOUT[17] <= sc_cpu:inst.ALU[17]
ALUOUT[18] <= sc_cpu:inst.ALU[18]
ALUOUT[19] <= sc_cpu:inst.ALU[19]
ALUOUT[20] <= sc_cpu:inst.ALU[20]
ALUOUT[21] <= sc_cpu:inst.ALU[21]
ALUOUT[22] <= sc_cpu:inst.ALU[22]
ALUOUT[23] <= sc_cpu:inst.ALU[23]
ALUOUT[24] <= sc_cpu:inst.ALU[24]
ALUOUT[25] <= sc_cpu:inst.ALU[25]
ALUOUT[26] <= sc_cpu:inst.ALU[26]
ALUOUT[27] <= sc_cpu:inst.ALU[27]
ALUOUT[28] <= sc_cpu:inst.ALU[28]
ALUOUT[29] <= sc_cpu:inst.ALU[29]
ALUOUT[30] <= sc_cpu:inst.ALU[30]
ALUOUT[31] <= sc_cpu:inst.ALU[31]
CLOCK => sc_cpu:inst.CLOCK
CLOCK => sc_datamem_mul:inst3.CLK
RESETN => sc_cpu:inst.RESETN
INSTCLOCK => sc_instmem_mul:inst1.CLK
MEMCLK => sc_datamem_mul:inst3.MEMCLK
INSTR[0] <= sc_instmem_mul:inst1.DO[0]
INSTR[1] <= sc_instmem_mul:inst1.DO[1]
INSTR[2] <= sc_instmem_mul:inst1.DO[2]
INSTR[3] <= sc_instmem_mul:inst1.DO[3]
INSTR[4] <= sc_instmem_mul:inst1.DO[4]
INSTR[5] <= sc_instmem_mul:inst1.DO[5]
INSTR[6] <= sc_instmem_mul:inst1.DO[6]
INSTR[7] <= sc_instmem_mul:inst1.DO[7]
INSTR[8] <= sc_instmem_mul:inst1.DO[8]
INSTR[9] <= sc_instmem_mul:inst1.DO[9]
INSTR[10] <= sc_instmem_mul:inst1.DO[10]
INSTR[11] <= sc_instmem_mul:inst1.DO[11]
INSTR[12] <= sc_instmem_mul:inst1.DO[12]
INSTR[13] <= sc_instmem_mul:inst1.DO[13]
INSTR[14] <= sc_instmem_mul:inst1.DO[14]
INSTR[15] <= sc_instmem_mul:inst1.DO[15]
INSTR[16] <= sc_instmem_mul:inst1.DO[16]
INSTR[17] <= sc_instmem_mul:inst1.DO[17]
INSTR[18] <= sc_instmem_mul:inst1.DO[18]
INSTR[19] <= sc_instmem_mul:inst1.DO[19]
INSTR[20] <= sc_instmem_mul:inst1.DO[20]
INSTR[21] <= sc_instmem_mul:inst1.DO[21]
INSTR[22] <= sc_instmem_mul:inst1.DO[22]
INSTR[23] <= sc_instmem_mul:inst1.DO[23]
INSTR[24] <= sc_instmem_mul:inst1.DO[24]
INSTR[25] <= sc_instmem_mul:inst1.DO[25]
INSTR[26] <= sc_instmem_mul:inst1.DO[26]
INSTR[27] <= sc_instmem_mul:inst1.DO[27]
INSTR[28] <= sc_instmem_mul:inst1.DO[28]
INSTR[29] <= sc_instmem_mul:inst1.DO[29]
INSTR[30] <= sc_instmem_mul:inst1.DO[30]
INSTR[31] <= sc_instmem_mul:inst1.DO[31]
MEMOUT[0] <= sc_datamem_mul:inst3.DO[0]
MEMOUT[1] <= sc_datamem_mul:inst3.DO[1]
MEMOUT[2] <= sc_datamem_mul:inst3.DO[2]
MEMOUT[3] <= sc_datamem_mul:inst3.DO[3]
MEMOUT[4] <= sc_datamem_mul:inst3.DO[4]
MEMOUT[5] <= sc_datamem_mul:inst3.DO[5]
MEMOUT[6] <= sc_datamem_mul:inst3.DO[6]
MEMOUT[7] <= sc_datamem_mul:inst3.DO[7]
MEMOUT[8] <= sc_datamem_mul:inst3.DO[8]
MEMOUT[9] <= sc_datamem_mul:inst3.DO[9]
MEMOUT[10] <= sc_datamem_mul:inst3.DO[10]
MEMOUT[11] <= sc_datamem_mul:inst3.DO[11]
MEMOUT[12] <= sc_datamem_mul:inst3.DO[12]
MEMOUT[13] <= sc_datamem_mul:inst3.DO[13]
MEMOUT[14] <= sc_datamem_mul:inst3.DO[14]
MEMOUT[15] <= sc_datamem_mul:inst3.DO[15]
MEMOUT[16] <= sc_datamem_mul:inst3.DO[16]
MEMOUT[17] <= sc_datamem_mul:inst3.DO[17]
MEMOUT[18] <= sc_datamem_mul:inst3.DO[18]
MEMOUT[19] <= sc_datamem_mul:inst3.DO[19]
MEMOUT[20] <= sc_datamem_mul:inst3.DO[20]
MEMOUT[21] <= sc_datamem_mul:inst3.DO[21]
MEMOUT[22] <= sc_datamem_mul:inst3.DO[22]
MEMOUT[23] <= sc_datamem_mul:inst3.DO[23]
MEMOUT[24] <= sc_datamem_mul:inst3.DO[24]
MEMOUT[25] <= sc_datamem_mul:inst3.DO[25]
MEMOUT[26] <= sc_datamem_mul:inst3.DO[26]
MEMOUT[27] <= sc_datamem_mul:inst3.DO[27]
MEMOUT[28] <= sc_datamem_mul:inst3.DO[28]
MEMOUT[29] <= sc_datamem_mul:inst3.DO[29]
MEMOUT[30] <= sc_datamem_mul:inst3.DO[30]
MEMOUT[31] <= sc_datamem_mul:inst3.DO[31]
PC[0] <= sc_cpu:inst.PC[0]
PC[1] <= sc_cpu:inst.PC[1]
PC[2] <= sc_cpu:inst.PC[2]
PC[3] <= sc_cpu:inst.PC[3]
PC[4] <= sc_cpu:inst.PC[4]
PC[5] <= sc_cpu:inst.PC[5]
PC[6] <= sc_cpu:inst.PC[6]
PC[7] <= sc_cpu:inst.PC[7]
PC[8] <= sc_cpu:inst.PC[8]
PC[9] <= sc_cpu:inst.PC[9]
PC[10] <= sc_cpu:inst.PC[10]
PC[11] <= sc_cpu:inst.PC[11]
PC[12] <= sc_cpu:inst.PC[12]
PC[13] <= sc_cpu:inst.PC[13]
PC[14] <= sc_cpu:inst.PC[14]
PC[15] <= sc_cpu:inst.PC[15]
PC[16] <= sc_cpu:inst.PC[16]
PC[17] <= sc_cpu:inst.PC[17]
PC[18] <= sc_cpu:inst.PC[18]
PC[19] <= sc_cpu:inst.PC[19]
PC[20] <= sc_cpu:inst.PC[20]
PC[21] <= sc_cpu:inst.PC[21]
PC[22] <= sc_cpu:inst.PC[22]
PC[23] <= sc_cpu:inst.PC[23]
PC[24] <= sc_cpu:inst.PC[24]
PC[25] <= sc_cpu:inst.PC[25]
PC[26] <= sc_cpu:inst.PC[26]
PC[27] <= sc_cpu:inst.PC[27]
PC[28] <= sc_cpu:inst.PC[28]
PC[29] <= sc_cpu:inst.PC[29]
PC[30] <= sc_cpu:inst.PC[30]
PC[31] <= sc_cpu:inst.PC[31]


|cpu_mul|sc_cpu:inst
WMEM <= Sc_cu:inst.wmem
CLOCK => regfile32x32:inst10.CLK
CLOCK => dffe32:inst9.CLK
RESETN => regfile32x32:inst10.CLRN
RESETN => dffe32:inst9.CLRN
ALU[0] <= ALU:inst7.S[0]
ALU[1] <= ALU:inst7.S[1]
ALU[2] <= ALU:inst7.S[2]
ALU[3] <= ALU:inst7.S[3]
ALU[4] <= ALU:inst7.S[4]
ALU[5] <= ALU:inst7.S[5]
ALU[6] <= ALU:inst7.S[6]
ALU[7] <= ALU:inst7.S[7]
ALU[8] <= ALU:inst7.S[8]
ALU[9] <= ALU:inst7.S[9]
ALU[10] <= ALU:inst7.S[10]
ALU[11] <= ALU:inst7.S[11]
ALU[12] <= ALU:inst7.S[12]
ALU[13] <= ALU:inst7.S[13]
ALU[14] <= ALU:inst7.S[14]
ALU[15] <= ALU:inst7.S[15]
ALU[16] <= ALU:inst7.S[16]
ALU[17] <= ALU:inst7.S[17]
ALU[18] <= ALU:inst7.S[18]
ALU[19] <= ALU:inst7.S[19]
ALU[20] <= ALU:inst7.S[20]
ALU[21] <= ALU:inst7.S[21]
ALU[22] <= ALU:inst7.S[22]
ALU[23] <= ALU:inst7.S[23]
ALU[24] <= ALU:inst7.S[24]
ALU[25] <= ALU:inst7.S[25]
ALU[26] <= ALU:inst7.S[26]
ALU[27] <= ALU:inst7.S[27]
ALU[28] <= ALU:inst7.S[28]
ALU[29] <= ALU:inst7.S[29]
ALU[30] <= ALU:inst7.S[30]
ALU[31] <= ALU:inst7.S[31]
MEM[0] => mux2x32:inst4.A1[0]
MEM[1] => mux2x32:inst4.A1[1]
MEM[2] => mux2x32:inst4.A1[2]
MEM[3] => mux2x32:inst4.A1[3]
MEM[4] => mux2x32:inst4.A1[4]
MEM[5] => mux2x32:inst4.A1[5]
MEM[6] => mux2x32:inst4.A1[6]
MEM[7] => mux2x32:inst4.A1[7]
MEM[8] => mux2x32:inst4.A1[8]
MEM[9] => mux2x32:inst4.A1[9]
MEM[10] => mux2x32:inst4.A1[10]
MEM[11] => mux2x32:inst4.A1[11]
MEM[12] => mux2x32:inst4.A1[12]
MEM[13] => mux2x32:inst4.A1[13]
MEM[14] => mux2x32:inst4.A1[14]
MEM[15] => mux2x32:inst4.A1[15]
MEM[16] => mux2x32:inst4.A1[16]
MEM[17] => mux2x32:inst4.A1[17]
MEM[18] => mux2x32:inst4.A1[18]
MEM[19] => mux2x32:inst4.A1[19]
MEM[20] => mux2x32:inst4.A1[20]
MEM[21] => mux2x32:inst4.A1[21]
MEM[22] => mux2x32:inst4.A1[22]
MEM[23] => mux2x32:inst4.A1[23]
MEM[24] => mux2x32:inst4.A1[24]
MEM[25] => mux2x32:inst4.A1[25]
MEM[26] => mux2x32:inst4.A1[26]
MEM[27] => mux2x32:inst4.A1[27]
MEM[28] => mux2x32:inst4.A1[28]
MEM[29] => mux2x32:inst4.A1[29]
MEM[30] => mux2x32:inst4.A1[30]
MEM[31] => mux2x32:inst4.A1[31]
PC[0] <= dffe32:inst9.Q[0]
PC[1] <= dffe32:inst9.Q[1]
PC[2] <= dffe32:inst9.Q[2]
PC[3] <= dffe32:inst9.Q[3]
PC[4] <= dffe32:inst9.Q[4]
PC[5] <= dffe32:inst9.Q[5]
PC[6] <= dffe32:inst9.Q[6]
PC[7] <= dffe32:inst9.Q[7]
PC[8] <= dffe32:inst9.Q[8]
PC[9] <= dffe32:inst9.Q[9]
PC[10] <= dffe32:inst9.Q[10]
PC[11] <= dffe32:inst9.Q[11]
PC[12] <= dffe32:inst9.Q[12]
PC[13] <= dffe32:inst9.Q[13]
PC[14] <= dffe32:inst9.Q[14]
PC[15] <= dffe32:inst9.Q[15]
PC[16] <= dffe32:inst9.Q[16]
PC[17] <= dffe32:inst9.Q[17]
PC[18] <= dffe32:inst9.Q[18]
PC[19] <= dffe32:inst9.Q[19]
PC[20] <= dffe32:inst9.Q[20]
PC[21] <= dffe32:inst9.Q[21]
PC[22] <= dffe32:inst9.Q[22]
PC[23] <= dffe32:inst9.Q[23]
PC[24] <= dffe32:inst9.Q[24]
PC[25] <= dffe32:inst9.Q[25]
PC[26] <= dffe32:inst9.Q[26]
PC[27] <= dffe32:inst9.Q[27]
PC[28] <= dffe32:inst9.Q[28]
PC[29] <= dffe32:inst9.Q[29]
PC[30] <= dffe32:inst9.Q[30]
PC[31] <= dffe32:inst9.Q[31]
INSTR[0] => mux2x32:inst6.A1[0]
INSTR[0] => Sc_cu:inst.FUNC[0]
INSTR[0] => add32:inst14.B[2]
INSTR[0] => mux4x32:inst8.A[3][2]
INSTR[1] => mux2x32:inst6.A1[1]
INSTR[1] => Sc_cu:inst.FUNC[1]
INSTR[1] => add32:inst14.B[3]
INSTR[1] => mux4x32:inst8.A[3][3]
INSTR[2] => mux2x32:inst6.A1[2]
INSTR[2] => Sc_cu:inst.FUNC[2]
INSTR[2] => add32:inst14.B[4]
INSTR[2] => mux4x32:inst8.A[3][4]
INSTR[3] => mux2x32:inst6.A1[3]
INSTR[3] => Sc_cu:inst.FUNC[3]
INSTR[3] => add32:inst14.B[5]
INSTR[3] => mux4x32:inst8.A[3][5]
INSTR[4] => mux2x32:inst6.A1[4]
INSTR[4] => Sc_cu:inst.FUNC[4]
INSTR[4] => add32:inst14.B[6]
INSTR[4] => mux4x32:inst8.A[3][6]
INSTR[5] => mux2x32:inst6.A1[5]
INSTR[5] => Sc_cu:inst.FUNC[5]
INSTR[5] => add32:inst14.B[7]
INSTR[5] => mux4x32:inst8.A[3][7]
INSTR[6] => mux2x32:inst5.A1[0]
INSTR[6] => mux2x32:inst6.A1[6]
INSTR[6] => add32:inst14.B[8]
INSTR[6] => mux4x32:inst8.A[3][8]
INSTR[7] => mux2x32:inst5.A1[1]
INSTR[7] => mux2x32:inst6.A1[7]
INSTR[7] => add32:inst14.B[9]
INSTR[7] => mux4x32:inst8.A[3][9]
INSTR[8] => mux2x32:inst5.A1[2]
INSTR[8] => mux2x32:inst6.A1[8]
INSTR[8] => add32:inst14.B[10]
INSTR[8] => mux4x32:inst8.A[3][10]
INSTR[9] => mux2x32:inst5.A1[3]
INSTR[9] => mux2x32:inst6.A1[9]
INSTR[9] => add32:inst14.B[11]
INSTR[9] => mux4x32:inst8.A[3][11]
INSTR[10] => mux2x32:inst5.A1[4]
INSTR[10] => mux2x32:inst6.A1[10]
INSTR[10] => add32:inst14.B[12]
INSTR[10] => mux4x32:inst8.A[3][12]
INSTR[11] => mux2x5:inst1.A0[0]
INSTR[11] => mux2x32:inst6.A1[11]
INSTR[11] => add32:inst14.B[13]
INSTR[11] => mux4x32:inst8.A[3][13]
INSTR[12] => mux2x5:inst1.A0[1]
INSTR[12] => mux2x32:inst6.A1[12]
INSTR[12] => add32:inst14.B[14]
INSTR[12] => mux4x32:inst8.A[3][14]
INSTR[13] => mux2x5:inst1.A0[2]
INSTR[13] => mux2x32:inst6.A1[13]
INSTR[13] => add32:inst14.B[15]
INSTR[13] => mux4x32:inst8.A[3][15]
INSTR[14] => mux2x5:inst1.A0[3]
INSTR[14] => mux2x32:inst6.A1[14]
INSTR[14] => add32:inst14.B[16]
INSTR[14] => mux4x32:inst8.A[3][16]
INSTR[15] => mux2x5:inst1.A0[4]
INSTR[15] => inst11.IN0
INSTR[15] => mux2x32:inst6.A1[15]
INSTR[15] => add32:inst14.B[17]
INSTR[15] => mux4x32:inst8.A[3][17]
INSTR[16] => mux2x5:inst1.A1[0]
INSTR[16] => regfile32x32:inst10.N2[0]
INSTR[16] => mux4x32:inst8.A[3][18]
INSTR[17] => mux2x5:inst1.A1[1]
INSTR[17] => regfile32x32:inst10.N2[1]
INSTR[17] => mux4x32:inst8.A[3][19]
INSTR[18] => mux2x5:inst1.A1[2]
INSTR[18] => regfile32x32:inst10.N2[2]
INSTR[18] => mux4x32:inst8.A[3][20]
INSTR[19] => mux2x5:inst1.A1[3]
INSTR[19] => regfile32x32:inst10.N2[3]
INSTR[19] => mux4x32:inst8.A[3][21]
INSTR[20] => mux2x5:inst1.A1[4]
INSTR[20] => regfile32x32:inst10.N2[4]
INSTR[20] => mux4x32:inst8.A[3][22]
INSTR[21] => regfile32x32:inst10.N1[0]
INSTR[21] => mux4x32:inst8.A[3][23]
INSTR[22] => regfile32x32:inst10.N1[1]
INSTR[22] => mux4x32:inst8.A[3][24]
INSTR[23] => regfile32x32:inst10.N1[2]
INSTR[23] => mux4x32:inst8.A[3][25]
INSTR[24] => regfile32x32:inst10.N1[3]
INSTR[24] => mux4x32:inst8.A[3][26]
INSTR[25] => regfile32x32:inst10.N1[4]
INSTR[25] => mux4x32:inst8.A[3][27]
INSTR[26] => Sc_cu:inst.OP[0]
INSTR[27] => Sc_cu:inst.OP[1]
INSTR[28] => Sc_cu:inst.OP[2]
INSTR[29] => Sc_cu:inst.OP[3]
INSTR[30] => Sc_cu:inst.OP[4]
INSTR[31] => Sc_cu:inst.OP[5]
DATA[0] <= regfile32x32:inst10.Q2[0]
DATA[1] <= regfile32x32:inst10.Q2[1]
DATA[2] <= regfile32x32:inst10.Q2[2]
DATA[3] <= regfile32x32:inst10.Q2[3]
DATA[4] <= regfile32x32:inst10.Q2[4]
DATA[5] <= regfile32x32:inst10.Q2[5]
DATA[6] <= regfile32x32:inst10.Q2[6]
DATA[7] <= regfile32x32:inst10.Q2[7]
DATA[8] <= regfile32x32:inst10.Q2[8]
DATA[9] <= regfile32x32:inst10.Q2[9]
DATA[10] <= regfile32x32:inst10.Q2[10]
DATA[11] <= regfile32x32:inst10.Q2[11]
DATA[12] <= regfile32x32:inst10.Q2[12]
DATA[13] <= regfile32x32:inst10.Q2[13]
DATA[14] <= regfile32x32:inst10.Q2[14]
DATA[15] <= regfile32x32:inst10.Q2[15]
DATA[16] <= regfile32x32:inst10.Q2[16]
DATA[17] <= regfile32x32:inst10.Q2[17]
DATA[18] <= regfile32x32:inst10.Q2[18]
DATA[19] <= regfile32x32:inst10.Q2[19]
DATA[20] <= regfile32x32:inst10.Q2[20]
DATA[21] <= regfile32x32:inst10.Q2[21]
DATA[22] <= regfile32x32:inst10.Q2[22]
DATA[23] <= regfile32x32:inst10.Q2[23]
DATA[24] <= regfile32x32:inst10.Q2[24]
DATA[25] <= regfile32x32:inst10.Q2[25]
DATA[26] <= regfile32x32:inst10.Q2[26]
DATA[27] <= regfile32x32:inst10.Q2[27]
DATA[28] <= regfile32x32:inst10.Q2[28]
DATA[29] <= regfile32x32:inst10.Q2[29]
DATA[30] <= regfile32x32:inst10.Q2[30]
DATA[31] <= regfile32x32:inst10.Q2[31]


|cpu_mul|sc_cpu:inst|Sc_cu:inst
wmem <= SW.DB_MAX_OUTPUT_PORT_TYPE
FUNC[0] => instdec:inst.FUNC[0]
FUNC[1] => instdec:inst.FUNC[1]
FUNC[2] => instdec:inst.FUNC[2]
FUNC[3] => instdec:inst.FUNC[3]
FUNC[4] => instdec:inst.FUNC[4]
FUNC[5] => instdec:inst.FUNC[5]
OP[0] => instdec:inst.OP[0]
OP[1] => instdec:inst.OP[1]
OP[2] => instdec:inst.OP[2]
OP[3] => instdec:inst.OP[3]
OP[4] => instdec:inst.OP[4]
OP[5] => instdec:inst.OP[5]
wreg <= inst18.DB_MAX_OUTPUT_PORT_TYPE
regrt <= inst28.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= LW.DB_MAX_OUTPUT_PORT_TYPE
shift <= inst27.DB_MAX_OUTPUT_PORT_TYPE
call <= JAL.DB_MAX_OUTPUT_PORT_TYPE
sext <= inst16.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= inst12.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= SRA.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Z => inst21.IN1
Z => inst26.IN0


|cpu_mul|sc_cpu:inst|Sc_cu:inst|instdec:inst
ADD <= inst17.DB_MAX_OUTPUT_PORT_TYPE
OP[0] => inst[0].IN0
OP[0] => inst38.IN5
OP[0] => inst42.IN5
OP[0] => inst44.IN5
OP[0] => inst48.IN5
OP[0] => inst50.IN5
OP[0] => inst54.IN5
OP[1] => inst[1].IN0
OP[1] => inst40.IN4
OP[1] => inst42.IN4
OP[1] => inst44.IN4
OP[1] => inst50.IN4
OP[1] => inst52.IN4
OP[1] => inst54.IN4
OP[2] => inst[2].IN0
OP[2] => inst38.IN3
OP[2] => inst36.IN3
OP[2] => inst40.IN3
OP[2] => inst46.IN3
OP[2] => inst48.IN3
OP[2] => inst50.IN3
OP[3] => inst[3].IN0
OP[3] => inst38.IN0
OP[3] => inst34.IN0
OP[3] => inst36.IN0
OP[3] => inst40.IN0
OP[3] => inst44.IN0
OP[3] => inst50.IN0
OP[4] => inst[4].IN0
OP[5] => inst[5].IN0
OP[5] => inst42.IN1
OP[5] => inst44.IN1
FUNC[0] => inst2[0].IN0
FUNC[0] => inst22.IN5
FUNC[0] => inst30.IN5
FUNC[1] => inst2[1].IN0
FUNC[1] => inst18.IN4
FUNC[1] => inst24.IN4
FUNC[1] => inst28.IN4
FUNC[1] => inst30.IN4
FUNC[2] => inst2[2].IN0
FUNC[2] => inst20.IN3
FUNC[2] => inst22.IN3
FUNC[2] => inst24.IN3
FUNC[3] => inst2[3].IN0
FUNC[3] => inst32.IN0
FUNC[4] => inst2[4].IN0
FUNC[5] => inst2[5].IN0
FUNC[5] => inst16.IN1
FUNC[5] => inst18.IN1
FUNC[5] => inst20.IN1
FUNC[5] => inst22.IN1
FUNC[5] => inst24.IN1
SUB <= inst19.DB_MAX_OUTPUT_PORT_TYPE
AND <= inst21.DB_MAX_OUTPUT_PORT_TYPE
OR <= inst23.DB_MAX_OUTPUT_PORT_TYPE
XOR <= inst25.DB_MAX_OUTPUT_PORT_TYPE
SLL <= inst27.DB_MAX_OUTPUT_PORT_TYPE
SRL <= inst29.DB_MAX_OUTPUT_PORT_TYPE
SRA <= inst31.DB_MAX_OUTPUT_PORT_TYPE
JR <= inst33.DB_MAX_OUTPUT_PORT_TYPE
ORI <= inst38.DB_MAX_OUTPUT_PORT_TYPE
ADDI <= inst34.DB_MAX_OUTPUT_PORT_TYPE
ANDI <= inst36.DB_MAX_OUTPUT_PORT_TYPE
XORI <= inst40.DB_MAX_OUTPUT_PORT_TYPE
LW <= inst42.DB_MAX_OUTPUT_PORT_TYPE
SW <= inst44.DB_MAX_OUTPUT_PORT_TYPE
BEQ <= inst46.DB_MAX_OUTPUT_PORT_TYPE
BNE <= inst48.DB_MAX_OUTPUT_PORT_TYPE
LUI <= inst50.DB_MAX_OUTPUT_PORT_TYPE
J <= inst52.DB_MAX_OUTPUT_PORT_TYPE
JAL <= inst54.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7
Z <= zero:inst10.Z
S[0] <= mux4x32:inst9.Y[0]
S[1] <= mux4x32:inst9.Y[1]
S[2] <= mux4x32:inst9.Y[2]
S[3] <= mux4x32:inst9.Y[3]
S[4] <= mux4x32:inst9.Y[4]
S[5] <= mux4x32:inst9.Y[5]
S[6] <= mux4x32:inst9.Y[6]
S[7] <= mux4x32:inst9.Y[7]
S[8] <= mux4x32:inst9.Y[8]
S[9] <= mux4x32:inst9.Y[9]
S[10] <= mux4x32:inst9.Y[10]
S[11] <= mux4x32:inst9.Y[11]
S[12] <= mux4x32:inst9.Y[12]
S[13] <= mux4x32:inst9.Y[13]
S[14] <= mux4x32:inst9.Y[14]
S[15] <= mux4x32:inst9.Y[15]
S[16] <= mux4x32:inst9.Y[16]
S[17] <= mux4x32:inst9.Y[17]
S[18] <= mux4x32:inst9.Y[18]
S[19] <= mux4x32:inst9.Y[19]
S[20] <= mux4x32:inst9.Y[20]
S[21] <= mux4x32:inst9.Y[21]
S[22] <= mux4x32:inst9.Y[22]
S[23] <= mux4x32:inst9.Y[23]
S[24] <= mux4x32:inst9.Y[24]
S[25] <= mux4x32:inst9.Y[25]
S[26] <= mux4x32:inst9.Y[26]
S[27] <= mux4x32:inst9.Y[27]
S[28] <= mux4x32:inst9.Y[28]
S[29] <= mux4x32:inst9.Y[29]
S[30] <= mux4x32:inst9.Y[30]
S[31] <= mux4x32:inst9.Y[31]
ALUC[0] => mux4x32:inst9.S[0]
ALUC[1] => mux4x32:inst9.S[1]
ALUC[2] => addsub32:inst.SUB
ALUC[2] => mux2x32:inst1.S
ALUC[2] => mux2x32:inst4.S
ALUC[2] => shift:inst8.Right
ALUC[3] => shift:inst8.Arith
A[0] => addsub32:inst.A[0]
A[0] => inst2[0].IN0
A[0] => inst3[0].IN1
A[0] => inst5[0].IN0
A[0] => shift:inst8.SA[0]
A[1] => addsub32:inst.A[1]
A[1] => inst2[1].IN0
A[1] => inst3[1].IN1
A[1] => inst5[1].IN0
A[1] => shift:inst8.SA[1]
A[2] => addsub32:inst.A[2]
A[2] => inst2[2].IN0
A[2] => inst3[2].IN1
A[2] => inst5[2].IN0
A[2] => shift:inst8.SA[2]
A[3] => addsub32:inst.A[3]
A[3] => inst2[3].IN0
A[3] => inst3[3].IN1
A[3] => inst5[3].IN0
A[3] => shift:inst8.SA[3]
A[4] => addsub32:inst.A[4]
A[4] => inst2[4].IN0
A[4] => inst3[4].IN1
A[4] => inst5[4].IN0
A[4] => shift:inst8.SA[4]
A[5] => addsub32:inst.A[5]
A[5] => inst2[5].IN0
A[5] => inst3[5].IN1
A[5] => inst5[5].IN0
A[6] => addsub32:inst.A[6]
A[6] => inst2[6].IN0
A[6] => inst3[6].IN1
A[6] => inst5[6].IN0
A[7] => addsub32:inst.A[7]
A[7] => inst2[7].IN0
A[7] => inst3[7].IN1
A[7] => inst5[7].IN0
A[8] => addsub32:inst.A[8]
A[8] => inst2[8].IN0
A[8] => inst3[8].IN1
A[8] => inst5[8].IN0
A[9] => addsub32:inst.A[9]
A[9] => inst2[9].IN0
A[9] => inst3[9].IN1
A[9] => inst5[9].IN0
A[10] => addsub32:inst.A[10]
A[10] => inst2[10].IN0
A[10] => inst3[10].IN1
A[10] => inst5[10].IN0
A[11] => addsub32:inst.A[11]
A[11] => inst2[11].IN0
A[11] => inst3[11].IN1
A[11] => inst5[11].IN0
A[12] => addsub32:inst.A[12]
A[12] => inst2[12].IN0
A[12] => inst3[12].IN1
A[12] => inst5[12].IN0
A[13] => addsub32:inst.A[13]
A[13] => inst2[13].IN0
A[13] => inst3[13].IN1
A[13] => inst5[13].IN0
A[14] => addsub32:inst.A[14]
A[14] => inst2[14].IN0
A[14] => inst3[14].IN1
A[14] => inst5[14].IN0
A[15] => addsub32:inst.A[15]
A[15] => inst2[15].IN0
A[15] => inst3[15].IN1
A[15] => inst5[15].IN0
A[16] => addsub32:inst.A[16]
A[16] => inst2[16].IN0
A[16] => inst3[16].IN1
A[16] => inst5[16].IN0
A[17] => addsub32:inst.A[17]
A[17] => inst2[17].IN0
A[17] => inst3[17].IN1
A[17] => inst5[17].IN0
A[18] => addsub32:inst.A[18]
A[18] => inst2[18].IN0
A[18] => inst3[18].IN1
A[18] => inst5[18].IN0
A[19] => addsub32:inst.A[19]
A[19] => inst2[19].IN0
A[19] => inst3[19].IN1
A[19] => inst5[19].IN0
A[20] => addsub32:inst.A[20]
A[20] => inst2[20].IN0
A[20] => inst3[20].IN1
A[20] => inst5[20].IN0
A[21] => addsub32:inst.A[21]
A[21] => inst2[21].IN0
A[21] => inst3[21].IN1
A[21] => inst5[21].IN0
A[22] => addsub32:inst.A[22]
A[22] => inst2[22].IN0
A[22] => inst3[22].IN1
A[22] => inst5[22].IN0
A[23] => addsub32:inst.A[23]
A[23] => inst2[23].IN0
A[23] => inst3[23].IN1
A[23] => inst5[23].IN0
A[24] => addsub32:inst.A[24]
A[24] => inst2[24].IN0
A[24] => inst3[24].IN1
A[24] => inst5[24].IN0
A[25] => addsub32:inst.A[25]
A[25] => inst2[25].IN0
A[25] => inst3[25].IN1
A[25] => inst5[25].IN0
A[26] => addsub32:inst.A[26]
A[26] => inst2[26].IN0
A[26] => inst3[26].IN1
A[26] => inst5[26].IN0
A[27] => addsub32:inst.A[27]
A[27] => inst2[27].IN0
A[27] => inst3[27].IN1
A[27] => inst5[27].IN0
A[28] => addsub32:inst.A[28]
A[28] => inst2[28].IN0
A[28] => inst3[28].IN1
A[28] => inst5[28].IN0
A[29] => addsub32:inst.A[29]
A[29] => inst2[29].IN0
A[29] => inst3[29].IN1
A[29] => inst5[29].IN0
A[30] => addsub32:inst.A[30]
A[30] => inst2[30].IN0
A[30] => inst3[30].IN1
A[30] => inst5[30].IN0
A[31] => addsub32:inst.A[31]
A[31] => inst2[31].IN0
A[31] => inst3[31].IN1
A[31] => inst5[31].IN0
B[0] => addsub32:inst.B[0]
B[0] => inst2[0].IN1
B[0] => inst3[0].IN0
B[0] => inst5[0].IN1
B[0] => mux2x32:inst4.A1[16]
B[0] => shift:inst8.D[0]
B[1] => addsub32:inst.B[1]
B[1] => inst2[1].IN1
B[1] => inst3[1].IN0
B[1] => inst5[1].IN1
B[1] => mux2x32:inst4.A1[17]
B[1] => shift:inst8.D[1]
B[2] => addsub32:inst.B[2]
B[2] => inst2[2].IN1
B[2] => inst3[2].IN0
B[2] => inst5[2].IN1
B[2] => mux2x32:inst4.A1[18]
B[2] => shift:inst8.D[2]
B[3] => addsub32:inst.B[3]
B[3] => inst2[3].IN1
B[3] => inst3[3].IN0
B[3] => inst5[3].IN1
B[3] => mux2x32:inst4.A1[19]
B[3] => shift:inst8.D[3]
B[4] => addsub32:inst.B[4]
B[4] => inst2[4].IN1
B[4] => inst3[4].IN0
B[4] => inst5[4].IN1
B[4] => mux2x32:inst4.A1[20]
B[4] => shift:inst8.D[4]
B[5] => addsub32:inst.B[5]
B[5] => inst2[5].IN1
B[5] => inst3[5].IN0
B[5] => inst5[5].IN1
B[5] => mux2x32:inst4.A1[21]
B[5] => shift:inst8.D[5]
B[6] => addsub32:inst.B[6]
B[6] => inst2[6].IN1
B[6] => inst3[6].IN0
B[6] => inst5[6].IN1
B[6] => mux2x32:inst4.A1[22]
B[6] => shift:inst8.D[6]
B[7] => addsub32:inst.B[7]
B[7] => inst2[7].IN1
B[7] => inst3[7].IN0
B[7] => inst5[7].IN1
B[7] => mux2x32:inst4.A1[23]
B[7] => shift:inst8.D[7]
B[8] => addsub32:inst.B[8]
B[8] => inst2[8].IN1
B[8] => inst3[8].IN0
B[8] => inst5[8].IN1
B[8] => mux2x32:inst4.A1[24]
B[8] => shift:inst8.D[8]
B[9] => addsub32:inst.B[9]
B[9] => inst2[9].IN1
B[9] => inst3[9].IN0
B[9] => inst5[9].IN1
B[9] => mux2x32:inst4.A1[25]
B[9] => shift:inst8.D[9]
B[10] => addsub32:inst.B[10]
B[10] => inst2[10].IN1
B[10] => inst3[10].IN0
B[10] => inst5[10].IN1
B[10] => mux2x32:inst4.A1[26]
B[10] => shift:inst8.D[10]
B[11] => addsub32:inst.B[11]
B[11] => inst2[11].IN1
B[11] => inst3[11].IN0
B[11] => inst5[11].IN1
B[11] => mux2x32:inst4.A1[27]
B[11] => shift:inst8.D[11]
B[12] => addsub32:inst.B[12]
B[12] => inst2[12].IN1
B[12] => inst3[12].IN0
B[12] => inst5[12].IN1
B[12] => mux2x32:inst4.A1[28]
B[12] => shift:inst8.D[12]
B[13] => addsub32:inst.B[13]
B[13] => inst2[13].IN1
B[13] => inst3[13].IN0
B[13] => inst5[13].IN1
B[13] => mux2x32:inst4.A1[29]
B[13] => shift:inst8.D[13]
B[14] => addsub32:inst.B[14]
B[14] => inst2[14].IN1
B[14] => inst3[14].IN0
B[14] => inst5[14].IN1
B[14] => mux2x32:inst4.A1[30]
B[14] => shift:inst8.D[14]
B[15] => addsub32:inst.B[15]
B[15] => inst2[15].IN1
B[15] => inst3[15].IN0
B[15] => inst5[15].IN1
B[15] => mux2x32:inst4.A1[31]
B[15] => shift:inst8.D[15]
B[16] => addsub32:inst.B[16]
B[16] => inst2[16].IN1
B[16] => inst3[16].IN0
B[16] => inst5[16].IN1
B[16] => shift:inst8.D[16]
B[17] => addsub32:inst.B[17]
B[17] => inst2[17].IN1
B[17] => inst3[17].IN0
B[17] => inst5[17].IN1
B[17] => shift:inst8.D[17]
B[18] => addsub32:inst.B[18]
B[18] => inst2[18].IN1
B[18] => inst3[18].IN0
B[18] => inst5[18].IN1
B[18] => shift:inst8.D[18]
B[19] => addsub32:inst.B[19]
B[19] => inst2[19].IN1
B[19] => inst3[19].IN0
B[19] => inst5[19].IN1
B[19] => shift:inst8.D[19]
B[20] => addsub32:inst.B[20]
B[20] => inst2[20].IN1
B[20] => inst3[20].IN0
B[20] => inst5[20].IN1
B[20] => shift:inst8.D[20]
B[21] => addsub32:inst.B[21]
B[21] => inst2[21].IN1
B[21] => inst3[21].IN0
B[21] => inst5[21].IN1
B[21] => shift:inst8.D[21]
B[22] => addsub32:inst.B[22]
B[22] => inst2[22].IN1
B[22] => inst3[22].IN0
B[22] => inst5[22].IN1
B[22] => shift:inst8.D[22]
B[23] => addsub32:inst.B[23]
B[23] => inst2[23].IN1
B[23] => inst3[23].IN0
B[23] => inst5[23].IN1
B[23] => shift:inst8.D[23]
B[24] => addsub32:inst.B[24]
B[24] => inst2[24].IN1
B[24] => inst3[24].IN0
B[24] => inst5[24].IN1
B[24] => shift:inst8.D[24]
B[25] => addsub32:inst.B[25]
B[25] => inst2[25].IN1
B[25] => inst3[25].IN0
B[25] => inst5[25].IN1
B[25] => shift:inst8.D[25]
B[26] => addsub32:inst.B[26]
B[26] => inst2[26].IN1
B[26] => inst3[26].IN0
B[26] => inst5[26].IN1
B[26] => shift:inst8.D[26]
B[27] => addsub32:inst.B[27]
B[27] => inst2[27].IN1
B[27] => inst3[27].IN0
B[27] => inst5[27].IN1
B[27] => shift:inst8.D[27]
B[28] => addsub32:inst.B[28]
B[28] => inst2[28].IN1
B[28] => inst3[28].IN0
B[28] => inst5[28].IN1
B[28] => shift:inst8.D[28]
B[29] => addsub32:inst.B[29]
B[29] => inst2[29].IN1
B[29] => inst3[29].IN0
B[29] => inst5[29].IN1
B[29] => shift:inst8.D[29]
B[30] => addsub32:inst.B[30]
B[30] => inst2[30].IN1
B[30] => inst3[30].IN0
B[30] => inst5[30].IN1
B[30] => shift:inst8.D[30]
B[31] => addsub32:inst.B[31]
B[31] => inst2[31].IN1
B[31] => inst3[31].IN0
B[31] => inst5[31].IN1
B[31] => shift:inst8.D[31]


|cpu_mul|sc_cpu:inst|ALU:inst7|zero:inst10
Z <= inst6.DB_MAX_OUTPUT_PORT_TYPE
S[0] => inst.IN0
S[1] => inst.IN2
S[2] => inst.IN1
S[3] => inst.IN3
S[4] => inst.IN5
S[5] => inst.IN4
S[6] => inst.IN6
S[7] => inst.IN7
S[8] => inst3.IN0
S[9] => inst3.IN2
S[10] => inst3.IN1
S[11] => inst3.IN3
S[12] => inst3.IN5
S[13] => inst3.IN4
S[14] => inst3.IN6
S[15] => inst3.IN7
S[16] => inst4.IN0
S[17] => inst4.IN2
S[18] => inst4.IN1
S[19] => inst4.IN3
S[20] => inst4.IN5
S[21] => inst4.IN4
S[22] => inst4.IN6
S[23] => inst4.IN7
S[24] => inst5.IN0
S[25] => inst5.IN2
S[26] => inst5.IN1
S[27] => inst5.IN3
S[28] => inst5.IN5
S[29] => inst5.IN4
S[30] => inst5.IN6
S[31] => inst5.IN7


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst
COUT <= add32:inst.COUT
SUB => add32:inst.CIN
SUB => inst3[31].IN1
SUB => inst3[30].IN1
SUB => inst3[29].IN1
SUB => inst3[28].IN1
SUB => inst3[27].IN1
SUB => inst3[26].IN1
SUB => inst3[25].IN1
SUB => inst3[24].IN1
SUB => inst3[23].IN1
SUB => inst3[22].IN1
SUB => inst3[21].IN1
SUB => inst3[20].IN1
SUB => inst3[19].IN1
SUB => inst3[18].IN1
SUB => inst3[17].IN1
SUB => inst3[16].IN1
SUB => inst3[15].IN1
SUB => inst3[14].IN1
SUB => inst3[13].IN1
SUB => inst3[12].IN1
SUB => inst3[11].IN1
SUB => inst3[10].IN1
SUB => inst3[9].IN1
SUB => inst3[8].IN1
SUB => inst3[7].IN1
SUB => inst3[6].IN1
SUB => inst3[5].IN1
SUB => inst3[4].IN1
SUB => inst3[3].IN1
SUB => inst3[2].IN1
SUB => inst3[1].IN1
SUB => inst3[0].IN1
A[0] => add32:inst.A[0]
A[1] => add32:inst.A[1]
A[2] => add32:inst.A[2]
A[3] => add32:inst.A[3]
A[4] => add32:inst.A[4]
A[5] => add32:inst.A[5]
A[6] => add32:inst.A[6]
A[7] => add32:inst.A[7]
A[8] => add32:inst.A[8]
A[9] => add32:inst.A[9]
A[10] => add32:inst.A[10]
A[11] => add32:inst.A[11]
A[12] => add32:inst.A[12]
A[13] => add32:inst.A[13]
A[14] => add32:inst.A[14]
A[15] => add32:inst.A[15]
A[16] => add32:inst.A[16]
A[17] => add32:inst.A[17]
A[18] => add32:inst.A[18]
A[19] => add32:inst.A[19]
A[20] => add32:inst.A[20]
A[21] => add32:inst.A[21]
A[22] => add32:inst.A[22]
A[23] => add32:inst.A[23]
A[24] => add32:inst.A[24]
A[25] => add32:inst.A[25]
A[26] => add32:inst.A[26]
A[27] => add32:inst.A[27]
A[28] => add32:inst.A[28]
A[29] => add32:inst.A[29]
A[30] => add32:inst.A[30]
A[31] => add32:inst.A[31]
B[0] => inst3[0].IN0
B[1] => inst3[1].IN0
B[2] => inst3[2].IN0
B[3] => inst3[3].IN0
B[4] => inst3[4].IN0
B[5] => inst3[5].IN0
B[6] => inst3[6].IN0
B[7] => inst3[7].IN0
B[8] => inst3[8].IN0
B[9] => inst3[9].IN0
B[10] => inst3[10].IN0
B[11] => inst3[11].IN0
B[12] => inst3[12].IN0
B[13] => inst3[13].IN0
B[14] => inst3[14].IN0
B[15] => inst3[15].IN0
B[16] => inst3[16].IN0
B[17] => inst3[17].IN0
B[18] => inst3[18].IN0
B[19] => inst3[19].IN0
B[20] => inst3[20].IN0
B[21] => inst3[21].IN0
B[22] => inst3[22].IN0
B[23] => inst3[23].IN0
B[24] => inst3[24].IN0
B[25] => inst3[25].IN0
B[26] => inst3[26].IN0
B[27] => inst3[27].IN0
B[28] => inst3[28].IN0
B[29] => inst3[29].IN0
B[30] => inst3[30].IN0
B[31] => inst3[31].IN0
S[0] <= add32:inst.S[0]
S[1] <= add32:inst.S[1]
S[2] <= add32:inst.S[2]
S[3] <= add32:inst.S[3]
S[4] <= add32:inst.S[4]
S[5] <= add32:inst.S[5]
S[6] <= add32:inst.S[6]
S[7] <= add32:inst.S[7]
S[8] <= add32:inst.S[8]
S[9] <= add32:inst.S[9]
S[10] <= add32:inst.S[10]
S[11] <= add32:inst.S[11]
S[12] <= add32:inst.S[12]
S[13] <= add32:inst.S[13]
S[14] <= add32:inst.S[14]
S[15] <= add32:inst.S[15]
S[16] <= add32:inst.S[16]
S[17] <= add32:inst.S[17]
S[18] <= add32:inst.S[18]
S[19] <= add32:inst.S[19]
S[20] <= add32:inst.S[20]
S[21] <= add32:inst.S[21]
S[22] <= add32:inst.S[22]
S[23] <= add32:inst.S[23]
S[24] <= add32:inst.S[24]
S[25] <= add32:inst.S[25]
S[26] <= add32:inst.S[26]
S[27] <= add32:inst.S[27]
S[28] <= add32:inst.S[28]
S[29] <= add32:inst.S[29]
S[30] <= add32:inst.S[30]
S[31] <= add32:inst.S[31]


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst
COUT <= add8:inst4.COUT
CIN => add8:inst1.CIN
A[0] => add8:inst1.A[0]
A[1] => add8:inst1.A[1]
A[2] => add8:inst1.A[2]
A[3] => add8:inst1.A[3]
A[4] => add8:inst1.A[4]
A[5] => add8:inst1.A[5]
A[6] => add8:inst1.A[6]
A[7] => add8:inst1.A[7]
A[8] => add8:inst2.A[0]
A[9] => add8:inst2.A[1]
A[10] => add8:inst2.A[2]
A[11] => add8:inst2.A[3]
A[12] => add8:inst2.A[4]
A[13] => add8:inst2.A[5]
A[14] => add8:inst2.A[6]
A[15] => add8:inst2.A[7]
A[16] => add8:inst3.A[0]
A[17] => add8:inst3.A[1]
A[18] => add8:inst3.A[2]
A[19] => add8:inst3.A[3]
A[20] => add8:inst3.A[4]
A[21] => add8:inst3.A[5]
A[22] => add8:inst3.A[6]
A[23] => add8:inst3.A[7]
A[24] => add8:inst4.A[0]
A[25] => add8:inst4.A[1]
A[26] => add8:inst4.A[2]
A[27] => add8:inst4.A[3]
A[28] => add8:inst4.A[4]
A[29] => add8:inst4.A[5]
A[30] => add8:inst4.A[6]
A[31] => add8:inst4.A[7]
B[0] => add8:inst1.B[0]
B[1] => add8:inst1.B[1]
B[2] => add8:inst1.B[2]
B[3] => add8:inst1.B[3]
B[4] => add8:inst1.B[4]
B[5] => add8:inst1.B[5]
B[6] => add8:inst1.B[6]
B[7] => add8:inst1.B[7]
B[8] => add8:inst2.B[0]
B[9] => add8:inst2.B[1]
B[10] => add8:inst2.B[2]
B[11] => add8:inst2.B[3]
B[12] => add8:inst2.B[4]
B[13] => add8:inst2.B[5]
B[14] => add8:inst2.B[6]
B[15] => add8:inst2.B[7]
B[16] => add8:inst3.B[0]
B[17] => add8:inst3.B[1]
B[18] => add8:inst3.B[2]
B[19] => add8:inst3.B[3]
B[20] => add8:inst3.B[4]
B[21] => add8:inst3.B[5]
B[22] => add8:inst3.B[6]
B[23] => add8:inst3.B[7]
B[24] => add8:inst4.B[0]
B[25] => add8:inst4.B[1]
B[26] => add8:inst4.B[2]
B[27] => add8:inst4.B[3]
B[28] => add8:inst4.B[4]
B[29] => add8:inst4.B[5]
B[30] => add8:inst4.B[6]
B[31] => add8:inst4.B[7]
S[0] <= add8:inst1.S[0]
S[1] <= add8:inst1.S[1]
S[2] <= add8:inst1.S[2]
S[3] <= add8:inst1.S[3]
S[4] <= add8:inst1.S[4]
S[5] <= add8:inst1.S[5]
S[6] <= add8:inst1.S[6]
S[7] <= add8:inst1.S[7]
S[8] <= add8:inst2.S[0]
S[9] <= add8:inst2.S[1]
S[10] <= add8:inst2.S[2]
S[11] <= add8:inst2.S[3]
S[12] <= add8:inst2.S[4]
S[13] <= add8:inst2.S[5]
S[14] <= add8:inst2.S[6]
S[15] <= add8:inst2.S[7]
S[16] <= add8:inst3.S[0]
S[17] <= add8:inst3.S[1]
S[18] <= add8:inst3.S[2]
S[19] <= add8:inst3.S[3]
S[20] <= add8:inst3.S[4]
S[21] <= add8:inst3.S[5]
S[22] <= add8:inst3.S[6]
S[23] <= add8:inst3.S[7]
S[24] <= add8:inst4.S[0]
S[25] <= add8:inst4.S[1]
S[26] <= add8:inst4.S[2]
S[27] <= add8:inst4.S[3]
S[28] <= add8:inst4.S[4]
S[29] <= add8:inst4.S[5]
S[30] <= add8:inst4.S[6]
S[31] <= add8:inst4.S[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst4|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst3|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst2|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|addsub32:inst|add32:inst|add8:inst1|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst1|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8
SH[0] <= mux2x32:inst9.Y[0]
SH[1] <= mux2x32:inst9.Y[1]
SH[2] <= mux2x32:inst9.Y[2]
SH[3] <= mux2x32:inst9.Y[3]
SH[4] <= mux2x32:inst9.Y[4]
SH[5] <= mux2x32:inst9.Y[5]
SH[6] <= mux2x32:inst9.Y[6]
SH[7] <= mux2x32:inst9.Y[7]
SH[8] <= mux2x32:inst9.Y[8]
SH[9] <= mux2x32:inst9.Y[9]
SH[10] <= mux2x32:inst9.Y[10]
SH[11] <= mux2x32:inst9.Y[11]
SH[12] <= mux2x32:inst9.Y[12]
SH[13] <= mux2x32:inst9.Y[13]
SH[14] <= mux2x32:inst9.Y[14]
SH[15] <= mux2x32:inst9.Y[15]
SH[16] <= mux2x32:inst9.Y[16]
SH[17] <= mux2x32:inst9.Y[17]
SH[18] <= mux2x32:inst9.Y[18]
SH[19] <= mux2x32:inst9.Y[19]
SH[20] <= mux2x32:inst9.Y[20]
SH[21] <= mux2x32:inst9.Y[21]
SH[22] <= mux2x32:inst9.Y[22]
SH[23] <= mux2x32:inst9.Y[23]
SH[24] <= mux2x32:inst9.Y[24]
SH[25] <= mux2x32:inst9.Y[25]
SH[26] <= mux2x32:inst9.Y[26]
SH[27] <= mux2x32:inst9.Y[27]
SH[28] <= mux2x32:inst9.Y[28]
SH[29] <= mux2x32:inst9.Y[29]
SH[30] <= mux2x32:inst9.Y[30]
SH[31] <= mux2x32:inst9.Y[31]
SA[0] => mux2x32:inst9.S
SA[1] => mux2x32:inst8.S
SA[2] => mux2x32:inst5.S
SA[3] => mux2x32:inst4.S
SA[4] => mux2x32:inst3.S
D[0] => mux2x32:inst3.A0[0]
D[0] => mux2x32:inst.A0[16]
D[1] => mux2x32:inst3.A0[1]
D[1] => mux2x32:inst.A0[17]
D[2] => mux2x32:inst3.A0[2]
D[2] => mux2x32:inst.A0[18]
D[3] => mux2x32:inst3.A0[3]
D[3] => mux2x32:inst.A0[19]
D[4] => mux2x32:inst3.A0[4]
D[4] => mux2x32:inst.A0[20]
D[5] => mux2x32:inst3.A0[5]
D[5] => mux2x32:inst.A0[21]
D[6] => mux2x32:inst3.A0[6]
D[6] => mux2x32:inst.A0[22]
D[7] => mux2x32:inst3.A0[7]
D[7] => mux2x32:inst.A0[23]
D[8] => mux2x32:inst3.A0[8]
D[8] => mux2x32:inst.A0[24]
D[9] => mux2x32:inst3.A0[9]
D[9] => mux2x32:inst.A0[25]
D[10] => mux2x32:inst3.A0[10]
D[10] => mux2x32:inst.A0[26]
D[11] => mux2x32:inst3.A0[11]
D[11] => mux2x32:inst.A0[27]
D[12] => mux2x32:inst3.A0[12]
D[12] => mux2x32:inst.A0[28]
D[13] => mux2x32:inst3.A0[13]
D[13] => mux2x32:inst.A0[29]
D[14] => mux2x32:inst3.A0[14]
D[14] => mux2x32:inst.A0[30]
D[15] => mux2x32:inst3.A0[15]
D[15] => mux2x32:inst.A0[31]
D[16] => mux2x32:inst3.A0[16]
D[16] => mux2x32:inst.A1[0]
D[17] => mux2x32:inst3.A0[17]
D[17] => mux2x32:inst.A1[1]
D[18] => mux2x32:inst3.A0[18]
D[18] => mux2x32:inst.A1[2]
D[19] => mux2x32:inst3.A0[19]
D[19] => mux2x32:inst.A1[3]
D[20] => mux2x32:inst3.A0[20]
D[20] => mux2x32:inst.A1[4]
D[21] => mux2x32:inst3.A0[21]
D[21] => mux2x32:inst.A1[5]
D[22] => mux2x32:inst3.A0[22]
D[22] => mux2x32:inst.A1[6]
D[23] => mux2x32:inst3.A0[23]
D[23] => mux2x32:inst.A1[7]
D[24] => mux2x32:inst3.A0[24]
D[24] => mux2x32:inst.A1[8]
D[25] => mux2x32:inst3.A0[25]
D[25] => mux2x32:inst.A1[9]
D[26] => mux2x32:inst3.A0[26]
D[26] => mux2x32:inst.A1[10]
D[27] => mux2x32:inst3.A0[27]
D[27] => mux2x32:inst.A1[11]
D[28] => mux2x32:inst3.A0[28]
D[28] => mux2x32:inst.A1[12]
D[29] => mux2x32:inst3.A0[29]
D[29] => mux2x32:inst.A1[13]
D[30] => mux2x32:inst3.A0[30]
D[30] => mux2x32:inst.A1[14]
D[31] => mux2x32:inst3.A0[31]
D[31] => inst17.IN0
D[31] => mux2x32:inst.A1[15]
Right => mux2x32:inst.S
Right => mux2x32:inst1.S
Right => mux2x32:inst2.S
Right => mux2x32:inst7.S
Right => mux2x32:inst6.S
Arith => inst17.IN1


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst9|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst8|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst5|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst1|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst7|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|ALU:inst7|shift:inst8|mux2x32:inst6|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst5|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10
Q1[0] <= mux32x32:inst1.Y[0]
Q1[1] <= mux32x32:inst1.Y[1]
Q1[2] <= mux32x32:inst1.Y[2]
Q1[3] <= mux32x32:inst1.Y[3]
Q1[4] <= mux32x32:inst1.Y[4]
Q1[5] <= mux32x32:inst1.Y[5]
Q1[6] <= mux32x32:inst1.Y[6]
Q1[7] <= mux32x32:inst1.Y[7]
Q1[8] <= mux32x32:inst1.Y[8]
Q1[9] <= mux32x32:inst1.Y[9]
Q1[10] <= mux32x32:inst1.Y[10]
Q1[11] <= mux32x32:inst1.Y[11]
Q1[12] <= mux32x32:inst1.Y[12]
Q1[13] <= mux32x32:inst1.Y[13]
Q1[14] <= mux32x32:inst1.Y[14]
Q1[15] <= mux32x32:inst1.Y[15]
Q1[16] <= mux32x32:inst1.Y[16]
Q1[17] <= mux32x32:inst1.Y[17]
Q1[18] <= mux32x32:inst1.Y[18]
Q1[19] <= mux32x32:inst1.Y[19]
Q1[20] <= mux32x32:inst1.Y[20]
Q1[21] <= mux32x32:inst1.Y[21]
Q1[22] <= mux32x32:inst1.Y[22]
Q1[23] <= mux32x32:inst1.Y[23]
Q1[24] <= mux32x32:inst1.Y[24]
Q1[25] <= mux32x32:inst1.Y[25]
Q1[26] <= mux32x32:inst1.Y[26]
Q1[27] <= mux32x32:inst1.Y[27]
Q1[28] <= mux32x32:inst1.Y[28]
Q1[29] <= mux32x32:inst1.Y[29]
Q1[30] <= mux32x32:inst1.Y[30]
Q1[31] <= mux32x32:inst1.Y[31]
CLK => reg32x32:inst.CLK
CLRN => reg32x32:inst.CLRN
D[0] => reg32x32:inst.D[0]
D[1] => reg32x32:inst.D[1]
D[2] => reg32x32:inst.D[2]
D[3] => reg32x32:inst.D[3]
D[4] => reg32x32:inst.D[4]
D[5] => reg32x32:inst.D[5]
D[6] => reg32x32:inst.D[6]
D[7] => reg32x32:inst.D[7]
D[8] => reg32x32:inst.D[8]
D[9] => reg32x32:inst.D[9]
D[10] => reg32x32:inst.D[10]
D[11] => reg32x32:inst.D[11]
D[12] => reg32x32:inst.D[12]
D[13] => reg32x32:inst.D[13]
D[14] => reg32x32:inst.D[14]
D[15] => reg32x32:inst.D[15]
D[16] => reg32x32:inst.D[16]
D[17] => reg32x32:inst.D[17]
D[18] => reg32x32:inst.D[18]
D[19] => reg32x32:inst.D[19]
D[20] => reg32x32:inst.D[20]
D[21] => reg32x32:inst.D[21]
D[22] => reg32x32:inst.D[22]
D[23] => reg32x32:inst.D[23]
D[24] => reg32x32:inst.D[24]
D[25] => reg32x32:inst.D[25]
D[26] => reg32x32:inst.D[26]
D[27] => reg32x32:inst.D[27]
D[28] => reg32x32:inst.D[28]
D[29] => reg32x32:inst.D[29]
D[30] => reg32x32:inst.D[30]
D[31] => reg32x32:inst.D[31]
WE => dec5e:inst2.ENA
N[0] => dec5e:inst2.N[0]
N[1] => dec5e:inst2.N[1]
N[2] => dec5e:inst2.N[2]
N[3] => dec5e:inst2.N[3]
N[4] => dec5e:inst2.N[4]
N1[0] => mux32x32:inst1.S[0]
N1[1] => mux32x32:inst1.S[1]
N1[2] => mux32x32:inst1.S[2]
N1[3] => mux32x32:inst1.S[3]
N1[4] => mux32x32:inst1.S[4]
Q2[0] <= mux32x32:inst3.Y[0]
Q2[1] <= mux32x32:inst3.Y[1]
Q2[2] <= mux32x32:inst3.Y[2]
Q2[3] <= mux32x32:inst3.Y[3]
Q2[4] <= mux32x32:inst3.Y[4]
Q2[5] <= mux32x32:inst3.Y[5]
Q2[6] <= mux32x32:inst3.Y[6]
Q2[7] <= mux32x32:inst3.Y[7]
Q2[8] <= mux32x32:inst3.Y[8]
Q2[9] <= mux32x32:inst3.Y[9]
Q2[10] <= mux32x32:inst3.Y[10]
Q2[11] <= mux32x32:inst3.Y[11]
Q2[12] <= mux32x32:inst3.Y[12]
Q2[13] <= mux32x32:inst3.Y[13]
Q2[14] <= mux32x32:inst3.Y[14]
Q2[15] <= mux32x32:inst3.Y[15]
Q2[16] <= mux32x32:inst3.Y[16]
Q2[17] <= mux32x32:inst3.Y[17]
Q2[18] <= mux32x32:inst3.Y[18]
Q2[19] <= mux32x32:inst3.Y[19]
Q2[20] <= mux32x32:inst3.Y[20]
Q2[21] <= mux32x32:inst3.Y[21]
Q2[22] <= mux32x32:inst3.Y[22]
Q2[23] <= mux32x32:inst3.Y[23]
Q2[24] <= mux32x32:inst3.Y[24]
Q2[25] <= mux32x32:inst3.Y[25]
Q2[26] <= mux32x32:inst3.Y[26]
Q2[27] <= mux32x32:inst3.Y[27]
Q2[28] <= mux32x32:inst3.Y[28]
Q2[29] <= mux32x32:inst3.Y[29]
Q2[30] <= mux32x32:inst3.Y[30]
Q2[31] <= mux32x32:inst3.Y[31]
N2[0] => mux32x32:inst3.S[0]
N2[1] => mux32x32:inst3.S[1]
N2[2] => mux32x32:inst3.S[2]
N2[3] => mux32x32:inst3.S[3]
N2[4] => mux32x32:inst3.S[4]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1
Y[0] <= mux2x32:inst19.Y[0]
Y[1] <= mux2x32:inst19.Y[1]
Y[2] <= mux2x32:inst19.Y[2]
Y[3] <= mux2x32:inst19.Y[3]
Y[4] <= mux2x32:inst19.Y[4]
Y[5] <= mux2x32:inst19.Y[5]
Y[6] <= mux2x32:inst19.Y[6]
Y[7] <= mux2x32:inst19.Y[7]
Y[8] <= mux2x32:inst19.Y[8]
Y[9] <= mux2x32:inst19.Y[9]
Y[10] <= mux2x32:inst19.Y[10]
Y[11] <= mux2x32:inst19.Y[11]
Y[12] <= mux2x32:inst19.Y[12]
Y[13] <= mux2x32:inst19.Y[13]
Y[14] <= mux2x32:inst19.Y[14]
Y[15] <= mux2x32:inst19.Y[15]
Y[16] <= mux2x32:inst19.Y[16]
Y[17] <= mux2x32:inst19.Y[17]
Y[18] <= mux2x32:inst19.Y[18]
Y[19] <= mux2x32:inst19.Y[19]
Y[20] <= mux2x32:inst19.Y[20]
Y[21] <= mux2x32:inst19.Y[21]
Y[22] <= mux2x32:inst19.Y[22]
Y[23] <= mux2x32:inst19.Y[23]
Y[24] <= mux2x32:inst19.Y[24]
Y[25] <= mux2x32:inst19.Y[25]
Y[26] <= mux2x32:inst19.Y[26]
Y[27] <= mux2x32:inst19.Y[27]
Y[28] <= mux2x32:inst19.Y[28]
Y[29] <= mux2x32:inst19.Y[29]
Y[30] <= mux2x32:inst19.Y[30]
Y[31] <= mux2x32:inst19.Y[31]
S[0] => mux4x32:inst.S[0]
S[0] => mux4x32:inst9.S[0]
S[0] => mux4x32:inst10.S[0]
S[0] => mux4x32:inst11.S[0]
S[0] => mux4x32:inst14.S[0]
S[0] => mux4x32:inst15.S[0]
S[0] => mux4x32:inst16.S[0]
S[0] => mux4x32:inst17.S[0]
S[1] => mux4x32:inst.S[1]
S[1] => mux4x32:inst9.S[1]
S[1] => mux4x32:inst10.S[1]
S[1] => mux4x32:inst11.S[1]
S[1] => mux4x32:inst14.S[1]
S[1] => mux4x32:inst15.S[1]
S[1] => mux4x32:inst16.S[1]
S[1] => mux4x32:inst17.S[1]
S[2] => mux4x32:inst13.S[0]
S[2] => mux4x32:inst18.S[0]
S[3] => mux4x32:inst13.S[1]
S[3] => mux4x32:inst18.S[1]
S[4] => mux2x32:inst19.S
A[0][0] => mux4x32:inst.A[0][0]
A[0][1] => mux4x32:inst.A[0][1]
A[0][2] => mux4x32:inst.A[0][2]
A[0][3] => mux4x32:inst.A[0][3]
A[0][4] => mux4x32:inst.A[0][4]
A[0][5] => mux4x32:inst.A[0][5]
A[0][6] => mux4x32:inst.A[0][6]
A[0][7] => mux4x32:inst.A[0][7]
A[0][8] => mux4x32:inst.A[0][8]
A[0][9] => mux4x32:inst.A[0][9]
A[0][10] => mux4x32:inst.A[0][10]
A[0][11] => mux4x32:inst.A[0][11]
A[0][12] => mux4x32:inst.A[0][12]
A[0][13] => mux4x32:inst.A[0][13]
A[0][14] => mux4x32:inst.A[0][14]
A[0][15] => mux4x32:inst.A[0][15]
A[0][16] => mux4x32:inst.A[0][16]
A[0][17] => mux4x32:inst.A[0][17]
A[0][18] => mux4x32:inst.A[0][18]
A[0][19] => mux4x32:inst.A[0][19]
A[0][20] => mux4x32:inst.A[0][20]
A[0][21] => mux4x32:inst.A[0][21]
A[0][22] => mux4x32:inst.A[0][22]
A[0][23] => mux4x32:inst.A[0][23]
A[0][24] => mux4x32:inst.A[0][24]
A[0][25] => mux4x32:inst.A[0][25]
A[0][26] => mux4x32:inst.A[0][26]
A[0][27] => mux4x32:inst.A[0][27]
A[0][28] => mux4x32:inst.A[0][28]
A[0][29] => mux4x32:inst.A[0][29]
A[0][30] => mux4x32:inst.A[0][30]
A[0][31] => mux4x32:inst.A[0][31]
A[1][0] => mux4x32:inst.A[1][0]
A[1][1] => mux4x32:inst.A[1][1]
A[1][2] => mux4x32:inst.A[1][2]
A[1][3] => mux4x32:inst.A[1][3]
A[1][4] => mux4x32:inst.A[1][4]
A[1][5] => mux4x32:inst.A[1][5]
A[1][6] => mux4x32:inst.A[1][6]
A[1][7] => mux4x32:inst.A[1][7]
A[1][8] => mux4x32:inst.A[1][8]
A[1][9] => mux4x32:inst.A[1][9]
A[1][10] => mux4x32:inst.A[1][10]
A[1][11] => mux4x32:inst.A[1][11]
A[1][12] => mux4x32:inst.A[1][12]
A[1][13] => mux4x32:inst.A[1][13]
A[1][14] => mux4x32:inst.A[1][14]
A[1][15] => mux4x32:inst.A[1][15]
A[1][16] => mux4x32:inst.A[1][16]
A[1][17] => mux4x32:inst.A[1][17]
A[1][18] => mux4x32:inst.A[1][18]
A[1][19] => mux4x32:inst.A[1][19]
A[1][20] => mux4x32:inst.A[1][20]
A[1][21] => mux4x32:inst.A[1][21]
A[1][22] => mux4x32:inst.A[1][22]
A[1][23] => mux4x32:inst.A[1][23]
A[1][24] => mux4x32:inst.A[1][24]
A[1][25] => mux4x32:inst.A[1][25]
A[1][26] => mux4x32:inst.A[1][26]
A[1][27] => mux4x32:inst.A[1][27]
A[1][28] => mux4x32:inst.A[1][28]
A[1][29] => mux4x32:inst.A[1][29]
A[1][30] => mux4x32:inst.A[1][30]
A[1][31] => mux4x32:inst.A[1][31]
A[2][0] => mux4x32:inst.A[2][0]
A[2][1] => mux4x32:inst.A[2][1]
A[2][2] => mux4x32:inst.A[2][2]
A[2][3] => mux4x32:inst.A[2][3]
A[2][4] => mux4x32:inst.A[2][4]
A[2][5] => mux4x32:inst.A[2][5]
A[2][6] => mux4x32:inst.A[2][6]
A[2][7] => mux4x32:inst.A[2][7]
A[2][8] => mux4x32:inst.A[2][8]
A[2][9] => mux4x32:inst.A[2][9]
A[2][10] => mux4x32:inst.A[2][10]
A[2][11] => mux4x32:inst.A[2][11]
A[2][12] => mux4x32:inst.A[2][12]
A[2][13] => mux4x32:inst.A[2][13]
A[2][14] => mux4x32:inst.A[2][14]
A[2][15] => mux4x32:inst.A[2][15]
A[2][16] => mux4x32:inst.A[2][16]
A[2][17] => mux4x32:inst.A[2][17]
A[2][18] => mux4x32:inst.A[2][18]
A[2][19] => mux4x32:inst.A[2][19]
A[2][20] => mux4x32:inst.A[2][20]
A[2][21] => mux4x32:inst.A[2][21]
A[2][22] => mux4x32:inst.A[2][22]
A[2][23] => mux4x32:inst.A[2][23]
A[2][24] => mux4x32:inst.A[2][24]
A[2][25] => mux4x32:inst.A[2][25]
A[2][26] => mux4x32:inst.A[2][26]
A[2][27] => mux4x32:inst.A[2][27]
A[2][28] => mux4x32:inst.A[2][28]
A[2][29] => mux4x32:inst.A[2][29]
A[2][30] => mux4x32:inst.A[2][30]
A[2][31] => mux4x32:inst.A[2][31]
A[3][0] => mux4x32:inst.A[3][0]
A[3][1] => mux4x32:inst.A[3][1]
A[3][2] => mux4x32:inst.A[3][2]
A[3][3] => mux4x32:inst.A[3][3]
A[3][4] => mux4x32:inst.A[3][4]
A[3][5] => mux4x32:inst.A[3][5]
A[3][6] => mux4x32:inst.A[3][6]
A[3][7] => mux4x32:inst.A[3][7]
A[3][8] => mux4x32:inst.A[3][8]
A[3][9] => mux4x32:inst.A[3][9]
A[3][10] => mux4x32:inst.A[3][10]
A[3][11] => mux4x32:inst.A[3][11]
A[3][12] => mux4x32:inst.A[3][12]
A[3][13] => mux4x32:inst.A[3][13]
A[3][14] => mux4x32:inst.A[3][14]
A[3][15] => mux4x32:inst.A[3][15]
A[3][16] => mux4x32:inst.A[3][16]
A[3][17] => mux4x32:inst.A[3][17]
A[3][18] => mux4x32:inst.A[3][18]
A[3][19] => mux4x32:inst.A[3][19]
A[3][20] => mux4x32:inst.A[3][20]
A[3][21] => mux4x32:inst.A[3][21]
A[3][22] => mux4x32:inst.A[3][22]
A[3][23] => mux4x32:inst.A[3][23]
A[3][24] => mux4x32:inst.A[3][24]
A[3][25] => mux4x32:inst.A[3][25]
A[3][26] => mux4x32:inst.A[3][26]
A[3][27] => mux4x32:inst.A[3][27]
A[3][28] => mux4x32:inst.A[3][28]
A[3][29] => mux4x32:inst.A[3][29]
A[3][30] => mux4x32:inst.A[3][30]
A[3][31] => mux4x32:inst.A[3][31]
A[4][0] => mux4x32:inst9.A[0][0]
A[4][1] => mux4x32:inst9.A[0][1]
A[4][2] => mux4x32:inst9.A[0][2]
A[4][3] => mux4x32:inst9.A[0][3]
A[4][4] => mux4x32:inst9.A[0][4]
A[4][5] => mux4x32:inst9.A[0][5]
A[4][6] => mux4x32:inst9.A[0][6]
A[4][7] => mux4x32:inst9.A[0][7]
A[4][8] => mux4x32:inst9.A[0][8]
A[4][9] => mux4x32:inst9.A[0][9]
A[4][10] => mux4x32:inst9.A[0][10]
A[4][11] => mux4x32:inst9.A[0][11]
A[4][12] => mux4x32:inst9.A[0][12]
A[4][13] => mux4x32:inst9.A[0][13]
A[4][14] => mux4x32:inst9.A[0][14]
A[4][15] => mux4x32:inst9.A[0][15]
A[4][16] => mux4x32:inst9.A[0][16]
A[4][17] => mux4x32:inst9.A[0][17]
A[4][18] => mux4x32:inst9.A[0][18]
A[4][19] => mux4x32:inst9.A[0][19]
A[4][20] => mux4x32:inst9.A[0][20]
A[4][21] => mux4x32:inst9.A[0][21]
A[4][22] => mux4x32:inst9.A[0][22]
A[4][23] => mux4x32:inst9.A[0][23]
A[4][24] => mux4x32:inst9.A[0][24]
A[4][25] => mux4x32:inst9.A[0][25]
A[4][26] => mux4x32:inst9.A[0][26]
A[4][27] => mux4x32:inst9.A[0][27]
A[4][28] => mux4x32:inst9.A[0][28]
A[4][29] => mux4x32:inst9.A[0][29]
A[4][30] => mux4x32:inst9.A[0][30]
A[4][31] => mux4x32:inst9.A[0][31]
A[5][0] => mux4x32:inst9.A[1][0]
A[5][1] => mux4x32:inst9.A[1][1]
A[5][2] => mux4x32:inst9.A[1][2]
A[5][3] => mux4x32:inst9.A[1][3]
A[5][4] => mux4x32:inst9.A[1][4]
A[5][5] => mux4x32:inst9.A[1][5]
A[5][6] => mux4x32:inst9.A[1][6]
A[5][7] => mux4x32:inst9.A[1][7]
A[5][8] => mux4x32:inst9.A[1][8]
A[5][9] => mux4x32:inst9.A[1][9]
A[5][10] => mux4x32:inst9.A[1][10]
A[5][11] => mux4x32:inst9.A[1][11]
A[5][12] => mux4x32:inst9.A[1][12]
A[5][13] => mux4x32:inst9.A[1][13]
A[5][14] => mux4x32:inst9.A[1][14]
A[5][15] => mux4x32:inst9.A[1][15]
A[5][16] => mux4x32:inst9.A[1][16]
A[5][17] => mux4x32:inst9.A[1][17]
A[5][18] => mux4x32:inst9.A[1][18]
A[5][19] => mux4x32:inst9.A[1][19]
A[5][20] => mux4x32:inst9.A[1][20]
A[5][21] => mux4x32:inst9.A[1][21]
A[5][22] => mux4x32:inst9.A[1][22]
A[5][23] => mux4x32:inst9.A[1][23]
A[5][24] => mux4x32:inst9.A[1][24]
A[5][25] => mux4x32:inst9.A[1][25]
A[5][26] => mux4x32:inst9.A[1][26]
A[5][27] => mux4x32:inst9.A[1][27]
A[5][28] => mux4x32:inst9.A[1][28]
A[5][29] => mux4x32:inst9.A[1][29]
A[5][30] => mux4x32:inst9.A[1][30]
A[5][31] => mux4x32:inst9.A[1][31]
A[6][0] => mux4x32:inst9.A[2][0]
A[6][1] => mux4x32:inst9.A[2][1]
A[6][2] => mux4x32:inst9.A[2][2]
A[6][3] => mux4x32:inst9.A[2][3]
A[6][4] => mux4x32:inst9.A[2][4]
A[6][5] => mux4x32:inst9.A[2][5]
A[6][6] => mux4x32:inst9.A[2][6]
A[6][7] => mux4x32:inst9.A[2][7]
A[6][8] => mux4x32:inst9.A[2][8]
A[6][9] => mux4x32:inst9.A[2][9]
A[6][10] => mux4x32:inst9.A[2][10]
A[6][11] => mux4x32:inst9.A[2][11]
A[6][12] => mux4x32:inst9.A[2][12]
A[6][13] => mux4x32:inst9.A[2][13]
A[6][14] => mux4x32:inst9.A[2][14]
A[6][15] => mux4x32:inst9.A[2][15]
A[6][16] => mux4x32:inst9.A[2][16]
A[6][17] => mux4x32:inst9.A[2][17]
A[6][18] => mux4x32:inst9.A[2][18]
A[6][19] => mux4x32:inst9.A[2][19]
A[6][20] => mux4x32:inst9.A[2][20]
A[6][21] => mux4x32:inst9.A[2][21]
A[6][22] => mux4x32:inst9.A[2][22]
A[6][23] => mux4x32:inst9.A[2][23]
A[6][24] => mux4x32:inst9.A[2][24]
A[6][25] => mux4x32:inst9.A[2][25]
A[6][26] => mux4x32:inst9.A[2][26]
A[6][27] => mux4x32:inst9.A[2][27]
A[6][28] => mux4x32:inst9.A[2][28]
A[6][29] => mux4x32:inst9.A[2][29]
A[6][30] => mux4x32:inst9.A[2][30]
A[6][31] => mux4x32:inst9.A[2][31]
A[7][0] => mux4x32:inst9.A[3][0]
A[7][1] => mux4x32:inst9.A[3][1]
A[7][2] => mux4x32:inst9.A[3][2]
A[7][3] => mux4x32:inst9.A[3][3]
A[7][4] => mux4x32:inst9.A[3][4]
A[7][5] => mux4x32:inst9.A[3][5]
A[7][6] => mux4x32:inst9.A[3][6]
A[7][7] => mux4x32:inst9.A[3][7]
A[7][8] => mux4x32:inst9.A[3][8]
A[7][9] => mux4x32:inst9.A[3][9]
A[7][10] => mux4x32:inst9.A[3][10]
A[7][11] => mux4x32:inst9.A[3][11]
A[7][12] => mux4x32:inst9.A[3][12]
A[7][13] => mux4x32:inst9.A[3][13]
A[7][14] => mux4x32:inst9.A[3][14]
A[7][15] => mux4x32:inst9.A[3][15]
A[7][16] => mux4x32:inst9.A[3][16]
A[7][17] => mux4x32:inst9.A[3][17]
A[7][18] => mux4x32:inst9.A[3][18]
A[7][19] => mux4x32:inst9.A[3][19]
A[7][20] => mux4x32:inst9.A[3][20]
A[7][21] => mux4x32:inst9.A[3][21]
A[7][22] => mux4x32:inst9.A[3][22]
A[7][23] => mux4x32:inst9.A[3][23]
A[7][24] => mux4x32:inst9.A[3][24]
A[7][25] => mux4x32:inst9.A[3][25]
A[7][26] => mux4x32:inst9.A[3][26]
A[7][27] => mux4x32:inst9.A[3][27]
A[7][28] => mux4x32:inst9.A[3][28]
A[7][29] => mux4x32:inst9.A[3][29]
A[7][30] => mux4x32:inst9.A[3][30]
A[7][31] => mux4x32:inst9.A[3][31]
A[8][0] => mux4x32:inst10.A[0][0]
A[8][1] => mux4x32:inst10.A[0][1]
A[8][2] => mux4x32:inst10.A[0][2]
A[8][3] => mux4x32:inst10.A[0][3]
A[8][4] => mux4x32:inst10.A[0][4]
A[8][5] => mux4x32:inst10.A[0][5]
A[8][6] => mux4x32:inst10.A[0][6]
A[8][7] => mux4x32:inst10.A[0][7]
A[8][8] => mux4x32:inst10.A[0][8]
A[8][9] => mux4x32:inst10.A[0][9]
A[8][10] => mux4x32:inst10.A[0][10]
A[8][11] => mux4x32:inst10.A[0][11]
A[8][12] => mux4x32:inst10.A[0][12]
A[8][13] => mux4x32:inst10.A[0][13]
A[8][14] => mux4x32:inst10.A[0][14]
A[8][15] => mux4x32:inst10.A[0][15]
A[8][16] => mux4x32:inst10.A[0][16]
A[8][17] => mux4x32:inst10.A[0][17]
A[8][18] => mux4x32:inst10.A[0][18]
A[8][19] => mux4x32:inst10.A[0][19]
A[8][20] => mux4x32:inst10.A[0][20]
A[8][21] => mux4x32:inst10.A[0][21]
A[8][22] => mux4x32:inst10.A[0][22]
A[8][23] => mux4x32:inst10.A[0][23]
A[8][24] => mux4x32:inst10.A[0][24]
A[8][25] => mux4x32:inst10.A[0][25]
A[8][26] => mux4x32:inst10.A[0][26]
A[8][27] => mux4x32:inst10.A[0][27]
A[8][28] => mux4x32:inst10.A[0][28]
A[8][29] => mux4x32:inst10.A[0][29]
A[8][30] => mux4x32:inst10.A[0][30]
A[8][31] => mux4x32:inst10.A[0][31]
A[9][0] => mux4x32:inst10.A[1][0]
A[9][1] => mux4x32:inst10.A[1][1]
A[9][2] => mux4x32:inst10.A[1][2]
A[9][3] => mux4x32:inst10.A[1][3]
A[9][4] => mux4x32:inst10.A[1][4]
A[9][5] => mux4x32:inst10.A[1][5]
A[9][6] => mux4x32:inst10.A[1][6]
A[9][7] => mux4x32:inst10.A[1][7]
A[9][8] => mux4x32:inst10.A[1][8]
A[9][9] => mux4x32:inst10.A[1][9]
A[9][10] => mux4x32:inst10.A[1][10]
A[9][11] => mux4x32:inst10.A[1][11]
A[9][12] => mux4x32:inst10.A[1][12]
A[9][13] => mux4x32:inst10.A[1][13]
A[9][14] => mux4x32:inst10.A[1][14]
A[9][15] => mux4x32:inst10.A[1][15]
A[9][16] => mux4x32:inst10.A[1][16]
A[9][17] => mux4x32:inst10.A[1][17]
A[9][18] => mux4x32:inst10.A[1][18]
A[9][19] => mux4x32:inst10.A[1][19]
A[9][20] => mux4x32:inst10.A[1][20]
A[9][21] => mux4x32:inst10.A[1][21]
A[9][22] => mux4x32:inst10.A[1][22]
A[9][23] => mux4x32:inst10.A[1][23]
A[9][24] => mux4x32:inst10.A[1][24]
A[9][25] => mux4x32:inst10.A[1][25]
A[9][26] => mux4x32:inst10.A[1][26]
A[9][27] => mux4x32:inst10.A[1][27]
A[9][28] => mux4x32:inst10.A[1][28]
A[9][29] => mux4x32:inst10.A[1][29]
A[9][30] => mux4x32:inst10.A[1][30]
A[9][31] => mux4x32:inst10.A[1][31]
A[10][0] => mux4x32:inst10.A[2][0]
A[10][1] => mux4x32:inst10.A[2][1]
A[10][2] => mux4x32:inst10.A[2][2]
A[10][3] => mux4x32:inst10.A[2][3]
A[10][4] => mux4x32:inst10.A[2][4]
A[10][5] => mux4x32:inst10.A[2][5]
A[10][6] => mux4x32:inst10.A[2][6]
A[10][7] => mux4x32:inst10.A[2][7]
A[10][8] => mux4x32:inst10.A[2][8]
A[10][9] => mux4x32:inst10.A[2][9]
A[10][10] => mux4x32:inst10.A[2][10]
A[10][11] => mux4x32:inst10.A[2][11]
A[10][12] => mux4x32:inst10.A[2][12]
A[10][13] => mux4x32:inst10.A[2][13]
A[10][14] => mux4x32:inst10.A[2][14]
A[10][15] => mux4x32:inst10.A[2][15]
A[10][16] => mux4x32:inst10.A[2][16]
A[10][17] => mux4x32:inst10.A[2][17]
A[10][18] => mux4x32:inst10.A[2][18]
A[10][19] => mux4x32:inst10.A[2][19]
A[10][20] => mux4x32:inst10.A[2][20]
A[10][21] => mux4x32:inst10.A[2][21]
A[10][22] => mux4x32:inst10.A[2][22]
A[10][23] => mux4x32:inst10.A[2][23]
A[10][24] => mux4x32:inst10.A[2][24]
A[10][25] => mux4x32:inst10.A[2][25]
A[10][26] => mux4x32:inst10.A[2][26]
A[10][27] => mux4x32:inst10.A[2][27]
A[10][28] => mux4x32:inst10.A[2][28]
A[10][29] => mux4x32:inst10.A[2][29]
A[10][30] => mux4x32:inst10.A[2][30]
A[10][31] => mux4x32:inst10.A[2][31]
A[11][0] => mux4x32:inst10.A[3][0]
A[11][1] => mux4x32:inst10.A[3][1]
A[11][2] => mux4x32:inst10.A[3][2]
A[11][3] => mux4x32:inst10.A[3][3]
A[11][4] => mux4x32:inst10.A[3][4]
A[11][5] => mux4x32:inst10.A[3][5]
A[11][6] => mux4x32:inst10.A[3][6]
A[11][7] => mux4x32:inst10.A[3][7]
A[11][8] => mux4x32:inst10.A[3][8]
A[11][9] => mux4x32:inst10.A[3][9]
A[11][10] => mux4x32:inst10.A[3][10]
A[11][11] => mux4x32:inst10.A[3][11]
A[11][12] => mux4x32:inst10.A[3][12]
A[11][13] => mux4x32:inst10.A[3][13]
A[11][14] => mux4x32:inst10.A[3][14]
A[11][15] => mux4x32:inst10.A[3][15]
A[11][16] => mux4x32:inst10.A[3][16]
A[11][17] => mux4x32:inst10.A[3][17]
A[11][18] => mux4x32:inst10.A[3][18]
A[11][19] => mux4x32:inst10.A[3][19]
A[11][20] => mux4x32:inst10.A[3][20]
A[11][21] => mux4x32:inst10.A[3][21]
A[11][22] => mux4x32:inst10.A[3][22]
A[11][23] => mux4x32:inst10.A[3][23]
A[11][24] => mux4x32:inst10.A[3][24]
A[11][25] => mux4x32:inst10.A[3][25]
A[11][26] => mux4x32:inst10.A[3][26]
A[11][27] => mux4x32:inst10.A[3][27]
A[11][28] => mux4x32:inst10.A[3][28]
A[11][29] => mux4x32:inst10.A[3][29]
A[11][30] => mux4x32:inst10.A[3][30]
A[11][31] => mux4x32:inst10.A[3][31]
A[12][0] => mux4x32:inst11.A[0][0]
A[12][1] => mux4x32:inst11.A[0][1]
A[12][2] => mux4x32:inst11.A[0][2]
A[12][3] => mux4x32:inst11.A[0][3]
A[12][4] => mux4x32:inst11.A[0][4]
A[12][5] => mux4x32:inst11.A[0][5]
A[12][6] => mux4x32:inst11.A[0][6]
A[12][7] => mux4x32:inst11.A[0][7]
A[12][8] => mux4x32:inst11.A[0][8]
A[12][9] => mux4x32:inst11.A[0][9]
A[12][10] => mux4x32:inst11.A[0][10]
A[12][11] => mux4x32:inst11.A[0][11]
A[12][12] => mux4x32:inst11.A[0][12]
A[12][13] => mux4x32:inst11.A[0][13]
A[12][14] => mux4x32:inst11.A[0][14]
A[12][15] => mux4x32:inst11.A[0][15]
A[12][16] => mux4x32:inst11.A[0][16]
A[12][17] => mux4x32:inst11.A[0][17]
A[12][18] => mux4x32:inst11.A[0][18]
A[12][19] => mux4x32:inst11.A[0][19]
A[12][20] => mux4x32:inst11.A[0][20]
A[12][21] => mux4x32:inst11.A[0][21]
A[12][22] => mux4x32:inst11.A[0][22]
A[12][23] => mux4x32:inst11.A[0][23]
A[12][24] => mux4x32:inst11.A[0][24]
A[12][25] => mux4x32:inst11.A[0][25]
A[12][26] => mux4x32:inst11.A[0][26]
A[12][27] => mux4x32:inst11.A[0][27]
A[12][28] => mux4x32:inst11.A[0][28]
A[12][29] => mux4x32:inst11.A[0][29]
A[12][30] => mux4x32:inst11.A[0][30]
A[12][31] => mux4x32:inst11.A[0][31]
A[13][0] => mux4x32:inst11.A[1][0]
A[13][1] => mux4x32:inst11.A[1][1]
A[13][2] => mux4x32:inst11.A[1][2]
A[13][3] => mux4x32:inst11.A[1][3]
A[13][4] => mux4x32:inst11.A[1][4]
A[13][5] => mux4x32:inst11.A[1][5]
A[13][6] => mux4x32:inst11.A[1][6]
A[13][7] => mux4x32:inst11.A[1][7]
A[13][8] => mux4x32:inst11.A[1][8]
A[13][9] => mux4x32:inst11.A[1][9]
A[13][10] => mux4x32:inst11.A[1][10]
A[13][11] => mux4x32:inst11.A[1][11]
A[13][12] => mux4x32:inst11.A[1][12]
A[13][13] => mux4x32:inst11.A[1][13]
A[13][14] => mux4x32:inst11.A[1][14]
A[13][15] => mux4x32:inst11.A[1][15]
A[13][16] => mux4x32:inst11.A[1][16]
A[13][17] => mux4x32:inst11.A[1][17]
A[13][18] => mux4x32:inst11.A[1][18]
A[13][19] => mux4x32:inst11.A[1][19]
A[13][20] => mux4x32:inst11.A[1][20]
A[13][21] => mux4x32:inst11.A[1][21]
A[13][22] => mux4x32:inst11.A[1][22]
A[13][23] => mux4x32:inst11.A[1][23]
A[13][24] => mux4x32:inst11.A[1][24]
A[13][25] => mux4x32:inst11.A[1][25]
A[13][26] => mux4x32:inst11.A[1][26]
A[13][27] => mux4x32:inst11.A[1][27]
A[13][28] => mux4x32:inst11.A[1][28]
A[13][29] => mux4x32:inst11.A[1][29]
A[13][30] => mux4x32:inst11.A[1][30]
A[13][31] => mux4x32:inst11.A[1][31]
A[14][0] => mux4x32:inst11.A[2][0]
A[14][1] => mux4x32:inst11.A[2][1]
A[14][2] => mux4x32:inst11.A[2][2]
A[14][3] => mux4x32:inst11.A[2][3]
A[14][4] => mux4x32:inst11.A[2][4]
A[14][5] => mux4x32:inst11.A[2][5]
A[14][6] => mux4x32:inst11.A[2][6]
A[14][7] => mux4x32:inst11.A[2][7]
A[14][8] => mux4x32:inst11.A[2][8]
A[14][9] => mux4x32:inst11.A[2][9]
A[14][10] => mux4x32:inst11.A[2][10]
A[14][11] => mux4x32:inst11.A[2][11]
A[14][12] => mux4x32:inst11.A[2][12]
A[14][13] => mux4x32:inst11.A[2][13]
A[14][14] => mux4x32:inst11.A[2][14]
A[14][15] => mux4x32:inst11.A[2][15]
A[14][16] => mux4x32:inst11.A[2][16]
A[14][17] => mux4x32:inst11.A[2][17]
A[14][18] => mux4x32:inst11.A[2][18]
A[14][19] => mux4x32:inst11.A[2][19]
A[14][20] => mux4x32:inst11.A[2][20]
A[14][21] => mux4x32:inst11.A[2][21]
A[14][22] => mux4x32:inst11.A[2][22]
A[14][23] => mux4x32:inst11.A[2][23]
A[14][24] => mux4x32:inst11.A[2][24]
A[14][25] => mux4x32:inst11.A[2][25]
A[14][26] => mux4x32:inst11.A[2][26]
A[14][27] => mux4x32:inst11.A[2][27]
A[14][28] => mux4x32:inst11.A[2][28]
A[14][29] => mux4x32:inst11.A[2][29]
A[14][30] => mux4x32:inst11.A[2][30]
A[14][31] => mux4x32:inst11.A[2][31]
A[15][0] => mux4x32:inst11.A[3][0]
A[15][1] => mux4x32:inst11.A[3][1]
A[15][2] => mux4x32:inst11.A[3][2]
A[15][3] => mux4x32:inst11.A[3][3]
A[15][4] => mux4x32:inst11.A[3][4]
A[15][5] => mux4x32:inst11.A[3][5]
A[15][6] => mux4x32:inst11.A[3][6]
A[15][7] => mux4x32:inst11.A[3][7]
A[15][8] => mux4x32:inst11.A[3][8]
A[15][9] => mux4x32:inst11.A[3][9]
A[15][10] => mux4x32:inst11.A[3][10]
A[15][11] => mux4x32:inst11.A[3][11]
A[15][12] => mux4x32:inst11.A[3][12]
A[15][13] => mux4x32:inst11.A[3][13]
A[15][14] => mux4x32:inst11.A[3][14]
A[15][15] => mux4x32:inst11.A[3][15]
A[15][16] => mux4x32:inst11.A[3][16]
A[15][17] => mux4x32:inst11.A[3][17]
A[15][18] => mux4x32:inst11.A[3][18]
A[15][19] => mux4x32:inst11.A[3][19]
A[15][20] => mux4x32:inst11.A[3][20]
A[15][21] => mux4x32:inst11.A[3][21]
A[15][22] => mux4x32:inst11.A[3][22]
A[15][23] => mux4x32:inst11.A[3][23]
A[15][24] => mux4x32:inst11.A[3][24]
A[15][25] => mux4x32:inst11.A[3][25]
A[15][26] => mux4x32:inst11.A[3][26]
A[15][27] => mux4x32:inst11.A[3][27]
A[15][28] => mux4x32:inst11.A[3][28]
A[15][29] => mux4x32:inst11.A[3][29]
A[15][30] => mux4x32:inst11.A[3][30]
A[15][31] => mux4x32:inst11.A[3][31]
A[16][0] => mux4x32:inst14.A[0][0]
A[16][1] => mux4x32:inst14.A[0][1]
A[16][2] => mux4x32:inst14.A[0][2]
A[16][3] => mux4x32:inst14.A[0][3]
A[16][4] => mux4x32:inst14.A[0][4]
A[16][5] => mux4x32:inst14.A[0][5]
A[16][6] => mux4x32:inst14.A[0][6]
A[16][7] => mux4x32:inst14.A[0][7]
A[16][8] => mux4x32:inst14.A[0][8]
A[16][9] => mux4x32:inst14.A[0][9]
A[16][10] => mux4x32:inst14.A[0][10]
A[16][11] => mux4x32:inst14.A[0][11]
A[16][12] => mux4x32:inst14.A[0][12]
A[16][13] => mux4x32:inst14.A[0][13]
A[16][14] => mux4x32:inst14.A[0][14]
A[16][15] => mux4x32:inst14.A[0][15]
A[16][16] => mux4x32:inst14.A[0][16]
A[16][17] => mux4x32:inst14.A[0][17]
A[16][18] => mux4x32:inst14.A[0][18]
A[16][19] => mux4x32:inst14.A[0][19]
A[16][20] => mux4x32:inst14.A[0][20]
A[16][21] => mux4x32:inst14.A[0][21]
A[16][22] => mux4x32:inst14.A[0][22]
A[16][23] => mux4x32:inst14.A[0][23]
A[16][24] => mux4x32:inst14.A[0][24]
A[16][25] => mux4x32:inst14.A[0][25]
A[16][26] => mux4x32:inst14.A[0][26]
A[16][27] => mux4x32:inst14.A[0][27]
A[16][28] => mux4x32:inst14.A[0][28]
A[16][29] => mux4x32:inst14.A[0][29]
A[16][30] => mux4x32:inst14.A[0][30]
A[16][31] => mux4x32:inst14.A[0][31]
A[17][0] => mux4x32:inst14.A[1][0]
A[17][1] => mux4x32:inst14.A[1][1]
A[17][2] => mux4x32:inst14.A[1][2]
A[17][3] => mux4x32:inst14.A[1][3]
A[17][4] => mux4x32:inst14.A[1][4]
A[17][5] => mux4x32:inst14.A[1][5]
A[17][6] => mux4x32:inst14.A[1][6]
A[17][7] => mux4x32:inst14.A[1][7]
A[17][8] => mux4x32:inst14.A[1][8]
A[17][9] => mux4x32:inst14.A[1][9]
A[17][10] => mux4x32:inst14.A[1][10]
A[17][11] => mux4x32:inst14.A[1][11]
A[17][12] => mux4x32:inst14.A[1][12]
A[17][13] => mux4x32:inst14.A[1][13]
A[17][14] => mux4x32:inst14.A[1][14]
A[17][15] => mux4x32:inst14.A[1][15]
A[17][16] => mux4x32:inst14.A[1][16]
A[17][17] => mux4x32:inst14.A[1][17]
A[17][18] => mux4x32:inst14.A[1][18]
A[17][19] => mux4x32:inst14.A[1][19]
A[17][20] => mux4x32:inst14.A[1][20]
A[17][21] => mux4x32:inst14.A[1][21]
A[17][22] => mux4x32:inst14.A[1][22]
A[17][23] => mux4x32:inst14.A[1][23]
A[17][24] => mux4x32:inst14.A[1][24]
A[17][25] => mux4x32:inst14.A[1][25]
A[17][26] => mux4x32:inst14.A[1][26]
A[17][27] => mux4x32:inst14.A[1][27]
A[17][28] => mux4x32:inst14.A[1][28]
A[17][29] => mux4x32:inst14.A[1][29]
A[17][30] => mux4x32:inst14.A[1][30]
A[17][31] => mux4x32:inst14.A[1][31]
A[18][0] => mux4x32:inst14.A[2][0]
A[18][1] => mux4x32:inst14.A[2][1]
A[18][2] => mux4x32:inst14.A[2][2]
A[18][3] => mux4x32:inst14.A[2][3]
A[18][4] => mux4x32:inst14.A[2][4]
A[18][5] => mux4x32:inst14.A[2][5]
A[18][6] => mux4x32:inst14.A[2][6]
A[18][7] => mux4x32:inst14.A[2][7]
A[18][8] => mux4x32:inst14.A[2][8]
A[18][9] => mux4x32:inst14.A[2][9]
A[18][10] => mux4x32:inst14.A[2][10]
A[18][11] => mux4x32:inst14.A[2][11]
A[18][12] => mux4x32:inst14.A[2][12]
A[18][13] => mux4x32:inst14.A[2][13]
A[18][14] => mux4x32:inst14.A[2][14]
A[18][15] => mux4x32:inst14.A[2][15]
A[18][16] => mux4x32:inst14.A[2][16]
A[18][17] => mux4x32:inst14.A[2][17]
A[18][18] => mux4x32:inst14.A[2][18]
A[18][19] => mux4x32:inst14.A[2][19]
A[18][20] => mux4x32:inst14.A[2][20]
A[18][21] => mux4x32:inst14.A[2][21]
A[18][22] => mux4x32:inst14.A[2][22]
A[18][23] => mux4x32:inst14.A[2][23]
A[18][24] => mux4x32:inst14.A[2][24]
A[18][25] => mux4x32:inst14.A[2][25]
A[18][26] => mux4x32:inst14.A[2][26]
A[18][27] => mux4x32:inst14.A[2][27]
A[18][28] => mux4x32:inst14.A[2][28]
A[18][29] => mux4x32:inst14.A[2][29]
A[18][30] => mux4x32:inst14.A[2][30]
A[18][31] => mux4x32:inst14.A[2][31]
A[19][0] => mux4x32:inst14.A[3][0]
A[19][1] => mux4x32:inst14.A[3][1]
A[19][2] => mux4x32:inst14.A[3][2]
A[19][3] => mux4x32:inst14.A[3][3]
A[19][4] => mux4x32:inst14.A[3][4]
A[19][5] => mux4x32:inst14.A[3][5]
A[19][6] => mux4x32:inst14.A[3][6]
A[19][7] => mux4x32:inst14.A[3][7]
A[19][8] => mux4x32:inst14.A[3][8]
A[19][9] => mux4x32:inst14.A[3][9]
A[19][10] => mux4x32:inst14.A[3][10]
A[19][11] => mux4x32:inst14.A[3][11]
A[19][12] => mux4x32:inst14.A[3][12]
A[19][13] => mux4x32:inst14.A[3][13]
A[19][14] => mux4x32:inst14.A[3][14]
A[19][15] => mux4x32:inst14.A[3][15]
A[19][16] => mux4x32:inst14.A[3][16]
A[19][17] => mux4x32:inst14.A[3][17]
A[19][18] => mux4x32:inst14.A[3][18]
A[19][19] => mux4x32:inst14.A[3][19]
A[19][20] => mux4x32:inst14.A[3][20]
A[19][21] => mux4x32:inst14.A[3][21]
A[19][22] => mux4x32:inst14.A[3][22]
A[19][23] => mux4x32:inst14.A[3][23]
A[19][24] => mux4x32:inst14.A[3][24]
A[19][25] => mux4x32:inst14.A[3][25]
A[19][26] => mux4x32:inst14.A[3][26]
A[19][27] => mux4x32:inst14.A[3][27]
A[19][28] => mux4x32:inst14.A[3][28]
A[19][29] => mux4x32:inst14.A[3][29]
A[19][30] => mux4x32:inst14.A[3][30]
A[19][31] => mux4x32:inst14.A[3][31]
A[20][0] => mux4x32:inst15.A[0][0]
A[20][1] => mux4x32:inst15.A[0][1]
A[20][2] => mux4x32:inst15.A[0][2]
A[20][3] => mux4x32:inst15.A[0][3]
A[20][4] => mux4x32:inst15.A[0][4]
A[20][5] => mux4x32:inst15.A[0][5]
A[20][6] => mux4x32:inst15.A[0][6]
A[20][7] => mux4x32:inst15.A[0][7]
A[20][8] => mux4x32:inst15.A[0][8]
A[20][9] => mux4x32:inst15.A[0][9]
A[20][10] => mux4x32:inst15.A[0][10]
A[20][11] => mux4x32:inst15.A[0][11]
A[20][12] => mux4x32:inst15.A[0][12]
A[20][13] => mux4x32:inst15.A[0][13]
A[20][14] => mux4x32:inst15.A[0][14]
A[20][15] => mux4x32:inst15.A[0][15]
A[20][16] => mux4x32:inst15.A[0][16]
A[20][17] => mux4x32:inst15.A[0][17]
A[20][18] => mux4x32:inst15.A[0][18]
A[20][19] => mux4x32:inst15.A[0][19]
A[20][20] => mux4x32:inst15.A[0][20]
A[20][21] => mux4x32:inst15.A[0][21]
A[20][22] => mux4x32:inst15.A[0][22]
A[20][23] => mux4x32:inst15.A[0][23]
A[20][24] => mux4x32:inst15.A[0][24]
A[20][25] => mux4x32:inst15.A[0][25]
A[20][26] => mux4x32:inst15.A[0][26]
A[20][27] => mux4x32:inst15.A[0][27]
A[20][28] => mux4x32:inst15.A[0][28]
A[20][29] => mux4x32:inst15.A[0][29]
A[20][30] => mux4x32:inst15.A[0][30]
A[20][31] => mux4x32:inst15.A[0][31]
A[21][0] => mux4x32:inst15.A[1][0]
A[21][1] => mux4x32:inst15.A[1][1]
A[21][2] => mux4x32:inst15.A[1][2]
A[21][3] => mux4x32:inst15.A[1][3]
A[21][4] => mux4x32:inst15.A[1][4]
A[21][5] => mux4x32:inst15.A[1][5]
A[21][6] => mux4x32:inst15.A[1][6]
A[21][7] => mux4x32:inst15.A[1][7]
A[21][8] => mux4x32:inst15.A[1][8]
A[21][9] => mux4x32:inst15.A[1][9]
A[21][10] => mux4x32:inst15.A[1][10]
A[21][11] => mux4x32:inst15.A[1][11]
A[21][12] => mux4x32:inst15.A[1][12]
A[21][13] => mux4x32:inst15.A[1][13]
A[21][14] => mux4x32:inst15.A[1][14]
A[21][15] => mux4x32:inst15.A[1][15]
A[21][16] => mux4x32:inst15.A[1][16]
A[21][17] => mux4x32:inst15.A[1][17]
A[21][18] => mux4x32:inst15.A[1][18]
A[21][19] => mux4x32:inst15.A[1][19]
A[21][20] => mux4x32:inst15.A[1][20]
A[21][21] => mux4x32:inst15.A[1][21]
A[21][22] => mux4x32:inst15.A[1][22]
A[21][23] => mux4x32:inst15.A[1][23]
A[21][24] => mux4x32:inst15.A[1][24]
A[21][25] => mux4x32:inst15.A[1][25]
A[21][26] => mux4x32:inst15.A[1][26]
A[21][27] => mux4x32:inst15.A[1][27]
A[21][28] => mux4x32:inst15.A[1][28]
A[21][29] => mux4x32:inst15.A[1][29]
A[21][30] => mux4x32:inst15.A[1][30]
A[21][31] => mux4x32:inst15.A[1][31]
A[22][0] => mux4x32:inst15.A[2][0]
A[22][1] => mux4x32:inst15.A[2][1]
A[22][2] => mux4x32:inst15.A[2][2]
A[22][3] => mux4x32:inst15.A[2][3]
A[22][4] => mux4x32:inst15.A[2][4]
A[22][5] => mux4x32:inst15.A[2][5]
A[22][6] => mux4x32:inst15.A[2][6]
A[22][7] => mux4x32:inst15.A[2][7]
A[22][8] => mux4x32:inst15.A[2][8]
A[22][9] => mux4x32:inst15.A[2][9]
A[22][10] => mux4x32:inst15.A[2][10]
A[22][11] => mux4x32:inst15.A[2][11]
A[22][12] => mux4x32:inst15.A[2][12]
A[22][13] => mux4x32:inst15.A[2][13]
A[22][14] => mux4x32:inst15.A[2][14]
A[22][15] => mux4x32:inst15.A[2][15]
A[22][16] => mux4x32:inst15.A[2][16]
A[22][17] => mux4x32:inst15.A[2][17]
A[22][18] => mux4x32:inst15.A[2][18]
A[22][19] => mux4x32:inst15.A[2][19]
A[22][20] => mux4x32:inst15.A[2][20]
A[22][21] => mux4x32:inst15.A[2][21]
A[22][22] => mux4x32:inst15.A[2][22]
A[22][23] => mux4x32:inst15.A[2][23]
A[22][24] => mux4x32:inst15.A[2][24]
A[22][25] => mux4x32:inst15.A[2][25]
A[22][26] => mux4x32:inst15.A[2][26]
A[22][27] => mux4x32:inst15.A[2][27]
A[22][28] => mux4x32:inst15.A[2][28]
A[22][29] => mux4x32:inst15.A[2][29]
A[22][30] => mux4x32:inst15.A[2][30]
A[22][31] => mux4x32:inst15.A[2][31]
A[23][0] => mux4x32:inst15.A[3][0]
A[23][1] => mux4x32:inst15.A[3][1]
A[23][2] => mux4x32:inst15.A[3][2]
A[23][3] => mux4x32:inst15.A[3][3]
A[23][4] => mux4x32:inst15.A[3][4]
A[23][5] => mux4x32:inst15.A[3][5]
A[23][6] => mux4x32:inst15.A[3][6]
A[23][7] => mux4x32:inst15.A[3][7]
A[23][8] => mux4x32:inst15.A[3][8]
A[23][9] => mux4x32:inst15.A[3][9]
A[23][10] => mux4x32:inst15.A[3][10]
A[23][11] => mux4x32:inst15.A[3][11]
A[23][12] => mux4x32:inst15.A[3][12]
A[23][13] => mux4x32:inst15.A[3][13]
A[23][14] => mux4x32:inst15.A[3][14]
A[23][15] => mux4x32:inst15.A[3][15]
A[23][16] => mux4x32:inst15.A[3][16]
A[23][17] => mux4x32:inst15.A[3][17]
A[23][18] => mux4x32:inst15.A[3][18]
A[23][19] => mux4x32:inst15.A[3][19]
A[23][20] => mux4x32:inst15.A[3][20]
A[23][21] => mux4x32:inst15.A[3][21]
A[23][22] => mux4x32:inst15.A[3][22]
A[23][23] => mux4x32:inst15.A[3][23]
A[23][24] => mux4x32:inst15.A[3][24]
A[23][25] => mux4x32:inst15.A[3][25]
A[23][26] => mux4x32:inst15.A[3][26]
A[23][27] => mux4x32:inst15.A[3][27]
A[23][28] => mux4x32:inst15.A[3][28]
A[23][29] => mux4x32:inst15.A[3][29]
A[23][30] => mux4x32:inst15.A[3][30]
A[23][31] => mux4x32:inst15.A[3][31]
A[24][0] => mux4x32:inst16.A[0][0]
A[24][1] => mux4x32:inst16.A[0][1]
A[24][2] => mux4x32:inst16.A[0][2]
A[24][3] => mux4x32:inst16.A[0][3]
A[24][4] => mux4x32:inst16.A[0][4]
A[24][5] => mux4x32:inst16.A[0][5]
A[24][6] => mux4x32:inst16.A[0][6]
A[24][7] => mux4x32:inst16.A[0][7]
A[24][8] => mux4x32:inst16.A[0][8]
A[24][9] => mux4x32:inst16.A[0][9]
A[24][10] => mux4x32:inst16.A[0][10]
A[24][11] => mux4x32:inst16.A[0][11]
A[24][12] => mux4x32:inst16.A[0][12]
A[24][13] => mux4x32:inst16.A[0][13]
A[24][14] => mux4x32:inst16.A[0][14]
A[24][15] => mux4x32:inst16.A[0][15]
A[24][16] => mux4x32:inst16.A[0][16]
A[24][17] => mux4x32:inst16.A[0][17]
A[24][18] => mux4x32:inst16.A[0][18]
A[24][19] => mux4x32:inst16.A[0][19]
A[24][20] => mux4x32:inst16.A[0][20]
A[24][21] => mux4x32:inst16.A[0][21]
A[24][22] => mux4x32:inst16.A[0][22]
A[24][23] => mux4x32:inst16.A[0][23]
A[24][24] => mux4x32:inst16.A[0][24]
A[24][25] => mux4x32:inst16.A[0][25]
A[24][26] => mux4x32:inst16.A[0][26]
A[24][27] => mux4x32:inst16.A[0][27]
A[24][28] => mux4x32:inst16.A[0][28]
A[24][29] => mux4x32:inst16.A[0][29]
A[24][30] => mux4x32:inst16.A[0][30]
A[24][31] => mux4x32:inst16.A[0][31]
A[25][0] => mux4x32:inst16.A[1][0]
A[25][1] => mux4x32:inst16.A[1][1]
A[25][2] => mux4x32:inst16.A[1][2]
A[25][3] => mux4x32:inst16.A[1][3]
A[25][4] => mux4x32:inst16.A[1][4]
A[25][5] => mux4x32:inst16.A[1][5]
A[25][6] => mux4x32:inst16.A[1][6]
A[25][7] => mux4x32:inst16.A[1][7]
A[25][8] => mux4x32:inst16.A[1][8]
A[25][9] => mux4x32:inst16.A[1][9]
A[25][10] => mux4x32:inst16.A[1][10]
A[25][11] => mux4x32:inst16.A[1][11]
A[25][12] => mux4x32:inst16.A[1][12]
A[25][13] => mux4x32:inst16.A[1][13]
A[25][14] => mux4x32:inst16.A[1][14]
A[25][15] => mux4x32:inst16.A[1][15]
A[25][16] => mux4x32:inst16.A[1][16]
A[25][17] => mux4x32:inst16.A[1][17]
A[25][18] => mux4x32:inst16.A[1][18]
A[25][19] => mux4x32:inst16.A[1][19]
A[25][20] => mux4x32:inst16.A[1][20]
A[25][21] => mux4x32:inst16.A[1][21]
A[25][22] => mux4x32:inst16.A[1][22]
A[25][23] => mux4x32:inst16.A[1][23]
A[25][24] => mux4x32:inst16.A[1][24]
A[25][25] => mux4x32:inst16.A[1][25]
A[25][26] => mux4x32:inst16.A[1][26]
A[25][27] => mux4x32:inst16.A[1][27]
A[25][28] => mux4x32:inst16.A[1][28]
A[25][29] => mux4x32:inst16.A[1][29]
A[25][30] => mux4x32:inst16.A[1][30]
A[25][31] => mux4x32:inst16.A[1][31]
A[26][0] => mux4x32:inst16.A[2][0]
A[26][1] => mux4x32:inst16.A[2][1]
A[26][2] => mux4x32:inst16.A[2][2]
A[26][3] => mux4x32:inst16.A[2][3]
A[26][4] => mux4x32:inst16.A[2][4]
A[26][5] => mux4x32:inst16.A[2][5]
A[26][6] => mux4x32:inst16.A[2][6]
A[26][7] => mux4x32:inst16.A[2][7]
A[26][8] => mux4x32:inst16.A[2][8]
A[26][9] => mux4x32:inst16.A[2][9]
A[26][10] => mux4x32:inst16.A[2][10]
A[26][11] => mux4x32:inst16.A[2][11]
A[26][12] => mux4x32:inst16.A[2][12]
A[26][13] => mux4x32:inst16.A[2][13]
A[26][14] => mux4x32:inst16.A[2][14]
A[26][15] => mux4x32:inst16.A[2][15]
A[26][16] => mux4x32:inst16.A[2][16]
A[26][17] => mux4x32:inst16.A[2][17]
A[26][18] => mux4x32:inst16.A[2][18]
A[26][19] => mux4x32:inst16.A[2][19]
A[26][20] => mux4x32:inst16.A[2][20]
A[26][21] => mux4x32:inst16.A[2][21]
A[26][22] => mux4x32:inst16.A[2][22]
A[26][23] => mux4x32:inst16.A[2][23]
A[26][24] => mux4x32:inst16.A[2][24]
A[26][25] => mux4x32:inst16.A[2][25]
A[26][26] => mux4x32:inst16.A[2][26]
A[26][27] => mux4x32:inst16.A[2][27]
A[26][28] => mux4x32:inst16.A[2][28]
A[26][29] => mux4x32:inst16.A[2][29]
A[26][30] => mux4x32:inst16.A[2][30]
A[26][31] => mux4x32:inst16.A[2][31]
A[27][0] => mux4x32:inst16.A[3][0]
A[27][1] => mux4x32:inst16.A[3][1]
A[27][2] => mux4x32:inst16.A[3][2]
A[27][3] => mux4x32:inst16.A[3][3]
A[27][4] => mux4x32:inst16.A[3][4]
A[27][5] => mux4x32:inst16.A[3][5]
A[27][6] => mux4x32:inst16.A[3][6]
A[27][7] => mux4x32:inst16.A[3][7]
A[27][8] => mux4x32:inst16.A[3][8]
A[27][9] => mux4x32:inst16.A[3][9]
A[27][10] => mux4x32:inst16.A[3][10]
A[27][11] => mux4x32:inst16.A[3][11]
A[27][12] => mux4x32:inst16.A[3][12]
A[27][13] => mux4x32:inst16.A[3][13]
A[27][14] => mux4x32:inst16.A[3][14]
A[27][15] => mux4x32:inst16.A[3][15]
A[27][16] => mux4x32:inst16.A[3][16]
A[27][17] => mux4x32:inst16.A[3][17]
A[27][18] => mux4x32:inst16.A[3][18]
A[27][19] => mux4x32:inst16.A[3][19]
A[27][20] => mux4x32:inst16.A[3][20]
A[27][21] => mux4x32:inst16.A[3][21]
A[27][22] => mux4x32:inst16.A[3][22]
A[27][23] => mux4x32:inst16.A[3][23]
A[27][24] => mux4x32:inst16.A[3][24]
A[27][25] => mux4x32:inst16.A[3][25]
A[27][26] => mux4x32:inst16.A[3][26]
A[27][27] => mux4x32:inst16.A[3][27]
A[27][28] => mux4x32:inst16.A[3][28]
A[27][29] => mux4x32:inst16.A[3][29]
A[27][30] => mux4x32:inst16.A[3][30]
A[27][31] => mux4x32:inst16.A[3][31]
A[28][0] => mux4x32:inst17.A[0][0]
A[28][1] => mux4x32:inst17.A[0][1]
A[28][2] => mux4x32:inst17.A[0][2]
A[28][3] => mux4x32:inst17.A[0][3]
A[28][4] => mux4x32:inst17.A[0][4]
A[28][5] => mux4x32:inst17.A[0][5]
A[28][6] => mux4x32:inst17.A[0][6]
A[28][7] => mux4x32:inst17.A[0][7]
A[28][8] => mux4x32:inst17.A[0][8]
A[28][9] => mux4x32:inst17.A[0][9]
A[28][10] => mux4x32:inst17.A[0][10]
A[28][11] => mux4x32:inst17.A[0][11]
A[28][12] => mux4x32:inst17.A[0][12]
A[28][13] => mux4x32:inst17.A[0][13]
A[28][14] => mux4x32:inst17.A[0][14]
A[28][15] => mux4x32:inst17.A[0][15]
A[28][16] => mux4x32:inst17.A[0][16]
A[28][17] => mux4x32:inst17.A[0][17]
A[28][18] => mux4x32:inst17.A[0][18]
A[28][19] => mux4x32:inst17.A[0][19]
A[28][20] => mux4x32:inst17.A[0][20]
A[28][21] => mux4x32:inst17.A[0][21]
A[28][22] => mux4x32:inst17.A[0][22]
A[28][23] => mux4x32:inst17.A[0][23]
A[28][24] => mux4x32:inst17.A[0][24]
A[28][25] => mux4x32:inst17.A[0][25]
A[28][26] => mux4x32:inst17.A[0][26]
A[28][27] => mux4x32:inst17.A[0][27]
A[28][28] => mux4x32:inst17.A[0][28]
A[28][29] => mux4x32:inst17.A[0][29]
A[28][30] => mux4x32:inst17.A[0][30]
A[28][31] => mux4x32:inst17.A[0][31]
A[29][0] => mux4x32:inst17.A[1][0]
A[29][1] => mux4x32:inst17.A[1][1]
A[29][2] => mux4x32:inst17.A[1][2]
A[29][3] => mux4x32:inst17.A[1][3]
A[29][4] => mux4x32:inst17.A[1][4]
A[29][5] => mux4x32:inst17.A[1][5]
A[29][6] => mux4x32:inst17.A[1][6]
A[29][7] => mux4x32:inst17.A[1][7]
A[29][8] => mux4x32:inst17.A[1][8]
A[29][9] => mux4x32:inst17.A[1][9]
A[29][10] => mux4x32:inst17.A[1][10]
A[29][11] => mux4x32:inst17.A[1][11]
A[29][12] => mux4x32:inst17.A[1][12]
A[29][13] => mux4x32:inst17.A[1][13]
A[29][14] => mux4x32:inst17.A[1][14]
A[29][15] => mux4x32:inst17.A[1][15]
A[29][16] => mux4x32:inst17.A[1][16]
A[29][17] => mux4x32:inst17.A[1][17]
A[29][18] => mux4x32:inst17.A[1][18]
A[29][19] => mux4x32:inst17.A[1][19]
A[29][20] => mux4x32:inst17.A[1][20]
A[29][21] => mux4x32:inst17.A[1][21]
A[29][22] => mux4x32:inst17.A[1][22]
A[29][23] => mux4x32:inst17.A[1][23]
A[29][24] => mux4x32:inst17.A[1][24]
A[29][25] => mux4x32:inst17.A[1][25]
A[29][26] => mux4x32:inst17.A[1][26]
A[29][27] => mux4x32:inst17.A[1][27]
A[29][28] => mux4x32:inst17.A[1][28]
A[29][29] => mux4x32:inst17.A[1][29]
A[29][30] => mux4x32:inst17.A[1][30]
A[29][31] => mux4x32:inst17.A[1][31]
A[30][0] => mux4x32:inst17.A[2][0]
A[30][1] => mux4x32:inst17.A[2][1]
A[30][2] => mux4x32:inst17.A[2][2]
A[30][3] => mux4x32:inst17.A[2][3]
A[30][4] => mux4x32:inst17.A[2][4]
A[30][5] => mux4x32:inst17.A[2][5]
A[30][6] => mux4x32:inst17.A[2][6]
A[30][7] => mux4x32:inst17.A[2][7]
A[30][8] => mux4x32:inst17.A[2][8]
A[30][9] => mux4x32:inst17.A[2][9]
A[30][10] => mux4x32:inst17.A[2][10]
A[30][11] => mux4x32:inst17.A[2][11]
A[30][12] => mux4x32:inst17.A[2][12]
A[30][13] => mux4x32:inst17.A[2][13]
A[30][14] => mux4x32:inst17.A[2][14]
A[30][15] => mux4x32:inst17.A[2][15]
A[30][16] => mux4x32:inst17.A[2][16]
A[30][17] => mux4x32:inst17.A[2][17]
A[30][18] => mux4x32:inst17.A[2][18]
A[30][19] => mux4x32:inst17.A[2][19]
A[30][20] => mux4x32:inst17.A[2][20]
A[30][21] => mux4x32:inst17.A[2][21]
A[30][22] => mux4x32:inst17.A[2][22]
A[30][23] => mux4x32:inst17.A[2][23]
A[30][24] => mux4x32:inst17.A[2][24]
A[30][25] => mux4x32:inst17.A[2][25]
A[30][26] => mux4x32:inst17.A[2][26]
A[30][27] => mux4x32:inst17.A[2][27]
A[30][28] => mux4x32:inst17.A[2][28]
A[30][29] => mux4x32:inst17.A[2][29]
A[30][30] => mux4x32:inst17.A[2][30]
A[30][31] => mux4x32:inst17.A[2][31]
A[31][0] => mux4x32:inst17.A[3][0]
A[31][1] => mux4x32:inst17.A[3][1]
A[31][2] => mux4x32:inst17.A[3][2]
A[31][3] => mux4x32:inst17.A[3][3]
A[31][4] => mux4x32:inst17.A[3][4]
A[31][5] => mux4x32:inst17.A[3][5]
A[31][6] => mux4x32:inst17.A[3][6]
A[31][7] => mux4x32:inst17.A[3][7]
A[31][8] => mux4x32:inst17.A[3][8]
A[31][9] => mux4x32:inst17.A[3][9]
A[31][10] => mux4x32:inst17.A[3][10]
A[31][11] => mux4x32:inst17.A[3][11]
A[31][12] => mux4x32:inst17.A[3][12]
A[31][13] => mux4x32:inst17.A[3][13]
A[31][14] => mux4x32:inst17.A[3][14]
A[31][15] => mux4x32:inst17.A[3][15]
A[31][16] => mux4x32:inst17.A[3][16]
A[31][17] => mux4x32:inst17.A[3][17]
A[31][18] => mux4x32:inst17.A[3][18]
A[31][19] => mux4x32:inst17.A[3][19]
A[31][20] => mux4x32:inst17.A[3][20]
A[31][21] => mux4x32:inst17.A[3][21]
A[31][22] => mux4x32:inst17.A[3][22]
A[31][23] => mux4x32:inst17.A[3][23]
A[31][24] => mux4x32:inst17.A[3][24]
A[31][25] => mux4x32:inst17.A[3][25]
A[31][26] => mux4x32:inst17.A[3][26]
A[31][27] => mux4x32:inst17.A[3][27]
A[31][28] => mux4x32:inst17.A[3][28]
A[31][29] => mux4x32:inst17.A[3][29]
A[31][30] => mux4x32:inst17.A[3][30]
A[31][31] => mux4x32:inst17.A[3][31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux2x32:inst19|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst1|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst
Q[0][0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
Q[0][1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
Q[0][2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
Q[0][3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
Q[0][4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
Q[0][5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
Q[0][6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
Q[0][7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
Q[0][8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
Q[0][9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
Q[0][10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
Q[0][11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
Q[0][12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
Q[0][13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
Q[0][14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
Q[0][15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
Q[0][16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
Q[0][17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
Q[0][18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
Q[0][19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
Q[0][20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
Q[0][21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
Q[0][22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
Q[0][23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
Q[0][24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
Q[0][25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
Q[0][26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
Q[0][27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
Q[0][28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
Q[0][29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
Q[0][30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
Q[0][31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
Q[1][0] <= dffe32:inst5.Q[0]
Q[1][1] <= dffe32:inst5.Q[1]
Q[1][2] <= dffe32:inst5.Q[2]
Q[1][3] <= dffe32:inst5.Q[3]
Q[1][4] <= dffe32:inst5.Q[4]
Q[1][5] <= dffe32:inst5.Q[5]
Q[1][6] <= dffe32:inst5.Q[6]
Q[1][7] <= dffe32:inst5.Q[7]
Q[1][8] <= dffe32:inst5.Q[8]
Q[1][9] <= dffe32:inst5.Q[9]
Q[1][10] <= dffe32:inst5.Q[10]
Q[1][11] <= dffe32:inst5.Q[11]
Q[1][12] <= dffe32:inst5.Q[12]
Q[1][13] <= dffe32:inst5.Q[13]
Q[1][14] <= dffe32:inst5.Q[14]
Q[1][15] <= dffe32:inst5.Q[15]
Q[1][16] <= dffe32:inst5.Q[16]
Q[1][17] <= dffe32:inst5.Q[17]
Q[1][18] <= dffe32:inst5.Q[18]
Q[1][19] <= dffe32:inst5.Q[19]
Q[1][20] <= dffe32:inst5.Q[20]
Q[1][21] <= dffe32:inst5.Q[21]
Q[1][22] <= dffe32:inst5.Q[22]
Q[1][23] <= dffe32:inst5.Q[23]
Q[1][24] <= dffe32:inst5.Q[24]
Q[1][25] <= dffe32:inst5.Q[25]
Q[1][26] <= dffe32:inst5.Q[26]
Q[1][27] <= dffe32:inst5.Q[27]
Q[1][28] <= dffe32:inst5.Q[28]
Q[1][29] <= dffe32:inst5.Q[29]
Q[1][30] <= dffe32:inst5.Q[30]
Q[1][31] <= dffe32:inst5.Q[31]
Q[2][0] <= dffe32:inst6.Q[0]
Q[2][1] <= dffe32:inst6.Q[1]
Q[2][2] <= dffe32:inst6.Q[2]
Q[2][3] <= dffe32:inst6.Q[3]
Q[2][4] <= dffe32:inst6.Q[4]
Q[2][5] <= dffe32:inst6.Q[5]
Q[2][6] <= dffe32:inst6.Q[6]
Q[2][7] <= dffe32:inst6.Q[7]
Q[2][8] <= dffe32:inst6.Q[8]
Q[2][9] <= dffe32:inst6.Q[9]
Q[2][10] <= dffe32:inst6.Q[10]
Q[2][11] <= dffe32:inst6.Q[11]
Q[2][12] <= dffe32:inst6.Q[12]
Q[2][13] <= dffe32:inst6.Q[13]
Q[2][14] <= dffe32:inst6.Q[14]
Q[2][15] <= dffe32:inst6.Q[15]
Q[2][16] <= dffe32:inst6.Q[16]
Q[2][17] <= dffe32:inst6.Q[17]
Q[2][18] <= dffe32:inst6.Q[18]
Q[2][19] <= dffe32:inst6.Q[19]
Q[2][20] <= dffe32:inst6.Q[20]
Q[2][21] <= dffe32:inst6.Q[21]
Q[2][22] <= dffe32:inst6.Q[22]
Q[2][23] <= dffe32:inst6.Q[23]
Q[2][24] <= dffe32:inst6.Q[24]
Q[2][25] <= dffe32:inst6.Q[25]
Q[2][26] <= dffe32:inst6.Q[26]
Q[2][27] <= dffe32:inst6.Q[27]
Q[2][28] <= dffe32:inst6.Q[28]
Q[2][29] <= dffe32:inst6.Q[29]
Q[2][30] <= dffe32:inst6.Q[30]
Q[2][31] <= dffe32:inst6.Q[31]
Q[3][0] <= dffe32:inst8.Q[0]
Q[3][1] <= dffe32:inst8.Q[1]
Q[3][2] <= dffe32:inst8.Q[2]
Q[3][3] <= dffe32:inst8.Q[3]
Q[3][4] <= dffe32:inst8.Q[4]
Q[3][5] <= dffe32:inst8.Q[5]
Q[3][6] <= dffe32:inst8.Q[6]
Q[3][7] <= dffe32:inst8.Q[7]
Q[3][8] <= dffe32:inst8.Q[8]
Q[3][9] <= dffe32:inst8.Q[9]
Q[3][10] <= dffe32:inst8.Q[10]
Q[3][11] <= dffe32:inst8.Q[11]
Q[3][12] <= dffe32:inst8.Q[12]
Q[3][13] <= dffe32:inst8.Q[13]
Q[3][14] <= dffe32:inst8.Q[14]
Q[3][15] <= dffe32:inst8.Q[15]
Q[3][16] <= dffe32:inst8.Q[16]
Q[3][17] <= dffe32:inst8.Q[17]
Q[3][18] <= dffe32:inst8.Q[18]
Q[3][19] <= dffe32:inst8.Q[19]
Q[3][20] <= dffe32:inst8.Q[20]
Q[3][21] <= dffe32:inst8.Q[21]
Q[3][22] <= dffe32:inst8.Q[22]
Q[3][23] <= dffe32:inst8.Q[23]
Q[3][24] <= dffe32:inst8.Q[24]
Q[3][25] <= dffe32:inst8.Q[25]
Q[3][26] <= dffe32:inst8.Q[26]
Q[3][27] <= dffe32:inst8.Q[27]
Q[3][28] <= dffe32:inst8.Q[28]
Q[3][29] <= dffe32:inst8.Q[29]
Q[3][30] <= dffe32:inst8.Q[30]
Q[3][31] <= dffe32:inst8.Q[31]
Q[4][0] <= dffe32:inst9.Q[0]
Q[4][1] <= dffe32:inst9.Q[1]
Q[4][2] <= dffe32:inst9.Q[2]
Q[4][3] <= dffe32:inst9.Q[3]
Q[4][4] <= dffe32:inst9.Q[4]
Q[4][5] <= dffe32:inst9.Q[5]
Q[4][6] <= dffe32:inst9.Q[6]
Q[4][7] <= dffe32:inst9.Q[7]
Q[4][8] <= dffe32:inst9.Q[8]
Q[4][9] <= dffe32:inst9.Q[9]
Q[4][10] <= dffe32:inst9.Q[10]
Q[4][11] <= dffe32:inst9.Q[11]
Q[4][12] <= dffe32:inst9.Q[12]
Q[4][13] <= dffe32:inst9.Q[13]
Q[4][14] <= dffe32:inst9.Q[14]
Q[4][15] <= dffe32:inst9.Q[15]
Q[4][16] <= dffe32:inst9.Q[16]
Q[4][17] <= dffe32:inst9.Q[17]
Q[4][18] <= dffe32:inst9.Q[18]
Q[4][19] <= dffe32:inst9.Q[19]
Q[4][20] <= dffe32:inst9.Q[20]
Q[4][21] <= dffe32:inst9.Q[21]
Q[4][22] <= dffe32:inst9.Q[22]
Q[4][23] <= dffe32:inst9.Q[23]
Q[4][24] <= dffe32:inst9.Q[24]
Q[4][25] <= dffe32:inst9.Q[25]
Q[4][26] <= dffe32:inst9.Q[26]
Q[4][27] <= dffe32:inst9.Q[27]
Q[4][28] <= dffe32:inst9.Q[28]
Q[4][29] <= dffe32:inst9.Q[29]
Q[4][30] <= dffe32:inst9.Q[30]
Q[4][31] <= dffe32:inst9.Q[31]
Q[5][0] <= dffe32:inst10.Q[0]
Q[5][1] <= dffe32:inst10.Q[1]
Q[5][2] <= dffe32:inst10.Q[2]
Q[5][3] <= dffe32:inst10.Q[3]
Q[5][4] <= dffe32:inst10.Q[4]
Q[5][5] <= dffe32:inst10.Q[5]
Q[5][6] <= dffe32:inst10.Q[6]
Q[5][7] <= dffe32:inst10.Q[7]
Q[5][8] <= dffe32:inst10.Q[8]
Q[5][9] <= dffe32:inst10.Q[9]
Q[5][10] <= dffe32:inst10.Q[10]
Q[5][11] <= dffe32:inst10.Q[11]
Q[5][12] <= dffe32:inst10.Q[12]
Q[5][13] <= dffe32:inst10.Q[13]
Q[5][14] <= dffe32:inst10.Q[14]
Q[5][15] <= dffe32:inst10.Q[15]
Q[5][16] <= dffe32:inst10.Q[16]
Q[5][17] <= dffe32:inst10.Q[17]
Q[5][18] <= dffe32:inst10.Q[18]
Q[5][19] <= dffe32:inst10.Q[19]
Q[5][20] <= dffe32:inst10.Q[20]
Q[5][21] <= dffe32:inst10.Q[21]
Q[5][22] <= dffe32:inst10.Q[22]
Q[5][23] <= dffe32:inst10.Q[23]
Q[5][24] <= dffe32:inst10.Q[24]
Q[5][25] <= dffe32:inst10.Q[25]
Q[5][26] <= dffe32:inst10.Q[26]
Q[5][27] <= dffe32:inst10.Q[27]
Q[5][28] <= dffe32:inst10.Q[28]
Q[5][29] <= dffe32:inst10.Q[29]
Q[5][30] <= dffe32:inst10.Q[30]
Q[5][31] <= dffe32:inst10.Q[31]
Q[6][0] <= dffe32:inst11.Q[0]
Q[6][1] <= dffe32:inst11.Q[1]
Q[6][2] <= dffe32:inst11.Q[2]
Q[6][3] <= dffe32:inst11.Q[3]
Q[6][4] <= dffe32:inst11.Q[4]
Q[6][5] <= dffe32:inst11.Q[5]
Q[6][6] <= dffe32:inst11.Q[6]
Q[6][7] <= dffe32:inst11.Q[7]
Q[6][8] <= dffe32:inst11.Q[8]
Q[6][9] <= dffe32:inst11.Q[9]
Q[6][10] <= dffe32:inst11.Q[10]
Q[6][11] <= dffe32:inst11.Q[11]
Q[6][12] <= dffe32:inst11.Q[12]
Q[6][13] <= dffe32:inst11.Q[13]
Q[6][14] <= dffe32:inst11.Q[14]
Q[6][15] <= dffe32:inst11.Q[15]
Q[6][16] <= dffe32:inst11.Q[16]
Q[6][17] <= dffe32:inst11.Q[17]
Q[6][18] <= dffe32:inst11.Q[18]
Q[6][19] <= dffe32:inst11.Q[19]
Q[6][20] <= dffe32:inst11.Q[20]
Q[6][21] <= dffe32:inst11.Q[21]
Q[6][22] <= dffe32:inst11.Q[22]
Q[6][23] <= dffe32:inst11.Q[23]
Q[6][24] <= dffe32:inst11.Q[24]
Q[6][25] <= dffe32:inst11.Q[25]
Q[6][26] <= dffe32:inst11.Q[26]
Q[6][27] <= dffe32:inst11.Q[27]
Q[6][28] <= dffe32:inst11.Q[28]
Q[6][29] <= dffe32:inst11.Q[29]
Q[6][30] <= dffe32:inst11.Q[30]
Q[6][31] <= dffe32:inst11.Q[31]
Q[7][0] <= dffe32:inst12.Q[0]
Q[7][1] <= dffe32:inst12.Q[1]
Q[7][2] <= dffe32:inst12.Q[2]
Q[7][3] <= dffe32:inst12.Q[3]
Q[7][4] <= dffe32:inst12.Q[4]
Q[7][5] <= dffe32:inst12.Q[5]
Q[7][6] <= dffe32:inst12.Q[6]
Q[7][7] <= dffe32:inst12.Q[7]
Q[7][8] <= dffe32:inst12.Q[8]
Q[7][9] <= dffe32:inst12.Q[9]
Q[7][10] <= dffe32:inst12.Q[10]
Q[7][11] <= dffe32:inst12.Q[11]
Q[7][12] <= dffe32:inst12.Q[12]
Q[7][13] <= dffe32:inst12.Q[13]
Q[7][14] <= dffe32:inst12.Q[14]
Q[7][15] <= dffe32:inst12.Q[15]
Q[7][16] <= dffe32:inst12.Q[16]
Q[7][17] <= dffe32:inst12.Q[17]
Q[7][18] <= dffe32:inst12.Q[18]
Q[7][19] <= dffe32:inst12.Q[19]
Q[7][20] <= dffe32:inst12.Q[20]
Q[7][21] <= dffe32:inst12.Q[21]
Q[7][22] <= dffe32:inst12.Q[22]
Q[7][23] <= dffe32:inst12.Q[23]
Q[7][24] <= dffe32:inst12.Q[24]
Q[7][25] <= dffe32:inst12.Q[25]
Q[7][26] <= dffe32:inst12.Q[26]
Q[7][27] <= dffe32:inst12.Q[27]
Q[7][28] <= dffe32:inst12.Q[28]
Q[7][29] <= dffe32:inst12.Q[29]
Q[7][30] <= dffe32:inst12.Q[30]
Q[7][31] <= dffe32:inst12.Q[31]
Q[8][0] <= dffe32:inst13.Q[0]
Q[8][1] <= dffe32:inst13.Q[1]
Q[8][2] <= dffe32:inst13.Q[2]
Q[8][3] <= dffe32:inst13.Q[3]
Q[8][4] <= dffe32:inst13.Q[4]
Q[8][5] <= dffe32:inst13.Q[5]
Q[8][6] <= dffe32:inst13.Q[6]
Q[8][7] <= dffe32:inst13.Q[7]
Q[8][8] <= dffe32:inst13.Q[8]
Q[8][9] <= dffe32:inst13.Q[9]
Q[8][10] <= dffe32:inst13.Q[10]
Q[8][11] <= dffe32:inst13.Q[11]
Q[8][12] <= dffe32:inst13.Q[12]
Q[8][13] <= dffe32:inst13.Q[13]
Q[8][14] <= dffe32:inst13.Q[14]
Q[8][15] <= dffe32:inst13.Q[15]
Q[8][16] <= dffe32:inst13.Q[16]
Q[8][17] <= dffe32:inst13.Q[17]
Q[8][18] <= dffe32:inst13.Q[18]
Q[8][19] <= dffe32:inst13.Q[19]
Q[8][20] <= dffe32:inst13.Q[20]
Q[8][21] <= dffe32:inst13.Q[21]
Q[8][22] <= dffe32:inst13.Q[22]
Q[8][23] <= dffe32:inst13.Q[23]
Q[8][24] <= dffe32:inst13.Q[24]
Q[8][25] <= dffe32:inst13.Q[25]
Q[8][26] <= dffe32:inst13.Q[26]
Q[8][27] <= dffe32:inst13.Q[27]
Q[8][28] <= dffe32:inst13.Q[28]
Q[8][29] <= dffe32:inst13.Q[29]
Q[8][30] <= dffe32:inst13.Q[30]
Q[8][31] <= dffe32:inst13.Q[31]
Q[9][0] <= dffe32:inst14.Q[0]
Q[9][1] <= dffe32:inst14.Q[1]
Q[9][2] <= dffe32:inst14.Q[2]
Q[9][3] <= dffe32:inst14.Q[3]
Q[9][4] <= dffe32:inst14.Q[4]
Q[9][5] <= dffe32:inst14.Q[5]
Q[9][6] <= dffe32:inst14.Q[6]
Q[9][7] <= dffe32:inst14.Q[7]
Q[9][8] <= dffe32:inst14.Q[8]
Q[9][9] <= dffe32:inst14.Q[9]
Q[9][10] <= dffe32:inst14.Q[10]
Q[9][11] <= dffe32:inst14.Q[11]
Q[9][12] <= dffe32:inst14.Q[12]
Q[9][13] <= dffe32:inst14.Q[13]
Q[9][14] <= dffe32:inst14.Q[14]
Q[9][15] <= dffe32:inst14.Q[15]
Q[9][16] <= dffe32:inst14.Q[16]
Q[9][17] <= dffe32:inst14.Q[17]
Q[9][18] <= dffe32:inst14.Q[18]
Q[9][19] <= dffe32:inst14.Q[19]
Q[9][20] <= dffe32:inst14.Q[20]
Q[9][21] <= dffe32:inst14.Q[21]
Q[9][22] <= dffe32:inst14.Q[22]
Q[9][23] <= dffe32:inst14.Q[23]
Q[9][24] <= dffe32:inst14.Q[24]
Q[9][25] <= dffe32:inst14.Q[25]
Q[9][26] <= dffe32:inst14.Q[26]
Q[9][27] <= dffe32:inst14.Q[27]
Q[9][28] <= dffe32:inst14.Q[28]
Q[9][29] <= dffe32:inst14.Q[29]
Q[9][30] <= dffe32:inst14.Q[30]
Q[9][31] <= dffe32:inst14.Q[31]
Q[10][0] <= dffe32:inst15.Q[0]
Q[10][1] <= dffe32:inst15.Q[1]
Q[10][2] <= dffe32:inst15.Q[2]
Q[10][3] <= dffe32:inst15.Q[3]
Q[10][4] <= dffe32:inst15.Q[4]
Q[10][5] <= dffe32:inst15.Q[5]
Q[10][6] <= dffe32:inst15.Q[6]
Q[10][7] <= dffe32:inst15.Q[7]
Q[10][8] <= dffe32:inst15.Q[8]
Q[10][9] <= dffe32:inst15.Q[9]
Q[10][10] <= dffe32:inst15.Q[10]
Q[10][11] <= dffe32:inst15.Q[11]
Q[10][12] <= dffe32:inst15.Q[12]
Q[10][13] <= dffe32:inst15.Q[13]
Q[10][14] <= dffe32:inst15.Q[14]
Q[10][15] <= dffe32:inst15.Q[15]
Q[10][16] <= dffe32:inst15.Q[16]
Q[10][17] <= dffe32:inst15.Q[17]
Q[10][18] <= dffe32:inst15.Q[18]
Q[10][19] <= dffe32:inst15.Q[19]
Q[10][20] <= dffe32:inst15.Q[20]
Q[10][21] <= dffe32:inst15.Q[21]
Q[10][22] <= dffe32:inst15.Q[22]
Q[10][23] <= dffe32:inst15.Q[23]
Q[10][24] <= dffe32:inst15.Q[24]
Q[10][25] <= dffe32:inst15.Q[25]
Q[10][26] <= dffe32:inst15.Q[26]
Q[10][27] <= dffe32:inst15.Q[27]
Q[10][28] <= dffe32:inst15.Q[28]
Q[10][29] <= dffe32:inst15.Q[29]
Q[10][30] <= dffe32:inst15.Q[30]
Q[10][31] <= dffe32:inst15.Q[31]
Q[11][0] <= dffe32:inst16.Q[0]
Q[11][1] <= dffe32:inst16.Q[1]
Q[11][2] <= dffe32:inst16.Q[2]
Q[11][3] <= dffe32:inst16.Q[3]
Q[11][4] <= dffe32:inst16.Q[4]
Q[11][5] <= dffe32:inst16.Q[5]
Q[11][6] <= dffe32:inst16.Q[6]
Q[11][7] <= dffe32:inst16.Q[7]
Q[11][8] <= dffe32:inst16.Q[8]
Q[11][9] <= dffe32:inst16.Q[9]
Q[11][10] <= dffe32:inst16.Q[10]
Q[11][11] <= dffe32:inst16.Q[11]
Q[11][12] <= dffe32:inst16.Q[12]
Q[11][13] <= dffe32:inst16.Q[13]
Q[11][14] <= dffe32:inst16.Q[14]
Q[11][15] <= dffe32:inst16.Q[15]
Q[11][16] <= dffe32:inst16.Q[16]
Q[11][17] <= dffe32:inst16.Q[17]
Q[11][18] <= dffe32:inst16.Q[18]
Q[11][19] <= dffe32:inst16.Q[19]
Q[11][20] <= dffe32:inst16.Q[20]
Q[11][21] <= dffe32:inst16.Q[21]
Q[11][22] <= dffe32:inst16.Q[22]
Q[11][23] <= dffe32:inst16.Q[23]
Q[11][24] <= dffe32:inst16.Q[24]
Q[11][25] <= dffe32:inst16.Q[25]
Q[11][26] <= dffe32:inst16.Q[26]
Q[11][27] <= dffe32:inst16.Q[27]
Q[11][28] <= dffe32:inst16.Q[28]
Q[11][29] <= dffe32:inst16.Q[29]
Q[11][30] <= dffe32:inst16.Q[30]
Q[11][31] <= dffe32:inst16.Q[31]
Q[12][0] <= dffe32:inst17.Q[0]
Q[12][1] <= dffe32:inst17.Q[1]
Q[12][2] <= dffe32:inst17.Q[2]
Q[12][3] <= dffe32:inst17.Q[3]
Q[12][4] <= dffe32:inst17.Q[4]
Q[12][5] <= dffe32:inst17.Q[5]
Q[12][6] <= dffe32:inst17.Q[6]
Q[12][7] <= dffe32:inst17.Q[7]
Q[12][8] <= dffe32:inst17.Q[8]
Q[12][9] <= dffe32:inst17.Q[9]
Q[12][10] <= dffe32:inst17.Q[10]
Q[12][11] <= dffe32:inst17.Q[11]
Q[12][12] <= dffe32:inst17.Q[12]
Q[12][13] <= dffe32:inst17.Q[13]
Q[12][14] <= dffe32:inst17.Q[14]
Q[12][15] <= dffe32:inst17.Q[15]
Q[12][16] <= dffe32:inst17.Q[16]
Q[12][17] <= dffe32:inst17.Q[17]
Q[12][18] <= dffe32:inst17.Q[18]
Q[12][19] <= dffe32:inst17.Q[19]
Q[12][20] <= dffe32:inst17.Q[20]
Q[12][21] <= dffe32:inst17.Q[21]
Q[12][22] <= dffe32:inst17.Q[22]
Q[12][23] <= dffe32:inst17.Q[23]
Q[12][24] <= dffe32:inst17.Q[24]
Q[12][25] <= dffe32:inst17.Q[25]
Q[12][26] <= dffe32:inst17.Q[26]
Q[12][27] <= dffe32:inst17.Q[27]
Q[12][28] <= dffe32:inst17.Q[28]
Q[12][29] <= dffe32:inst17.Q[29]
Q[12][30] <= dffe32:inst17.Q[30]
Q[12][31] <= dffe32:inst17.Q[31]
Q[13][0] <= dffe32:inst18.Q[0]
Q[13][1] <= dffe32:inst18.Q[1]
Q[13][2] <= dffe32:inst18.Q[2]
Q[13][3] <= dffe32:inst18.Q[3]
Q[13][4] <= dffe32:inst18.Q[4]
Q[13][5] <= dffe32:inst18.Q[5]
Q[13][6] <= dffe32:inst18.Q[6]
Q[13][7] <= dffe32:inst18.Q[7]
Q[13][8] <= dffe32:inst18.Q[8]
Q[13][9] <= dffe32:inst18.Q[9]
Q[13][10] <= dffe32:inst18.Q[10]
Q[13][11] <= dffe32:inst18.Q[11]
Q[13][12] <= dffe32:inst18.Q[12]
Q[13][13] <= dffe32:inst18.Q[13]
Q[13][14] <= dffe32:inst18.Q[14]
Q[13][15] <= dffe32:inst18.Q[15]
Q[13][16] <= dffe32:inst18.Q[16]
Q[13][17] <= dffe32:inst18.Q[17]
Q[13][18] <= dffe32:inst18.Q[18]
Q[13][19] <= dffe32:inst18.Q[19]
Q[13][20] <= dffe32:inst18.Q[20]
Q[13][21] <= dffe32:inst18.Q[21]
Q[13][22] <= dffe32:inst18.Q[22]
Q[13][23] <= dffe32:inst18.Q[23]
Q[13][24] <= dffe32:inst18.Q[24]
Q[13][25] <= dffe32:inst18.Q[25]
Q[13][26] <= dffe32:inst18.Q[26]
Q[13][27] <= dffe32:inst18.Q[27]
Q[13][28] <= dffe32:inst18.Q[28]
Q[13][29] <= dffe32:inst18.Q[29]
Q[13][30] <= dffe32:inst18.Q[30]
Q[13][31] <= dffe32:inst18.Q[31]
Q[14][0] <= dffe32:inst19.Q[0]
Q[14][1] <= dffe32:inst19.Q[1]
Q[14][2] <= dffe32:inst19.Q[2]
Q[14][3] <= dffe32:inst19.Q[3]
Q[14][4] <= dffe32:inst19.Q[4]
Q[14][5] <= dffe32:inst19.Q[5]
Q[14][6] <= dffe32:inst19.Q[6]
Q[14][7] <= dffe32:inst19.Q[7]
Q[14][8] <= dffe32:inst19.Q[8]
Q[14][9] <= dffe32:inst19.Q[9]
Q[14][10] <= dffe32:inst19.Q[10]
Q[14][11] <= dffe32:inst19.Q[11]
Q[14][12] <= dffe32:inst19.Q[12]
Q[14][13] <= dffe32:inst19.Q[13]
Q[14][14] <= dffe32:inst19.Q[14]
Q[14][15] <= dffe32:inst19.Q[15]
Q[14][16] <= dffe32:inst19.Q[16]
Q[14][17] <= dffe32:inst19.Q[17]
Q[14][18] <= dffe32:inst19.Q[18]
Q[14][19] <= dffe32:inst19.Q[19]
Q[14][20] <= dffe32:inst19.Q[20]
Q[14][21] <= dffe32:inst19.Q[21]
Q[14][22] <= dffe32:inst19.Q[22]
Q[14][23] <= dffe32:inst19.Q[23]
Q[14][24] <= dffe32:inst19.Q[24]
Q[14][25] <= dffe32:inst19.Q[25]
Q[14][26] <= dffe32:inst19.Q[26]
Q[14][27] <= dffe32:inst19.Q[27]
Q[14][28] <= dffe32:inst19.Q[28]
Q[14][29] <= dffe32:inst19.Q[29]
Q[14][30] <= dffe32:inst19.Q[30]
Q[14][31] <= dffe32:inst19.Q[31]
Q[15][0] <= dffe32:inst20.Q[0]
Q[15][1] <= dffe32:inst20.Q[1]
Q[15][2] <= dffe32:inst20.Q[2]
Q[15][3] <= dffe32:inst20.Q[3]
Q[15][4] <= dffe32:inst20.Q[4]
Q[15][5] <= dffe32:inst20.Q[5]
Q[15][6] <= dffe32:inst20.Q[6]
Q[15][7] <= dffe32:inst20.Q[7]
Q[15][8] <= dffe32:inst20.Q[8]
Q[15][9] <= dffe32:inst20.Q[9]
Q[15][10] <= dffe32:inst20.Q[10]
Q[15][11] <= dffe32:inst20.Q[11]
Q[15][12] <= dffe32:inst20.Q[12]
Q[15][13] <= dffe32:inst20.Q[13]
Q[15][14] <= dffe32:inst20.Q[14]
Q[15][15] <= dffe32:inst20.Q[15]
Q[15][16] <= dffe32:inst20.Q[16]
Q[15][17] <= dffe32:inst20.Q[17]
Q[15][18] <= dffe32:inst20.Q[18]
Q[15][19] <= dffe32:inst20.Q[19]
Q[15][20] <= dffe32:inst20.Q[20]
Q[15][21] <= dffe32:inst20.Q[21]
Q[15][22] <= dffe32:inst20.Q[22]
Q[15][23] <= dffe32:inst20.Q[23]
Q[15][24] <= dffe32:inst20.Q[24]
Q[15][25] <= dffe32:inst20.Q[25]
Q[15][26] <= dffe32:inst20.Q[26]
Q[15][27] <= dffe32:inst20.Q[27]
Q[15][28] <= dffe32:inst20.Q[28]
Q[15][29] <= dffe32:inst20.Q[29]
Q[15][30] <= dffe32:inst20.Q[30]
Q[15][31] <= dffe32:inst20.Q[31]
Q[16][0] <= dffe32:inst21.Q[0]
Q[16][1] <= dffe32:inst21.Q[1]
Q[16][2] <= dffe32:inst21.Q[2]
Q[16][3] <= dffe32:inst21.Q[3]
Q[16][4] <= dffe32:inst21.Q[4]
Q[16][5] <= dffe32:inst21.Q[5]
Q[16][6] <= dffe32:inst21.Q[6]
Q[16][7] <= dffe32:inst21.Q[7]
Q[16][8] <= dffe32:inst21.Q[8]
Q[16][9] <= dffe32:inst21.Q[9]
Q[16][10] <= dffe32:inst21.Q[10]
Q[16][11] <= dffe32:inst21.Q[11]
Q[16][12] <= dffe32:inst21.Q[12]
Q[16][13] <= dffe32:inst21.Q[13]
Q[16][14] <= dffe32:inst21.Q[14]
Q[16][15] <= dffe32:inst21.Q[15]
Q[16][16] <= dffe32:inst21.Q[16]
Q[16][17] <= dffe32:inst21.Q[17]
Q[16][18] <= dffe32:inst21.Q[18]
Q[16][19] <= dffe32:inst21.Q[19]
Q[16][20] <= dffe32:inst21.Q[20]
Q[16][21] <= dffe32:inst21.Q[21]
Q[16][22] <= dffe32:inst21.Q[22]
Q[16][23] <= dffe32:inst21.Q[23]
Q[16][24] <= dffe32:inst21.Q[24]
Q[16][25] <= dffe32:inst21.Q[25]
Q[16][26] <= dffe32:inst21.Q[26]
Q[16][27] <= dffe32:inst21.Q[27]
Q[16][28] <= dffe32:inst21.Q[28]
Q[16][29] <= dffe32:inst21.Q[29]
Q[16][30] <= dffe32:inst21.Q[30]
Q[16][31] <= dffe32:inst21.Q[31]
Q[17][0] <= dffe32:inst22.Q[0]
Q[17][1] <= dffe32:inst22.Q[1]
Q[17][2] <= dffe32:inst22.Q[2]
Q[17][3] <= dffe32:inst22.Q[3]
Q[17][4] <= dffe32:inst22.Q[4]
Q[17][5] <= dffe32:inst22.Q[5]
Q[17][6] <= dffe32:inst22.Q[6]
Q[17][7] <= dffe32:inst22.Q[7]
Q[17][8] <= dffe32:inst22.Q[8]
Q[17][9] <= dffe32:inst22.Q[9]
Q[17][10] <= dffe32:inst22.Q[10]
Q[17][11] <= dffe32:inst22.Q[11]
Q[17][12] <= dffe32:inst22.Q[12]
Q[17][13] <= dffe32:inst22.Q[13]
Q[17][14] <= dffe32:inst22.Q[14]
Q[17][15] <= dffe32:inst22.Q[15]
Q[17][16] <= dffe32:inst22.Q[16]
Q[17][17] <= dffe32:inst22.Q[17]
Q[17][18] <= dffe32:inst22.Q[18]
Q[17][19] <= dffe32:inst22.Q[19]
Q[17][20] <= dffe32:inst22.Q[20]
Q[17][21] <= dffe32:inst22.Q[21]
Q[17][22] <= dffe32:inst22.Q[22]
Q[17][23] <= dffe32:inst22.Q[23]
Q[17][24] <= dffe32:inst22.Q[24]
Q[17][25] <= dffe32:inst22.Q[25]
Q[17][26] <= dffe32:inst22.Q[26]
Q[17][27] <= dffe32:inst22.Q[27]
Q[17][28] <= dffe32:inst22.Q[28]
Q[17][29] <= dffe32:inst22.Q[29]
Q[17][30] <= dffe32:inst22.Q[30]
Q[17][31] <= dffe32:inst22.Q[31]
Q[18][0] <= dffe32:inst23.Q[0]
Q[18][1] <= dffe32:inst23.Q[1]
Q[18][2] <= dffe32:inst23.Q[2]
Q[18][3] <= dffe32:inst23.Q[3]
Q[18][4] <= dffe32:inst23.Q[4]
Q[18][5] <= dffe32:inst23.Q[5]
Q[18][6] <= dffe32:inst23.Q[6]
Q[18][7] <= dffe32:inst23.Q[7]
Q[18][8] <= dffe32:inst23.Q[8]
Q[18][9] <= dffe32:inst23.Q[9]
Q[18][10] <= dffe32:inst23.Q[10]
Q[18][11] <= dffe32:inst23.Q[11]
Q[18][12] <= dffe32:inst23.Q[12]
Q[18][13] <= dffe32:inst23.Q[13]
Q[18][14] <= dffe32:inst23.Q[14]
Q[18][15] <= dffe32:inst23.Q[15]
Q[18][16] <= dffe32:inst23.Q[16]
Q[18][17] <= dffe32:inst23.Q[17]
Q[18][18] <= dffe32:inst23.Q[18]
Q[18][19] <= dffe32:inst23.Q[19]
Q[18][20] <= dffe32:inst23.Q[20]
Q[18][21] <= dffe32:inst23.Q[21]
Q[18][22] <= dffe32:inst23.Q[22]
Q[18][23] <= dffe32:inst23.Q[23]
Q[18][24] <= dffe32:inst23.Q[24]
Q[18][25] <= dffe32:inst23.Q[25]
Q[18][26] <= dffe32:inst23.Q[26]
Q[18][27] <= dffe32:inst23.Q[27]
Q[18][28] <= dffe32:inst23.Q[28]
Q[18][29] <= dffe32:inst23.Q[29]
Q[18][30] <= dffe32:inst23.Q[30]
Q[18][31] <= dffe32:inst23.Q[31]
Q[19][0] <= dffe32:inst24.Q[0]
Q[19][1] <= dffe32:inst24.Q[1]
Q[19][2] <= dffe32:inst24.Q[2]
Q[19][3] <= dffe32:inst24.Q[3]
Q[19][4] <= dffe32:inst24.Q[4]
Q[19][5] <= dffe32:inst24.Q[5]
Q[19][6] <= dffe32:inst24.Q[6]
Q[19][7] <= dffe32:inst24.Q[7]
Q[19][8] <= dffe32:inst24.Q[8]
Q[19][9] <= dffe32:inst24.Q[9]
Q[19][10] <= dffe32:inst24.Q[10]
Q[19][11] <= dffe32:inst24.Q[11]
Q[19][12] <= dffe32:inst24.Q[12]
Q[19][13] <= dffe32:inst24.Q[13]
Q[19][14] <= dffe32:inst24.Q[14]
Q[19][15] <= dffe32:inst24.Q[15]
Q[19][16] <= dffe32:inst24.Q[16]
Q[19][17] <= dffe32:inst24.Q[17]
Q[19][18] <= dffe32:inst24.Q[18]
Q[19][19] <= dffe32:inst24.Q[19]
Q[19][20] <= dffe32:inst24.Q[20]
Q[19][21] <= dffe32:inst24.Q[21]
Q[19][22] <= dffe32:inst24.Q[22]
Q[19][23] <= dffe32:inst24.Q[23]
Q[19][24] <= dffe32:inst24.Q[24]
Q[19][25] <= dffe32:inst24.Q[25]
Q[19][26] <= dffe32:inst24.Q[26]
Q[19][27] <= dffe32:inst24.Q[27]
Q[19][28] <= dffe32:inst24.Q[28]
Q[19][29] <= dffe32:inst24.Q[29]
Q[19][30] <= dffe32:inst24.Q[30]
Q[19][31] <= dffe32:inst24.Q[31]
Q[20][0] <= dffe32:inst25.Q[0]
Q[20][1] <= dffe32:inst25.Q[1]
Q[20][2] <= dffe32:inst25.Q[2]
Q[20][3] <= dffe32:inst25.Q[3]
Q[20][4] <= dffe32:inst25.Q[4]
Q[20][5] <= dffe32:inst25.Q[5]
Q[20][6] <= dffe32:inst25.Q[6]
Q[20][7] <= dffe32:inst25.Q[7]
Q[20][8] <= dffe32:inst25.Q[8]
Q[20][9] <= dffe32:inst25.Q[9]
Q[20][10] <= dffe32:inst25.Q[10]
Q[20][11] <= dffe32:inst25.Q[11]
Q[20][12] <= dffe32:inst25.Q[12]
Q[20][13] <= dffe32:inst25.Q[13]
Q[20][14] <= dffe32:inst25.Q[14]
Q[20][15] <= dffe32:inst25.Q[15]
Q[20][16] <= dffe32:inst25.Q[16]
Q[20][17] <= dffe32:inst25.Q[17]
Q[20][18] <= dffe32:inst25.Q[18]
Q[20][19] <= dffe32:inst25.Q[19]
Q[20][20] <= dffe32:inst25.Q[20]
Q[20][21] <= dffe32:inst25.Q[21]
Q[20][22] <= dffe32:inst25.Q[22]
Q[20][23] <= dffe32:inst25.Q[23]
Q[20][24] <= dffe32:inst25.Q[24]
Q[20][25] <= dffe32:inst25.Q[25]
Q[20][26] <= dffe32:inst25.Q[26]
Q[20][27] <= dffe32:inst25.Q[27]
Q[20][28] <= dffe32:inst25.Q[28]
Q[20][29] <= dffe32:inst25.Q[29]
Q[20][30] <= dffe32:inst25.Q[30]
Q[20][31] <= dffe32:inst25.Q[31]
Q[21][0] <= dffe32:inst26.Q[0]
Q[21][1] <= dffe32:inst26.Q[1]
Q[21][2] <= dffe32:inst26.Q[2]
Q[21][3] <= dffe32:inst26.Q[3]
Q[21][4] <= dffe32:inst26.Q[4]
Q[21][5] <= dffe32:inst26.Q[5]
Q[21][6] <= dffe32:inst26.Q[6]
Q[21][7] <= dffe32:inst26.Q[7]
Q[21][8] <= dffe32:inst26.Q[8]
Q[21][9] <= dffe32:inst26.Q[9]
Q[21][10] <= dffe32:inst26.Q[10]
Q[21][11] <= dffe32:inst26.Q[11]
Q[21][12] <= dffe32:inst26.Q[12]
Q[21][13] <= dffe32:inst26.Q[13]
Q[21][14] <= dffe32:inst26.Q[14]
Q[21][15] <= dffe32:inst26.Q[15]
Q[21][16] <= dffe32:inst26.Q[16]
Q[21][17] <= dffe32:inst26.Q[17]
Q[21][18] <= dffe32:inst26.Q[18]
Q[21][19] <= dffe32:inst26.Q[19]
Q[21][20] <= dffe32:inst26.Q[20]
Q[21][21] <= dffe32:inst26.Q[21]
Q[21][22] <= dffe32:inst26.Q[22]
Q[21][23] <= dffe32:inst26.Q[23]
Q[21][24] <= dffe32:inst26.Q[24]
Q[21][25] <= dffe32:inst26.Q[25]
Q[21][26] <= dffe32:inst26.Q[26]
Q[21][27] <= dffe32:inst26.Q[27]
Q[21][28] <= dffe32:inst26.Q[28]
Q[21][29] <= dffe32:inst26.Q[29]
Q[21][30] <= dffe32:inst26.Q[30]
Q[21][31] <= dffe32:inst26.Q[31]
Q[22][0] <= dffe32:inst27.Q[0]
Q[22][1] <= dffe32:inst27.Q[1]
Q[22][2] <= dffe32:inst27.Q[2]
Q[22][3] <= dffe32:inst27.Q[3]
Q[22][4] <= dffe32:inst27.Q[4]
Q[22][5] <= dffe32:inst27.Q[5]
Q[22][6] <= dffe32:inst27.Q[6]
Q[22][7] <= dffe32:inst27.Q[7]
Q[22][8] <= dffe32:inst27.Q[8]
Q[22][9] <= dffe32:inst27.Q[9]
Q[22][10] <= dffe32:inst27.Q[10]
Q[22][11] <= dffe32:inst27.Q[11]
Q[22][12] <= dffe32:inst27.Q[12]
Q[22][13] <= dffe32:inst27.Q[13]
Q[22][14] <= dffe32:inst27.Q[14]
Q[22][15] <= dffe32:inst27.Q[15]
Q[22][16] <= dffe32:inst27.Q[16]
Q[22][17] <= dffe32:inst27.Q[17]
Q[22][18] <= dffe32:inst27.Q[18]
Q[22][19] <= dffe32:inst27.Q[19]
Q[22][20] <= dffe32:inst27.Q[20]
Q[22][21] <= dffe32:inst27.Q[21]
Q[22][22] <= dffe32:inst27.Q[22]
Q[22][23] <= dffe32:inst27.Q[23]
Q[22][24] <= dffe32:inst27.Q[24]
Q[22][25] <= dffe32:inst27.Q[25]
Q[22][26] <= dffe32:inst27.Q[26]
Q[22][27] <= dffe32:inst27.Q[27]
Q[22][28] <= dffe32:inst27.Q[28]
Q[22][29] <= dffe32:inst27.Q[29]
Q[22][30] <= dffe32:inst27.Q[30]
Q[22][31] <= dffe32:inst27.Q[31]
Q[23][0] <= dffe32:inst28.Q[0]
Q[23][1] <= dffe32:inst28.Q[1]
Q[23][2] <= dffe32:inst28.Q[2]
Q[23][3] <= dffe32:inst28.Q[3]
Q[23][4] <= dffe32:inst28.Q[4]
Q[23][5] <= dffe32:inst28.Q[5]
Q[23][6] <= dffe32:inst28.Q[6]
Q[23][7] <= dffe32:inst28.Q[7]
Q[23][8] <= dffe32:inst28.Q[8]
Q[23][9] <= dffe32:inst28.Q[9]
Q[23][10] <= dffe32:inst28.Q[10]
Q[23][11] <= dffe32:inst28.Q[11]
Q[23][12] <= dffe32:inst28.Q[12]
Q[23][13] <= dffe32:inst28.Q[13]
Q[23][14] <= dffe32:inst28.Q[14]
Q[23][15] <= dffe32:inst28.Q[15]
Q[23][16] <= dffe32:inst28.Q[16]
Q[23][17] <= dffe32:inst28.Q[17]
Q[23][18] <= dffe32:inst28.Q[18]
Q[23][19] <= dffe32:inst28.Q[19]
Q[23][20] <= dffe32:inst28.Q[20]
Q[23][21] <= dffe32:inst28.Q[21]
Q[23][22] <= dffe32:inst28.Q[22]
Q[23][23] <= dffe32:inst28.Q[23]
Q[23][24] <= dffe32:inst28.Q[24]
Q[23][25] <= dffe32:inst28.Q[25]
Q[23][26] <= dffe32:inst28.Q[26]
Q[23][27] <= dffe32:inst28.Q[27]
Q[23][28] <= dffe32:inst28.Q[28]
Q[23][29] <= dffe32:inst28.Q[29]
Q[23][30] <= dffe32:inst28.Q[30]
Q[23][31] <= dffe32:inst28.Q[31]
Q[24][0] <= dffe32:inst29.Q[0]
Q[24][1] <= dffe32:inst29.Q[1]
Q[24][2] <= dffe32:inst29.Q[2]
Q[24][3] <= dffe32:inst29.Q[3]
Q[24][4] <= dffe32:inst29.Q[4]
Q[24][5] <= dffe32:inst29.Q[5]
Q[24][6] <= dffe32:inst29.Q[6]
Q[24][7] <= dffe32:inst29.Q[7]
Q[24][8] <= dffe32:inst29.Q[8]
Q[24][9] <= dffe32:inst29.Q[9]
Q[24][10] <= dffe32:inst29.Q[10]
Q[24][11] <= dffe32:inst29.Q[11]
Q[24][12] <= dffe32:inst29.Q[12]
Q[24][13] <= dffe32:inst29.Q[13]
Q[24][14] <= dffe32:inst29.Q[14]
Q[24][15] <= dffe32:inst29.Q[15]
Q[24][16] <= dffe32:inst29.Q[16]
Q[24][17] <= dffe32:inst29.Q[17]
Q[24][18] <= dffe32:inst29.Q[18]
Q[24][19] <= dffe32:inst29.Q[19]
Q[24][20] <= dffe32:inst29.Q[20]
Q[24][21] <= dffe32:inst29.Q[21]
Q[24][22] <= dffe32:inst29.Q[22]
Q[24][23] <= dffe32:inst29.Q[23]
Q[24][24] <= dffe32:inst29.Q[24]
Q[24][25] <= dffe32:inst29.Q[25]
Q[24][26] <= dffe32:inst29.Q[26]
Q[24][27] <= dffe32:inst29.Q[27]
Q[24][28] <= dffe32:inst29.Q[28]
Q[24][29] <= dffe32:inst29.Q[29]
Q[24][30] <= dffe32:inst29.Q[30]
Q[24][31] <= dffe32:inst29.Q[31]
Q[25][0] <= dffe32:inst30.Q[0]
Q[25][1] <= dffe32:inst30.Q[1]
Q[25][2] <= dffe32:inst30.Q[2]
Q[25][3] <= dffe32:inst30.Q[3]
Q[25][4] <= dffe32:inst30.Q[4]
Q[25][5] <= dffe32:inst30.Q[5]
Q[25][6] <= dffe32:inst30.Q[6]
Q[25][7] <= dffe32:inst30.Q[7]
Q[25][8] <= dffe32:inst30.Q[8]
Q[25][9] <= dffe32:inst30.Q[9]
Q[25][10] <= dffe32:inst30.Q[10]
Q[25][11] <= dffe32:inst30.Q[11]
Q[25][12] <= dffe32:inst30.Q[12]
Q[25][13] <= dffe32:inst30.Q[13]
Q[25][14] <= dffe32:inst30.Q[14]
Q[25][15] <= dffe32:inst30.Q[15]
Q[25][16] <= dffe32:inst30.Q[16]
Q[25][17] <= dffe32:inst30.Q[17]
Q[25][18] <= dffe32:inst30.Q[18]
Q[25][19] <= dffe32:inst30.Q[19]
Q[25][20] <= dffe32:inst30.Q[20]
Q[25][21] <= dffe32:inst30.Q[21]
Q[25][22] <= dffe32:inst30.Q[22]
Q[25][23] <= dffe32:inst30.Q[23]
Q[25][24] <= dffe32:inst30.Q[24]
Q[25][25] <= dffe32:inst30.Q[25]
Q[25][26] <= dffe32:inst30.Q[26]
Q[25][27] <= dffe32:inst30.Q[27]
Q[25][28] <= dffe32:inst30.Q[28]
Q[25][29] <= dffe32:inst30.Q[29]
Q[25][30] <= dffe32:inst30.Q[30]
Q[25][31] <= dffe32:inst30.Q[31]
Q[26][0] <= dffe32:inst31.Q[0]
Q[26][1] <= dffe32:inst31.Q[1]
Q[26][2] <= dffe32:inst31.Q[2]
Q[26][3] <= dffe32:inst31.Q[3]
Q[26][4] <= dffe32:inst31.Q[4]
Q[26][5] <= dffe32:inst31.Q[5]
Q[26][6] <= dffe32:inst31.Q[6]
Q[26][7] <= dffe32:inst31.Q[7]
Q[26][8] <= dffe32:inst31.Q[8]
Q[26][9] <= dffe32:inst31.Q[9]
Q[26][10] <= dffe32:inst31.Q[10]
Q[26][11] <= dffe32:inst31.Q[11]
Q[26][12] <= dffe32:inst31.Q[12]
Q[26][13] <= dffe32:inst31.Q[13]
Q[26][14] <= dffe32:inst31.Q[14]
Q[26][15] <= dffe32:inst31.Q[15]
Q[26][16] <= dffe32:inst31.Q[16]
Q[26][17] <= dffe32:inst31.Q[17]
Q[26][18] <= dffe32:inst31.Q[18]
Q[26][19] <= dffe32:inst31.Q[19]
Q[26][20] <= dffe32:inst31.Q[20]
Q[26][21] <= dffe32:inst31.Q[21]
Q[26][22] <= dffe32:inst31.Q[22]
Q[26][23] <= dffe32:inst31.Q[23]
Q[26][24] <= dffe32:inst31.Q[24]
Q[26][25] <= dffe32:inst31.Q[25]
Q[26][26] <= dffe32:inst31.Q[26]
Q[26][27] <= dffe32:inst31.Q[27]
Q[26][28] <= dffe32:inst31.Q[28]
Q[26][29] <= dffe32:inst31.Q[29]
Q[26][30] <= dffe32:inst31.Q[30]
Q[26][31] <= dffe32:inst31.Q[31]
Q[27][0] <= dffe32:inst32.Q[0]
Q[27][1] <= dffe32:inst32.Q[1]
Q[27][2] <= dffe32:inst32.Q[2]
Q[27][3] <= dffe32:inst32.Q[3]
Q[27][4] <= dffe32:inst32.Q[4]
Q[27][5] <= dffe32:inst32.Q[5]
Q[27][6] <= dffe32:inst32.Q[6]
Q[27][7] <= dffe32:inst32.Q[7]
Q[27][8] <= dffe32:inst32.Q[8]
Q[27][9] <= dffe32:inst32.Q[9]
Q[27][10] <= dffe32:inst32.Q[10]
Q[27][11] <= dffe32:inst32.Q[11]
Q[27][12] <= dffe32:inst32.Q[12]
Q[27][13] <= dffe32:inst32.Q[13]
Q[27][14] <= dffe32:inst32.Q[14]
Q[27][15] <= dffe32:inst32.Q[15]
Q[27][16] <= dffe32:inst32.Q[16]
Q[27][17] <= dffe32:inst32.Q[17]
Q[27][18] <= dffe32:inst32.Q[18]
Q[27][19] <= dffe32:inst32.Q[19]
Q[27][20] <= dffe32:inst32.Q[20]
Q[27][21] <= dffe32:inst32.Q[21]
Q[27][22] <= dffe32:inst32.Q[22]
Q[27][23] <= dffe32:inst32.Q[23]
Q[27][24] <= dffe32:inst32.Q[24]
Q[27][25] <= dffe32:inst32.Q[25]
Q[27][26] <= dffe32:inst32.Q[26]
Q[27][27] <= dffe32:inst32.Q[27]
Q[27][28] <= dffe32:inst32.Q[28]
Q[27][29] <= dffe32:inst32.Q[29]
Q[27][30] <= dffe32:inst32.Q[30]
Q[27][31] <= dffe32:inst32.Q[31]
Q[28][0] <= dffe32:inst33.Q[0]
Q[28][1] <= dffe32:inst33.Q[1]
Q[28][2] <= dffe32:inst33.Q[2]
Q[28][3] <= dffe32:inst33.Q[3]
Q[28][4] <= dffe32:inst33.Q[4]
Q[28][5] <= dffe32:inst33.Q[5]
Q[28][6] <= dffe32:inst33.Q[6]
Q[28][7] <= dffe32:inst33.Q[7]
Q[28][8] <= dffe32:inst33.Q[8]
Q[28][9] <= dffe32:inst33.Q[9]
Q[28][10] <= dffe32:inst33.Q[10]
Q[28][11] <= dffe32:inst33.Q[11]
Q[28][12] <= dffe32:inst33.Q[12]
Q[28][13] <= dffe32:inst33.Q[13]
Q[28][14] <= dffe32:inst33.Q[14]
Q[28][15] <= dffe32:inst33.Q[15]
Q[28][16] <= dffe32:inst33.Q[16]
Q[28][17] <= dffe32:inst33.Q[17]
Q[28][18] <= dffe32:inst33.Q[18]
Q[28][19] <= dffe32:inst33.Q[19]
Q[28][20] <= dffe32:inst33.Q[20]
Q[28][21] <= dffe32:inst33.Q[21]
Q[28][22] <= dffe32:inst33.Q[22]
Q[28][23] <= dffe32:inst33.Q[23]
Q[28][24] <= dffe32:inst33.Q[24]
Q[28][25] <= dffe32:inst33.Q[25]
Q[28][26] <= dffe32:inst33.Q[26]
Q[28][27] <= dffe32:inst33.Q[27]
Q[28][28] <= dffe32:inst33.Q[28]
Q[28][29] <= dffe32:inst33.Q[29]
Q[28][30] <= dffe32:inst33.Q[30]
Q[28][31] <= dffe32:inst33.Q[31]
Q[29][0] <= dffe32:inst34.Q[0]
Q[29][1] <= dffe32:inst34.Q[1]
Q[29][2] <= dffe32:inst34.Q[2]
Q[29][3] <= dffe32:inst34.Q[3]
Q[29][4] <= dffe32:inst34.Q[4]
Q[29][5] <= dffe32:inst34.Q[5]
Q[29][6] <= dffe32:inst34.Q[6]
Q[29][7] <= dffe32:inst34.Q[7]
Q[29][8] <= dffe32:inst34.Q[8]
Q[29][9] <= dffe32:inst34.Q[9]
Q[29][10] <= dffe32:inst34.Q[10]
Q[29][11] <= dffe32:inst34.Q[11]
Q[29][12] <= dffe32:inst34.Q[12]
Q[29][13] <= dffe32:inst34.Q[13]
Q[29][14] <= dffe32:inst34.Q[14]
Q[29][15] <= dffe32:inst34.Q[15]
Q[29][16] <= dffe32:inst34.Q[16]
Q[29][17] <= dffe32:inst34.Q[17]
Q[29][18] <= dffe32:inst34.Q[18]
Q[29][19] <= dffe32:inst34.Q[19]
Q[29][20] <= dffe32:inst34.Q[20]
Q[29][21] <= dffe32:inst34.Q[21]
Q[29][22] <= dffe32:inst34.Q[22]
Q[29][23] <= dffe32:inst34.Q[23]
Q[29][24] <= dffe32:inst34.Q[24]
Q[29][25] <= dffe32:inst34.Q[25]
Q[29][26] <= dffe32:inst34.Q[26]
Q[29][27] <= dffe32:inst34.Q[27]
Q[29][28] <= dffe32:inst34.Q[28]
Q[29][29] <= dffe32:inst34.Q[29]
Q[29][30] <= dffe32:inst34.Q[30]
Q[29][31] <= dffe32:inst34.Q[31]
Q[30][0] <= dffe32:inst35.Q[0]
Q[30][1] <= dffe32:inst35.Q[1]
Q[30][2] <= dffe32:inst35.Q[2]
Q[30][3] <= dffe32:inst35.Q[3]
Q[30][4] <= dffe32:inst35.Q[4]
Q[30][5] <= dffe32:inst35.Q[5]
Q[30][6] <= dffe32:inst35.Q[6]
Q[30][7] <= dffe32:inst35.Q[7]
Q[30][8] <= dffe32:inst35.Q[8]
Q[30][9] <= dffe32:inst35.Q[9]
Q[30][10] <= dffe32:inst35.Q[10]
Q[30][11] <= dffe32:inst35.Q[11]
Q[30][12] <= dffe32:inst35.Q[12]
Q[30][13] <= dffe32:inst35.Q[13]
Q[30][14] <= dffe32:inst35.Q[14]
Q[30][15] <= dffe32:inst35.Q[15]
Q[30][16] <= dffe32:inst35.Q[16]
Q[30][17] <= dffe32:inst35.Q[17]
Q[30][18] <= dffe32:inst35.Q[18]
Q[30][19] <= dffe32:inst35.Q[19]
Q[30][20] <= dffe32:inst35.Q[20]
Q[30][21] <= dffe32:inst35.Q[21]
Q[30][22] <= dffe32:inst35.Q[22]
Q[30][23] <= dffe32:inst35.Q[23]
Q[30][24] <= dffe32:inst35.Q[24]
Q[30][25] <= dffe32:inst35.Q[25]
Q[30][26] <= dffe32:inst35.Q[26]
Q[30][27] <= dffe32:inst35.Q[27]
Q[30][28] <= dffe32:inst35.Q[28]
Q[30][29] <= dffe32:inst35.Q[29]
Q[30][30] <= dffe32:inst35.Q[30]
Q[30][31] <= dffe32:inst35.Q[31]
Q[31][0] <= dffe32:inst36.Q[0]
Q[31][1] <= dffe32:inst36.Q[1]
Q[31][2] <= dffe32:inst36.Q[2]
Q[31][3] <= dffe32:inst36.Q[3]
Q[31][4] <= dffe32:inst36.Q[4]
Q[31][5] <= dffe32:inst36.Q[5]
Q[31][6] <= dffe32:inst36.Q[6]
Q[31][7] <= dffe32:inst36.Q[7]
Q[31][8] <= dffe32:inst36.Q[8]
Q[31][9] <= dffe32:inst36.Q[9]
Q[31][10] <= dffe32:inst36.Q[10]
Q[31][11] <= dffe32:inst36.Q[11]
Q[31][12] <= dffe32:inst36.Q[12]
Q[31][13] <= dffe32:inst36.Q[13]
Q[31][14] <= dffe32:inst36.Q[14]
Q[31][15] <= dffe32:inst36.Q[15]
Q[31][16] <= dffe32:inst36.Q[16]
Q[31][17] <= dffe32:inst36.Q[17]
Q[31][18] <= dffe32:inst36.Q[18]
Q[31][19] <= dffe32:inst36.Q[19]
Q[31][20] <= dffe32:inst36.Q[20]
Q[31][21] <= dffe32:inst36.Q[21]
Q[31][22] <= dffe32:inst36.Q[22]
Q[31][23] <= dffe32:inst36.Q[23]
Q[31][24] <= dffe32:inst36.Q[24]
Q[31][25] <= dffe32:inst36.Q[25]
Q[31][26] <= dffe32:inst36.Q[26]
Q[31][27] <= dffe32:inst36.Q[27]
Q[31][28] <= dffe32:inst36.Q[28]
Q[31][29] <= dffe32:inst36.Q[29]
Q[31][30] <= dffe32:inst36.Q[30]
Q[31][31] <= dffe32:inst36.Q[31]
CLK => dffe32:inst5.CLK
CLK => dffe32:inst6.CLK
CLK => dffe32:inst8.CLK
CLK => dffe32:inst9.CLK
CLK => dffe32:inst10.CLK
CLK => dffe32:inst11.CLK
CLK => dffe32:inst12.CLK
CLK => dffe32:inst13.CLK
CLK => dffe32:inst14.CLK
CLK => dffe32:inst15.CLK
CLK => dffe32:inst16.CLK
CLK => dffe32:inst17.CLK
CLK => dffe32:inst18.CLK
CLK => dffe32:inst19.CLK
CLK => dffe32:inst20.CLK
CLK => dffe32:inst21.CLK
CLK => dffe32:inst22.CLK
CLK => dffe32:inst23.CLK
CLK => dffe32:inst24.CLK
CLK => dffe32:inst25.CLK
CLK => dffe32:inst26.CLK
CLK => dffe32:inst27.CLK
CLK => dffe32:inst28.CLK
CLK => dffe32:inst29.CLK
CLK => dffe32:inst30.CLK
CLK => dffe32:inst31.CLK
CLK => dffe32:inst32.CLK
CLK => dffe32:inst33.CLK
CLK => dffe32:inst34.CLK
CLK => dffe32:inst35.CLK
CLK => dffe32:inst36.CLK
E[0] => ~NO_FANOUT~
E[1] => dffe32:inst5.EN
E[2] => dffe32:inst6.EN
E[3] => dffe32:inst8.EN
E[4] => dffe32:inst9.EN
E[5] => dffe32:inst10.EN
E[6] => dffe32:inst11.EN
E[7] => dffe32:inst12.EN
E[8] => dffe32:inst13.EN
E[9] => dffe32:inst14.EN
E[10] => dffe32:inst15.EN
E[11] => dffe32:inst16.EN
E[12] => dffe32:inst17.EN
E[13] => dffe32:inst18.EN
E[14] => dffe32:inst19.EN
E[15] => dffe32:inst20.EN
E[16] => dffe32:inst21.EN
E[17] => dffe32:inst22.EN
E[18] => dffe32:inst23.EN
E[19] => dffe32:inst24.EN
E[20] => dffe32:inst25.EN
E[21] => dffe32:inst26.EN
E[22] => dffe32:inst27.EN
E[23] => dffe32:inst28.EN
E[24] => dffe32:inst29.EN
E[25] => dffe32:inst30.EN
E[26] => dffe32:inst31.EN
E[27] => dffe32:inst32.EN
E[28] => dffe32:inst33.EN
E[29] => dffe32:inst34.EN
E[30] => dffe32:inst35.EN
E[31] => dffe32:inst36.EN
CLRN => dffe32:inst5.CLRN
CLRN => dffe32:inst6.CLRN
CLRN => dffe32:inst8.CLRN
CLRN => dffe32:inst9.CLRN
CLRN => dffe32:inst10.CLRN
CLRN => dffe32:inst11.CLRN
CLRN => dffe32:inst12.CLRN
CLRN => dffe32:inst13.CLRN
CLRN => dffe32:inst14.CLRN
CLRN => dffe32:inst15.CLRN
CLRN => dffe32:inst16.CLRN
CLRN => dffe32:inst17.CLRN
CLRN => dffe32:inst18.CLRN
CLRN => dffe32:inst19.CLRN
CLRN => dffe32:inst20.CLRN
CLRN => dffe32:inst21.CLRN
CLRN => dffe32:inst22.CLRN
CLRN => dffe32:inst23.CLRN
CLRN => dffe32:inst24.CLRN
CLRN => dffe32:inst25.CLRN
CLRN => dffe32:inst26.CLRN
CLRN => dffe32:inst27.CLRN
CLRN => dffe32:inst28.CLRN
CLRN => dffe32:inst29.CLRN
CLRN => dffe32:inst30.CLRN
CLRN => dffe32:inst31.CLRN
CLRN => dffe32:inst32.CLRN
CLRN => dffe32:inst33.CLRN
CLRN => dffe32:inst34.CLRN
CLRN => dffe32:inst35.CLRN
CLRN => dffe32:inst36.CLRN
D[0] => dffe32:inst5.D[0]
D[0] => dffe32:inst6.D[0]
D[0] => dffe32:inst8.D[0]
D[0] => dffe32:inst9.D[0]
D[0] => dffe32:inst10.D[0]
D[0] => dffe32:inst11.D[0]
D[0] => dffe32:inst12.D[0]
D[0] => dffe32:inst13.D[0]
D[0] => dffe32:inst14.D[0]
D[0] => dffe32:inst15.D[0]
D[0] => dffe32:inst16.D[0]
D[0] => dffe32:inst17.D[0]
D[0] => dffe32:inst18.D[0]
D[0] => dffe32:inst19.D[0]
D[0] => dffe32:inst20.D[0]
D[0] => dffe32:inst21.D[0]
D[0] => dffe32:inst22.D[0]
D[0] => dffe32:inst23.D[0]
D[0] => dffe32:inst24.D[0]
D[0] => dffe32:inst25.D[0]
D[0] => dffe32:inst26.D[0]
D[0] => dffe32:inst27.D[0]
D[0] => dffe32:inst28.D[0]
D[0] => dffe32:inst29.D[0]
D[0] => dffe32:inst30.D[0]
D[0] => dffe32:inst31.D[0]
D[0] => dffe32:inst32.D[0]
D[0] => dffe32:inst33.D[0]
D[0] => dffe32:inst34.D[0]
D[0] => dffe32:inst35.D[0]
D[0] => dffe32:inst36.D[0]
D[1] => dffe32:inst5.D[1]
D[1] => dffe32:inst6.D[1]
D[1] => dffe32:inst8.D[1]
D[1] => dffe32:inst9.D[1]
D[1] => dffe32:inst10.D[1]
D[1] => dffe32:inst11.D[1]
D[1] => dffe32:inst12.D[1]
D[1] => dffe32:inst13.D[1]
D[1] => dffe32:inst14.D[1]
D[1] => dffe32:inst15.D[1]
D[1] => dffe32:inst16.D[1]
D[1] => dffe32:inst17.D[1]
D[1] => dffe32:inst18.D[1]
D[1] => dffe32:inst19.D[1]
D[1] => dffe32:inst20.D[1]
D[1] => dffe32:inst21.D[1]
D[1] => dffe32:inst22.D[1]
D[1] => dffe32:inst23.D[1]
D[1] => dffe32:inst24.D[1]
D[1] => dffe32:inst25.D[1]
D[1] => dffe32:inst26.D[1]
D[1] => dffe32:inst27.D[1]
D[1] => dffe32:inst28.D[1]
D[1] => dffe32:inst29.D[1]
D[1] => dffe32:inst30.D[1]
D[1] => dffe32:inst31.D[1]
D[1] => dffe32:inst32.D[1]
D[1] => dffe32:inst33.D[1]
D[1] => dffe32:inst34.D[1]
D[1] => dffe32:inst35.D[1]
D[1] => dffe32:inst36.D[1]
D[2] => dffe32:inst5.D[2]
D[2] => dffe32:inst6.D[2]
D[2] => dffe32:inst8.D[2]
D[2] => dffe32:inst9.D[2]
D[2] => dffe32:inst10.D[2]
D[2] => dffe32:inst11.D[2]
D[2] => dffe32:inst12.D[2]
D[2] => dffe32:inst13.D[2]
D[2] => dffe32:inst14.D[2]
D[2] => dffe32:inst15.D[2]
D[2] => dffe32:inst16.D[2]
D[2] => dffe32:inst17.D[2]
D[2] => dffe32:inst18.D[2]
D[2] => dffe32:inst19.D[2]
D[2] => dffe32:inst20.D[2]
D[2] => dffe32:inst21.D[2]
D[2] => dffe32:inst22.D[2]
D[2] => dffe32:inst23.D[2]
D[2] => dffe32:inst24.D[2]
D[2] => dffe32:inst25.D[2]
D[2] => dffe32:inst26.D[2]
D[2] => dffe32:inst27.D[2]
D[2] => dffe32:inst28.D[2]
D[2] => dffe32:inst29.D[2]
D[2] => dffe32:inst30.D[2]
D[2] => dffe32:inst31.D[2]
D[2] => dffe32:inst32.D[2]
D[2] => dffe32:inst33.D[2]
D[2] => dffe32:inst34.D[2]
D[2] => dffe32:inst35.D[2]
D[2] => dffe32:inst36.D[2]
D[3] => dffe32:inst5.D[3]
D[3] => dffe32:inst6.D[3]
D[3] => dffe32:inst8.D[3]
D[3] => dffe32:inst9.D[3]
D[3] => dffe32:inst10.D[3]
D[3] => dffe32:inst11.D[3]
D[3] => dffe32:inst12.D[3]
D[3] => dffe32:inst13.D[3]
D[3] => dffe32:inst14.D[3]
D[3] => dffe32:inst15.D[3]
D[3] => dffe32:inst16.D[3]
D[3] => dffe32:inst17.D[3]
D[3] => dffe32:inst18.D[3]
D[3] => dffe32:inst19.D[3]
D[3] => dffe32:inst20.D[3]
D[3] => dffe32:inst21.D[3]
D[3] => dffe32:inst22.D[3]
D[3] => dffe32:inst23.D[3]
D[3] => dffe32:inst24.D[3]
D[3] => dffe32:inst25.D[3]
D[3] => dffe32:inst26.D[3]
D[3] => dffe32:inst27.D[3]
D[3] => dffe32:inst28.D[3]
D[3] => dffe32:inst29.D[3]
D[3] => dffe32:inst30.D[3]
D[3] => dffe32:inst31.D[3]
D[3] => dffe32:inst32.D[3]
D[3] => dffe32:inst33.D[3]
D[3] => dffe32:inst34.D[3]
D[3] => dffe32:inst35.D[3]
D[3] => dffe32:inst36.D[3]
D[4] => dffe32:inst5.D[4]
D[4] => dffe32:inst6.D[4]
D[4] => dffe32:inst8.D[4]
D[4] => dffe32:inst9.D[4]
D[4] => dffe32:inst10.D[4]
D[4] => dffe32:inst11.D[4]
D[4] => dffe32:inst12.D[4]
D[4] => dffe32:inst13.D[4]
D[4] => dffe32:inst14.D[4]
D[4] => dffe32:inst15.D[4]
D[4] => dffe32:inst16.D[4]
D[4] => dffe32:inst17.D[4]
D[4] => dffe32:inst18.D[4]
D[4] => dffe32:inst19.D[4]
D[4] => dffe32:inst20.D[4]
D[4] => dffe32:inst21.D[4]
D[4] => dffe32:inst22.D[4]
D[4] => dffe32:inst23.D[4]
D[4] => dffe32:inst24.D[4]
D[4] => dffe32:inst25.D[4]
D[4] => dffe32:inst26.D[4]
D[4] => dffe32:inst27.D[4]
D[4] => dffe32:inst28.D[4]
D[4] => dffe32:inst29.D[4]
D[4] => dffe32:inst30.D[4]
D[4] => dffe32:inst31.D[4]
D[4] => dffe32:inst32.D[4]
D[4] => dffe32:inst33.D[4]
D[4] => dffe32:inst34.D[4]
D[4] => dffe32:inst35.D[4]
D[4] => dffe32:inst36.D[4]
D[5] => dffe32:inst5.D[5]
D[5] => dffe32:inst6.D[5]
D[5] => dffe32:inst8.D[5]
D[5] => dffe32:inst9.D[5]
D[5] => dffe32:inst10.D[5]
D[5] => dffe32:inst11.D[5]
D[5] => dffe32:inst12.D[5]
D[5] => dffe32:inst13.D[5]
D[5] => dffe32:inst14.D[5]
D[5] => dffe32:inst15.D[5]
D[5] => dffe32:inst16.D[5]
D[5] => dffe32:inst17.D[5]
D[5] => dffe32:inst18.D[5]
D[5] => dffe32:inst19.D[5]
D[5] => dffe32:inst20.D[5]
D[5] => dffe32:inst21.D[5]
D[5] => dffe32:inst22.D[5]
D[5] => dffe32:inst23.D[5]
D[5] => dffe32:inst24.D[5]
D[5] => dffe32:inst25.D[5]
D[5] => dffe32:inst26.D[5]
D[5] => dffe32:inst27.D[5]
D[5] => dffe32:inst28.D[5]
D[5] => dffe32:inst29.D[5]
D[5] => dffe32:inst30.D[5]
D[5] => dffe32:inst31.D[5]
D[5] => dffe32:inst32.D[5]
D[5] => dffe32:inst33.D[5]
D[5] => dffe32:inst34.D[5]
D[5] => dffe32:inst35.D[5]
D[5] => dffe32:inst36.D[5]
D[6] => dffe32:inst5.D[6]
D[6] => dffe32:inst6.D[6]
D[6] => dffe32:inst8.D[6]
D[6] => dffe32:inst9.D[6]
D[6] => dffe32:inst10.D[6]
D[6] => dffe32:inst11.D[6]
D[6] => dffe32:inst12.D[6]
D[6] => dffe32:inst13.D[6]
D[6] => dffe32:inst14.D[6]
D[6] => dffe32:inst15.D[6]
D[6] => dffe32:inst16.D[6]
D[6] => dffe32:inst17.D[6]
D[6] => dffe32:inst18.D[6]
D[6] => dffe32:inst19.D[6]
D[6] => dffe32:inst20.D[6]
D[6] => dffe32:inst21.D[6]
D[6] => dffe32:inst22.D[6]
D[6] => dffe32:inst23.D[6]
D[6] => dffe32:inst24.D[6]
D[6] => dffe32:inst25.D[6]
D[6] => dffe32:inst26.D[6]
D[6] => dffe32:inst27.D[6]
D[6] => dffe32:inst28.D[6]
D[6] => dffe32:inst29.D[6]
D[6] => dffe32:inst30.D[6]
D[6] => dffe32:inst31.D[6]
D[6] => dffe32:inst32.D[6]
D[6] => dffe32:inst33.D[6]
D[6] => dffe32:inst34.D[6]
D[6] => dffe32:inst35.D[6]
D[6] => dffe32:inst36.D[6]
D[7] => dffe32:inst5.D[7]
D[7] => dffe32:inst6.D[7]
D[7] => dffe32:inst8.D[7]
D[7] => dffe32:inst9.D[7]
D[7] => dffe32:inst10.D[7]
D[7] => dffe32:inst11.D[7]
D[7] => dffe32:inst12.D[7]
D[7] => dffe32:inst13.D[7]
D[7] => dffe32:inst14.D[7]
D[7] => dffe32:inst15.D[7]
D[7] => dffe32:inst16.D[7]
D[7] => dffe32:inst17.D[7]
D[7] => dffe32:inst18.D[7]
D[7] => dffe32:inst19.D[7]
D[7] => dffe32:inst20.D[7]
D[7] => dffe32:inst21.D[7]
D[7] => dffe32:inst22.D[7]
D[7] => dffe32:inst23.D[7]
D[7] => dffe32:inst24.D[7]
D[7] => dffe32:inst25.D[7]
D[7] => dffe32:inst26.D[7]
D[7] => dffe32:inst27.D[7]
D[7] => dffe32:inst28.D[7]
D[7] => dffe32:inst29.D[7]
D[7] => dffe32:inst30.D[7]
D[7] => dffe32:inst31.D[7]
D[7] => dffe32:inst32.D[7]
D[7] => dffe32:inst33.D[7]
D[7] => dffe32:inst34.D[7]
D[7] => dffe32:inst35.D[7]
D[7] => dffe32:inst36.D[7]
D[8] => dffe32:inst5.D[8]
D[8] => dffe32:inst6.D[8]
D[8] => dffe32:inst8.D[8]
D[8] => dffe32:inst9.D[8]
D[8] => dffe32:inst10.D[8]
D[8] => dffe32:inst11.D[8]
D[8] => dffe32:inst12.D[8]
D[8] => dffe32:inst13.D[8]
D[8] => dffe32:inst14.D[8]
D[8] => dffe32:inst15.D[8]
D[8] => dffe32:inst16.D[8]
D[8] => dffe32:inst17.D[8]
D[8] => dffe32:inst18.D[8]
D[8] => dffe32:inst19.D[8]
D[8] => dffe32:inst20.D[8]
D[8] => dffe32:inst21.D[8]
D[8] => dffe32:inst22.D[8]
D[8] => dffe32:inst23.D[8]
D[8] => dffe32:inst24.D[8]
D[8] => dffe32:inst25.D[8]
D[8] => dffe32:inst26.D[8]
D[8] => dffe32:inst27.D[8]
D[8] => dffe32:inst28.D[8]
D[8] => dffe32:inst29.D[8]
D[8] => dffe32:inst30.D[8]
D[8] => dffe32:inst31.D[8]
D[8] => dffe32:inst32.D[8]
D[8] => dffe32:inst33.D[8]
D[8] => dffe32:inst34.D[8]
D[8] => dffe32:inst35.D[8]
D[8] => dffe32:inst36.D[8]
D[9] => dffe32:inst5.D[9]
D[9] => dffe32:inst6.D[9]
D[9] => dffe32:inst8.D[9]
D[9] => dffe32:inst9.D[9]
D[9] => dffe32:inst10.D[9]
D[9] => dffe32:inst11.D[9]
D[9] => dffe32:inst12.D[9]
D[9] => dffe32:inst13.D[9]
D[9] => dffe32:inst14.D[9]
D[9] => dffe32:inst15.D[9]
D[9] => dffe32:inst16.D[9]
D[9] => dffe32:inst17.D[9]
D[9] => dffe32:inst18.D[9]
D[9] => dffe32:inst19.D[9]
D[9] => dffe32:inst20.D[9]
D[9] => dffe32:inst21.D[9]
D[9] => dffe32:inst22.D[9]
D[9] => dffe32:inst23.D[9]
D[9] => dffe32:inst24.D[9]
D[9] => dffe32:inst25.D[9]
D[9] => dffe32:inst26.D[9]
D[9] => dffe32:inst27.D[9]
D[9] => dffe32:inst28.D[9]
D[9] => dffe32:inst29.D[9]
D[9] => dffe32:inst30.D[9]
D[9] => dffe32:inst31.D[9]
D[9] => dffe32:inst32.D[9]
D[9] => dffe32:inst33.D[9]
D[9] => dffe32:inst34.D[9]
D[9] => dffe32:inst35.D[9]
D[9] => dffe32:inst36.D[9]
D[10] => dffe32:inst5.D[10]
D[10] => dffe32:inst6.D[10]
D[10] => dffe32:inst8.D[10]
D[10] => dffe32:inst9.D[10]
D[10] => dffe32:inst10.D[10]
D[10] => dffe32:inst11.D[10]
D[10] => dffe32:inst12.D[10]
D[10] => dffe32:inst13.D[10]
D[10] => dffe32:inst14.D[10]
D[10] => dffe32:inst15.D[10]
D[10] => dffe32:inst16.D[10]
D[10] => dffe32:inst17.D[10]
D[10] => dffe32:inst18.D[10]
D[10] => dffe32:inst19.D[10]
D[10] => dffe32:inst20.D[10]
D[10] => dffe32:inst21.D[10]
D[10] => dffe32:inst22.D[10]
D[10] => dffe32:inst23.D[10]
D[10] => dffe32:inst24.D[10]
D[10] => dffe32:inst25.D[10]
D[10] => dffe32:inst26.D[10]
D[10] => dffe32:inst27.D[10]
D[10] => dffe32:inst28.D[10]
D[10] => dffe32:inst29.D[10]
D[10] => dffe32:inst30.D[10]
D[10] => dffe32:inst31.D[10]
D[10] => dffe32:inst32.D[10]
D[10] => dffe32:inst33.D[10]
D[10] => dffe32:inst34.D[10]
D[10] => dffe32:inst35.D[10]
D[10] => dffe32:inst36.D[10]
D[11] => dffe32:inst5.D[11]
D[11] => dffe32:inst6.D[11]
D[11] => dffe32:inst8.D[11]
D[11] => dffe32:inst9.D[11]
D[11] => dffe32:inst10.D[11]
D[11] => dffe32:inst11.D[11]
D[11] => dffe32:inst12.D[11]
D[11] => dffe32:inst13.D[11]
D[11] => dffe32:inst14.D[11]
D[11] => dffe32:inst15.D[11]
D[11] => dffe32:inst16.D[11]
D[11] => dffe32:inst17.D[11]
D[11] => dffe32:inst18.D[11]
D[11] => dffe32:inst19.D[11]
D[11] => dffe32:inst20.D[11]
D[11] => dffe32:inst21.D[11]
D[11] => dffe32:inst22.D[11]
D[11] => dffe32:inst23.D[11]
D[11] => dffe32:inst24.D[11]
D[11] => dffe32:inst25.D[11]
D[11] => dffe32:inst26.D[11]
D[11] => dffe32:inst27.D[11]
D[11] => dffe32:inst28.D[11]
D[11] => dffe32:inst29.D[11]
D[11] => dffe32:inst30.D[11]
D[11] => dffe32:inst31.D[11]
D[11] => dffe32:inst32.D[11]
D[11] => dffe32:inst33.D[11]
D[11] => dffe32:inst34.D[11]
D[11] => dffe32:inst35.D[11]
D[11] => dffe32:inst36.D[11]
D[12] => dffe32:inst5.D[12]
D[12] => dffe32:inst6.D[12]
D[12] => dffe32:inst8.D[12]
D[12] => dffe32:inst9.D[12]
D[12] => dffe32:inst10.D[12]
D[12] => dffe32:inst11.D[12]
D[12] => dffe32:inst12.D[12]
D[12] => dffe32:inst13.D[12]
D[12] => dffe32:inst14.D[12]
D[12] => dffe32:inst15.D[12]
D[12] => dffe32:inst16.D[12]
D[12] => dffe32:inst17.D[12]
D[12] => dffe32:inst18.D[12]
D[12] => dffe32:inst19.D[12]
D[12] => dffe32:inst20.D[12]
D[12] => dffe32:inst21.D[12]
D[12] => dffe32:inst22.D[12]
D[12] => dffe32:inst23.D[12]
D[12] => dffe32:inst24.D[12]
D[12] => dffe32:inst25.D[12]
D[12] => dffe32:inst26.D[12]
D[12] => dffe32:inst27.D[12]
D[12] => dffe32:inst28.D[12]
D[12] => dffe32:inst29.D[12]
D[12] => dffe32:inst30.D[12]
D[12] => dffe32:inst31.D[12]
D[12] => dffe32:inst32.D[12]
D[12] => dffe32:inst33.D[12]
D[12] => dffe32:inst34.D[12]
D[12] => dffe32:inst35.D[12]
D[12] => dffe32:inst36.D[12]
D[13] => dffe32:inst5.D[13]
D[13] => dffe32:inst6.D[13]
D[13] => dffe32:inst8.D[13]
D[13] => dffe32:inst9.D[13]
D[13] => dffe32:inst10.D[13]
D[13] => dffe32:inst11.D[13]
D[13] => dffe32:inst12.D[13]
D[13] => dffe32:inst13.D[13]
D[13] => dffe32:inst14.D[13]
D[13] => dffe32:inst15.D[13]
D[13] => dffe32:inst16.D[13]
D[13] => dffe32:inst17.D[13]
D[13] => dffe32:inst18.D[13]
D[13] => dffe32:inst19.D[13]
D[13] => dffe32:inst20.D[13]
D[13] => dffe32:inst21.D[13]
D[13] => dffe32:inst22.D[13]
D[13] => dffe32:inst23.D[13]
D[13] => dffe32:inst24.D[13]
D[13] => dffe32:inst25.D[13]
D[13] => dffe32:inst26.D[13]
D[13] => dffe32:inst27.D[13]
D[13] => dffe32:inst28.D[13]
D[13] => dffe32:inst29.D[13]
D[13] => dffe32:inst30.D[13]
D[13] => dffe32:inst31.D[13]
D[13] => dffe32:inst32.D[13]
D[13] => dffe32:inst33.D[13]
D[13] => dffe32:inst34.D[13]
D[13] => dffe32:inst35.D[13]
D[13] => dffe32:inst36.D[13]
D[14] => dffe32:inst5.D[14]
D[14] => dffe32:inst6.D[14]
D[14] => dffe32:inst8.D[14]
D[14] => dffe32:inst9.D[14]
D[14] => dffe32:inst10.D[14]
D[14] => dffe32:inst11.D[14]
D[14] => dffe32:inst12.D[14]
D[14] => dffe32:inst13.D[14]
D[14] => dffe32:inst14.D[14]
D[14] => dffe32:inst15.D[14]
D[14] => dffe32:inst16.D[14]
D[14] => dffe32:inst17.D[14]
D[14] => dffe32:inst18.D[14]
D[14] => dffe32:inst19.D[14]
D[14] => dffe32:inst20.D[14]
D[14] => dffe32:inst21.D[14]
D[14] => dffe32:inst22.D[14]
D[14] => dffe32:inst23.D[14]
D[14] => dffe32:inst24.D[14]
D[14] => dffe32:inst25.D[14]
D[14] => dffe32:inst26.D[14]
D[14] => dffe32:inst27.D[14]
D[14] => dffe32:inst28.D[14]
D[14] => dffe32:inst29.D[14]
D[14] => dffe32:inst30.D[14]
D[14] => dffe32:inst31.D[14]
D[14] => dffe32:inst32.D[14]
D[14] => dffe32:inst33.D[14]
D[14] => dffe32:inst34.D[14]
D[14] => dffe32:inst35.D[14]
D[14] => dffe32:inst36.D[14]
D[15] => dffe32:inst5.D[15]
D[15] => dffe32:inst6.D[15]
D[15] => dffe32:inst8.D[15]
D[15] => dffe32:inst9.D[15]
D[15] => dffe32:inst10.D[15]
D[15] => dffe32:inst11.D[15]
D[15] => dffe32:inst12.D[15]
D[15] => dffe32:inst13.D[15]
D[15] => dffe32:inst14.D[15]
D[15] => dffe32:inst15.D[15]
D[15] => dffe32:inst16.D[15]
D[15] => dffe32:inst17.D[15]
D[15] => dffe32:inst18.D[15]
D[15] => dffe32:inst19.D[15]
D[15] => dffe32:inst20.D[15]
D[15] => dffe32:inst21.D[15]
D[15] => dffe32:inst22.D[15]
D[15] => dffe32:inst23.D[15]
D[15] => dffe32:inst24.D[15]
D[15] => dffe32:inst25.D[15]
D[15] => dffe32:inst26.D[15]
D[15] => dffe32:inst27.D[15]
D[15] => dffe32:inst28.D[15]
D[15] => dffe32:inst29.D[15]
D[15] => dffe32:inst30.D[15]
D[15] => dffe32:inst31.D[15]
D[15] => dffe32:inst32.D[15]
D[15] => dffe32:inst33.D[15]
D[15] => dffe32:inst34.D[15]
D[15] => dffe32:inst35.D[15]
D[15] => dffe32:inst36.D[15]
D[16] => dffe32:inst5.D[16]
D[16] => dffe32:inst6.D[16]
D[16] => dffe32:inst8.D[16]
D[16] => dffe32:inst9.D[16]
D[16] => dffe32:inst10.D[16]
D[16] => dffe32:inst11.D[16]
D[16] => dffe32:inst12.D[16]
D[16] => dffe32:inst13.D[16]
D[16] => dffe32:inst14.D[16]
D[16] => dffe32:inst15.D[16]
D[16] => dffe32:inst16.D[16]
D[16] => dffe32:inst17.D[16]
D[16] => dffe32:inst18.D[16]
D[16] => dffe32:inst19.D[16]
D[16] => dffe32:inst20.D[16]
D[16] => dffe32:inst21.D[16]
D[16] => dffe32:inst22.D[16]
D[16] => dffe32:inst23.D[16]
D[16] => dffe32:inst24.D[16]
D[16] => dffe32:inst25.D[16]
D[16] => dffe32:inst26.D[16]
D[16] => dffe32:inst27.D[16]
D[16] => dffe32:inst28.D[16]
D[16] => dffe32:inst29.D[16]
D[16] => dffe32:inst30.D[16]
D[16] => dffe32:inst31.D[16]
D[16] => dffe32:inst32.D[16]
D[16] => dffe32:inst33.D[16]
D[16] => dffe32:inst34.D[16]
D[16] => dffe32:inst35.D[16]
D[16] => dffe32:inst36.D[16]
D[17] => dffe32:inst5.D[17]
D[17] => dffe32:inst6.D[17]
D[17] => dffe32:inst8.D[17]
D[17] => dffe32:inst9.D[17]
D[17] => dffe32:inst10.D[17]
D[17] => dffe32:inst11.D[17]
D[17] => dffe32:inst12.D[17]
D[17] => dffe32:inst13.D[17]
D[17] => dffe32:inst14.D[17]
D[17] => dffe32:inst15.D[17]
D[17] => dffe32:inst16.D[17]
D[17] => dffe32:inst17.D[17]
D[17] => dffe32:inst18.D[17]
D[17] => dffe32:inst19.D[17]
D[17] => dffe32:inst20.D[17]
D[17] => dffe32:inst21.D[17]
D[17] => dffe32:inst22.D[17]
D[17] => dffe32:inst23.D[17]
D[17] => dffe32:inst24.D[17]
D[17] => dffe32:inst25.D[17]
D[17] => dffe32:inst26.D[17]
D[17] => dffe32:inst27.D[17]
D[17] => dffe32:inst28.D[17]
D[17] => dffe32:inst29.D[17]
D[17] => dffe32:inst30.D[17]
D[17] => dffe32:inst31.D[17]
D[17] => dffe32:inst32.D[17]
D[17] => dffe32:inst33.D[17]
D[17] => dffe32:inst34.D[17]
D[17] => dffe32:inst35.D[17]
D[17] => dffe32:inst36.D[17]
D[18] => dffe32:inst5.D[18]
D[18] => dffe32:inst6.D[18]
D[18] => dffe32:inst8.D[18]
D[18] => dffe32:inst9.D[18]
D[18] => dffe32:inst10.D[18]
D[18] => dffe32:inst11.D[18]
D[18] => dffe32:inst12.D[18]
D[18] => dffe32:inst13.D[18]
D[18] => dffe32:inst14.D[18]
D[18] => dffe32:inst15.D[18]
D[18] => dffe32:inst16.D[18]
D[18] => dffe32:inst17.D[18]
D[18] => dffe32:inst18.D[18]
D[18] => dffe32:inst19.D[18]
D[18] => dffe32:inst20.D[18]
D[18] => dffe32:inst21.D[18]
D[18] => dffe32:inst22.D[18]
D[18] => dffe32:inst23.D[18]
D[18] => dffe32:inst24.D[18]
D[18] => dffe32:inst25.D[18]
D[18] => dffe32:inst26.D[18]
D[18] => dffe32:inst27.D[18]
D[18] => dffe32:inst28.D[18]
D[18] => dffe32:inst29.D[18]
D[18] => dffe32:inst30.D[18]
D[18] => dffe32:inst31.D[18]
D[18] => dffe32:inst32.D[18]
D[18] => dffe32:inst33.D[18]
D[18] => dffe32:inst34.D[18]
D[18] => dffe32:inst35.D[18]
D[18] => dffe32:inst36.D[18]
D[19] => dffe32:inst5.D[19]
D[19] => dffe32:inst6.D[19]
D[19] => dffe32:inst8.D[19]
D[19] => dffe32:inst9.D[19]
D[19] => dffe32:inst10.D[19]
D[19] => dffe32:inst11.D[19]
D[19] => dffe32:inst12.D[19]
D[19] => dffe32:inst13.D[19]
D[19] => dffe32:inst14.D[19]
D[19] => dffe32:inst15.D[19]
D[19] => dffe32:inst16.D[19]
D[19] => dffe32:inst17.D[19]
D[19] => dffe32:inst18.D[19]
D[19] => dffe32:inst19.D[19]
D[19] => dffe32:inst20.D[19]
D[19] => dffe32:inst21.D[19]
D[19] => dffe32:inst22.D[19]
D[19] => dffe32:inst23.D[19]
D[19] => dffe32:inst24.D[19]
D[19] => dffe32:inst25.D[19]
D[19] => dffe32:inst26.D[19]
D[19] => dffe32:inst27.D[19]
D[19] => dffe32:inst28.D[19]
D[19] => dffe32:inst29.D[19]
D[19] => dffe32:inst30.D[19]
D[19] => dffe32:inst31.D[19]
D[19] => dffe32:inst32.D[19]
D[19] => dffe32:inst33.D[19]
D[19] => dffe32:inst34.D[19]
D[19] => dffe32:inst35.D[19]
D[19] => dffe32:inst36.D[19]
D[20] => dffe32:inst5.D[20]
D[20] => dffe32:inst6.D[20]
D[20] => dffe32:inst8.D[20]
D[20] => dffe32:inst9.D[20]
D[20] => dffe32:inst10.D[20]
D[20] => dffe32:inst11.D[20]
D[20] => dffe32:inst12.D[20]
D[20] => dffe32:inst13.D[20]
D[20] => dffe32:inst14.D[20]
D[20] => dffe32:inst15.D[20]
D[20] => dffe32:inst16.D[20]
D[20] => dffe32:inst17.D[20]
D[20] => dffe32:inst18.D[20]
D[20] => dffe32:inst19.D[20]
D[20] => dffe32:inst20.D[20]
D[20] => dffe32:inst21.D[20]
D[20] => dffe32:inst22.D[20]
D[20] => dffe32:inst23.D[20]
D[20] => dffe32:inst24.D[20]
D[20] => dffe32:inst25.D[20]
D[20] => dffe32:inst26.D[20]
D[20] => dffe32:inst27.D[20]
D[20] => dffe32:inst28.D[20]
D[20] => dffe32:inst29.D[20]
D[20] => dffe32:inst30.D[20]
D[20] => dffe32:inst31.D[20]
D[20] => dffe32:inst32.D[20]
D[20] => dffe32:inst33.D[20]
D[20] => dffe32:inst34.D[20]
D[20] => dffe32:inst35.D[20]
D[20] => dffe32:inst36.D[20]
D[21] => dffe32:inst5.D[21]
D[21] => dffe32:inst6.D[21]
D[21] => dffe32:inst8.D[21]
D[21] => dffe32:inst9.D[21]
D[21] => dffe32:inst10.D[21]
D[21] => dffe32:inst11.D[21]
D[21] => dffe32:inst12.D[21]
D[21] => dffe32:inst13.D[21]
D[21] => dffe32:inst14.D[21]
D[21] => dffe32:inst15.D[21]
D[21] => dffe32:inst16.D[21]
D[21] => dffe32:inst17.D[21]
D[21] => dffe32:inst18.D[21]
D[21] => dffe32:inst19.D[21]
D[21] => dffe32:inst20.D[21]
D[21] => dffe32:inst21.D[21]
D[21] => dffe32:inst22.D[21]
D[21] => dffe32:inst23.D[21]
D[21] => dffe32:inst24.D[21]
D[21] => dffe32:inst25.D[21]
D[21] => dffe32:inst26.D[21]
D[21] => dffe32:inst27.D[21]
D[21] => dffe32:inst28.D[21]
D[21] => dffe32:inst29.D[21]
D[21] => dffe32:inst30.D[21]
D[21] => dffe32:inst31.D[21]
D[21] => dffe32:inst32.D[21]
D[21] => dffe32:inst33.D[21]
D[21] => dffe32:inst34.D[21]
D[21] => dffe32:inst35.D[21]
D[21] => dffe32:inst36.D[21]
D[22] => dffe32:inst5.D[22]
D[22] => dffe32:inst6.D[22]
D[22] => dffe32:inst8.D[22]
D[22] => dffe32:inst9.D[22]
D[22] => dffe32:inst10.D[22]
D[22] => dffe32:inst11.D[22]
D[22] => dffe32:inst12.D[22]
D[22] => dffe32:inst13.D[22]
D[22] => dffe32:inst14.D[22]
D[22] => dffe32:inst15.D[22]
D[22] => dffe32:inst16.D[22]
D[22] => dffe32:inst17.D[22]
D[22] => dffe32:inst18.D[22]
D[22] => dffe32:inst19.D[22]
D[22] => dffe32:inst20.D[22]
D[22] => dffe32:inst21.D[22]
D[22] => dffe32:inst22.D[22]
D[22] => dffe32:inst23.D[22]
D[22] => dffe32:inst24.D[22]
D[22] => dffe32:inst25.D[22]
D[22] => dffe32:inst26.D[22]
D[22] => dffe32:inst27.D[22]
D[22] => dffe32:inst28.D[22]
D[22] => dffe32:inst29.D[22]
D[22] => dffe32:inst30.D[22]
D[22] => dffe32:inst31.D[22]
D[22] => dffe32:inst32.D[22]
D[22] => dffe32:inst33.D[22]
D[22] => dffe32:inst34.D[22]
D[22] => dffe32:inst35.D[22]
D[22] => dffe32:inst36.D[22]
D[23] => dffe32:inst5.D[23]
D[23] => dffe32:inst6.D[23]
D[23] => dffe32:inst8.D[23]
D[23] => dffe32:inst9.D[23]
D[23] => dffe32:inst10.D[23]
D[23] => dffe32:inst11.D[23]
D[23] => dffe32:inst12.D[23]
D[23] => dffe32:inst13.D[23]
D[23] => dffe32:inst14.D[23]
D[23] => dffe32:inst15.D[23]
D[23] => dffe32:inst16.D[23]
D[23] => dffe32:inst17.D[23]
D[23] => dffe32:inst18.D[23]
D[23] => dffe32:inst19.D[23]
D[23] => dffe32:inst20.D[23]
D[23] => dffe32:inst21.D[23]
D[23] => dffe32:inst22.D[23]
D[23] => dffe32:inst23.D[23]
D[23] => dffe32:inst24.D[23]
D[23] => dffe32:inst25.D[23]
D[23] => dffe32:inst26.D[23]
D[23] => dffe32:inst27.D[23]
D[23] => dffe32:inst28.D[23]
D[23] => dffe32:inst29.D[23]
D[23] => dffe32:inst30.D[23]
D[23] => dffe32:inst31.D[23]
D[23] => dffe32:inst32.D[23]
D[23] => dffe32:inst33.D[23]
D[23] => dffe32:inst34.D[23]
D[23] => dffe32:inst35.D[23]
D[23] => dffe32:inst36.D[23]
D[24] => dffe32:inst5.D[24]
D[24] => dffe32:inst6.D[24]
D[24] => dffe32:inst8.D[24]
D[24] => dffe32:inst9.D[24]
D[24] => dffe32:inst10.D[24]
D[24] => dffe32:inst11.D[24]
D[24] => dffe32:inst12.D[24]
D[24] => dffe32:inst13.D[24]
D[24] => dffe32:inst14.D[24]
D[24] => dffe32:inst15.D[24]
D[24] => dffe32:inst16.D[24]
D[24] => dffe32:inst17.D[24]
D[24] => dffe32:inst18.D[24]
D[24] => dffe32:inst19.D[24]
D[24] => dffe32:inst20.D[24]
D[24] => dffe32:inst21.D[24]
D[24] => dffe32:inst22.D[24]
D[24] => dffe32:inst23.D[24]
D[24] => dffe32:inst24.D[24]
D[24] => dffe32:inst25.D[24]
D[24] => dffe32:inst26.D[24]
D[24] => dffe32:inst27.D[24]
D[24] => dffe32:inst28.D[24]
D[24] => dffe32:inst29.D[24]
D[24] => dffe32:inst30.D[24]
D[24] => dffe32:inst31.D[24]
D[24] => dffe32:inst32.D[24]
D[24] => dffe32:inst33.D[24]
D[24] => dffe32:inst34.D[24]
D[24] => dffe32:inst35.D[24]
D[24] => dffe32:inst36.D[24]
D[25] => dffe32:inst5.D[25]
D[25] => dffe32:inst6.D[25]
D[25] => dffe32:inst8.D[25]
D[25] => dffe32:inst9.D[25]
D[25] => dffe32:inst10.D[25]
D[25] => dffe32:inst11.D[25]
D[25] => dffe32:inst12.D[25]
D[25] => dffe32:inst13.D[25]
D[25] => dffe32:inst14.D[25]
D[25] => dffe32:inst15.D[25]
D[25] => dffe32:inst16.D[25]
D[25] => dffe32:inst17.D[25]
D[25] => dffe32:inst18.D[25]
D[25] => dffe32:inst19.D[25]
D[25] => dffe32:inst20.D[25]
D[25] => dffe32:inst21.D[25]
D[25] => dffe32:inst22.D[25]
D[25] => dffe32:inst23.D[25]
D[25] => dffe32:inst24.D[25]
D[25] => dffe32:inst25.D[25]
D[25] => dffe32:inst26.D[25]
D[25] => dffe32:inst27.D[25]
D[25] => dffe32:inst28.D[25]
D[25] => dffe32:inst29.D[25]
D[25] => dffe32:inst30.D[25]
D[25] => dffe32:inst31.D[25]
D[25] => dffe32:inst32.D[25]
D[25] => dffe32:inst33.D[25]
D[25] => dffe32:inst34.D[25]
D[25] => dffe32:inst35.D[25]
D[25] => dffe32:inst36.D[25]
D[26] => dffe32:inst5.D[26]
D[26] => dffe32:inst6.D[26]
D[26] => dffe32:inst8.D[26]
D[26] => dffe32:inst9.D[26]
D[26] => dffe32:inst10.D[26]
D[26] => dffe32:inst11.D[26]
D[26] => dffe32:inst12.D[26]
D[26] => dffe32:inst13.D[26]
D[26] => dffe32:inst14.D[26]
D[26] => dffe32:inst15.D[26]
D[26] => dffe32:inst16.D[26]
D[26] => dffe32:inst17.D[26]
D[26] => dffe32:inst18.D[26]
D[26] => dffe32:inst19.D[26]
D[26] => dffe32:inst20.D[26]
D[26] => dffe32:inst21.D[26]
D[26] => dffe32:inst22.D[26]
D[26] => dffe32:inst23.D[26]
D[26] => dffe32:inst24.D[26]
D[26] => dffe32:inst25.D[26]
D[26] => dffe32:inst26.D[26]
D[26] => dffe32:inst27.D[26]
D[26] => dffe32:inst28.D[26]
D[26] => dffe32:inst29.D[26]
D[26] => dffe32:inst30.D[26]
D[26] => dffe32:inst31.D[26]
D[26] => dffe32:inst32.D[26]
D[26] => dffe32:inst33.D[26]
D[26] => dffe32:inst34.D[26]
D[26] => dffe32:inst35.D[26]
D[26] => dffe32:inst36.D[26]
D[27] => dffe32:inst5.D[27]
D[27] => dffe32:inst6.D[27]
D[27] => dffe32:inst8.D[27]
D[27] => dffe32:inst9.D[27]
D[27] => dffe32:inst10.D[27]
D[27] => dffe32:inst11.D[27]
D[27] => dffe32:inst12.D[27]
D[27] => dffe32:inst13.D[27]
D[27] => dffe32:inst14.D[27]
D[27] => dffe32:inst15.D[27]
D[27] => dffe32:inst16.D[27]
D[27] => dffe32:inst17.D[27]
D[27] => dffe32:inst18.D[27]
D[27] => dffe32:inst19.D[27]
D[27] => dffe32:inst20.D[27]
D[27] => dffe32:inst21.D[27]
D[27] => dffe32:inst22.D[27]
D[27] => dffe32:inst23.D[27]
D[27] => dffe32:inst24.D[27]
D[27] => dffe32:inst25.D[27]
D[27] => dffe32:inst26.D[27]
D[27] => dffe32:inst27.D[27]
D[27] => dffe32:inst28.D[27]
D[27] => dffe32:inst29.D[27]
D[27] => dffe32:inst30.D[27]
D[27] => dffe32:inst31.D[27]
D[27] => dffe32:inst32.D[27]
D[27] => dffe32:inst33.D[27]
D[27] => dffe32:inst34.D[27]
D[27] => dffe32:inst35.D[27]
D[27] => dffe32:inst36.D[27]
D[28] => dffe32:inst5.D[28]
D[28] => dffe32:inst6.D[28]
D[28] => dffe32:inst8.D[28]
D[28] => dffe32:inst9.D[28]
D[28] => dffe32:inst10.D[28]
D[28] => dffe32:inst11.D[28]
D[28] => dffe32:inst12.D[28]
D[28] => dffe32:inst13.D[28]
D[28] => dffe32:inst14.D[28]
D[28] => dffe32:inst15.D[28]
D[28] => dffe32:inst16.D[28]
D[28] => dffe32:inst17.D[28]
D[28] => dffe32:inst18.D[28]
D[28] => dffe32:inst19.D[28]
D[28] => dffe32:inst20.D[28]
D[28] => dffe32:inst21.D[28]
D[28] => dffe32:inst22.D[28]
D[28] => dffe32:inst23.D[28]
D[28] => dffe32:inst24.D[28]
D[28] => dffe32:inst25.D[28]
D[28] => dffe32:inst26.D[28]
D[28] => dffe32:inst27.D[28]
D[28] => dffe32:inst28.D[28]
D[28] => dffe32:inst29.D[28]
D[28] => dffe32:inst30.D[28]
D[28] => dffe32:inst31.D[28]
D[28] => dffe32:inst32.D[28]
D[28] => dffe32:inst33.D[28]
D[28] => dffe32:inst34.D[28]
D[28] => dffe32:inst35.D[28]
D[28] => dffe32:inst36.D[28]
D[29] => dffe32:inst5.D[29]
D[29] => dffe32:inst6.D[29]
D[29] => dffe32:inst8.D[29]
D[29] => dffe32:inst9.D[29]
D[29] => dffe32:inst10.D[29]
D[29] => dffe32:inst11.D[29]
D[29] => dffe32:inst12.D[29]
D[29] => dffe32:inst13.D[29]
D[29] => dffe32:inst14.D[29]
D[29] => dffe32:inst15.D[29]
D[29] => dffe32:inst16.D[29]
D[29] => dffe32:inst17.D[29]
D[29] => dffe32:inst18.D[29]
D[29] => dffe32:inst19.D[29]
D[29] => dffe32:inst20.D[29]
D[29] => dffe32:inst21.D[29]
D[29] => dffe32:inst22.D[29]
D[29] => dffe32:inst23.D[29]
D[29] => dffe32:inst24.D[29]
D[29] => dffe32:inst25.D[29]
D[29] => dffe32:inst26.D[29]
D[29] => dffe32:inst27.D[29]
D[29] => dffe32:inst28.D[29]
D[29] => dffe32:inst29.D[29]
D[29] => dffe32:inst30.D[29]
D[29] => dffe32:inst31.D[29]
D[29] => dffe32:inst32.D[29]
D[29] => dffe32:inst33.D[29]
D[29] => dffe32:inst34.D[29]
D[29] => dffe32:inst35.D[29]
D[29] => dffe32:inst36.D[29]
D[30] => dffe32:inst5.D[30]
D[30] => dffe32:inst6.D[30]
D[30] => dffe32:inst8.D[30]
D[30] => dffe32:inst9.D[30]
D[30] => dffe32:inst10.D[30]
D[30] => dffe32:inst11.D[30]
D[30] => dffe32:inst12.D[30]
D[30] => dffe32:inst13.D[30]
D[30] => dffe32:inst14.D[30]
D[30] => dffe32:inst15.D[30]
D[30] => dffe32:inst16.D[30]
D[30] => dffe32:inst17.D[30]
D[30] => dffe32:inst18.D[30]
D[30] => dffe32:inst19.D[30]
D[30] => dffe32:inst20.D[30]
D[30] => dffe32:inst21.D[30]
D[30] => dffe32:inst22.D[30]
D[30] => dffe32:inst23.D[30]
D[30] => dffe32:inst24.D[30]
D[30] => dffe32:inst25.D[30]
D[30] => dffe32:inst26.D[30]
D[30] => dffe32:inst27.D[30]
D[30] => dffe32:inst28.D[30]
D[30] => dffe32:inst29.D[30]
D[30] => dffe32:inst30.D[30]
D[30] => dffe32:inst31.D[30]
D[30] => dffe32:inst32.D[30]
D[30] => dffe32:inst33.D[30]
D[30] => dffe32:inst34.D[30]
D[30] => dffe32:inst35.D[30]
D[30] => dffe32:inst36.D[30]
D[31] => dffe32:inst5.D[31]
D[31] => dffe32:inst6.D[31]
D[31] => dffe32:inst8.D[31]
D[31] => dffe32:inst9.D[31]
D[31] => dffe32:inst10.D[31]
D[31] => dffe32:inst11.D[31]
D[31] => dffe32:inst12.D[31]
D[31] => dffe32:inst13.D[31]
D[31] => dffe32:inst14.D[31]
D[31] => dffe32:inst15.D[31]
D[31] => dffe32:inst16.D[31]
D[31] => dffe32:inst17.D[31]
D[31] => dffe32:inst18.D[31]
D[31] => dffe32:inst19.D[31]
D[31] => dffe32:inst20.D[31]
D[31] => dffe32:inst21.D[31]
D[31] => dffe32:inst22.D[31]
D[31] => dffe32:inst23.D[31]
D[31] => dffe32:inst24.D[31]
D[31] => dffe32:inst25.D[31]
D[31] => dffe32:inst26.D[31]
D[31] => dffe32:inst27.D[31]
D[31] => dffe32:inst28.D[31]
D[31] => dffe32:inst29.D[31]
D[31] => dffe32:inst30.D[31]
D[31] => dffe32:inst31.D[31]
D[31] => dffe32:inst32.D[31]
D[31] => dffe32:inst33.D[31]
D[31] => dffe32:inst34.D[31]
D[31] => dffe32:inst35.D[31]
D[31] => dffe32:inst36.D[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst5|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst6
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst6|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst6|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst6|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst6|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst8
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst8|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst8|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst8|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst8|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst9
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst9|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst9|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst9|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst9|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst10
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst10|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst10|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst10|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst10|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst11
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst11|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst11|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst11|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst11|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst12
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst12|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst12|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst12|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst12|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst13|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst14|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst15
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst15|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst15|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst15|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst15|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst16
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst16|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst16|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst16|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst16|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst17
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst17|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst17|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst17|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst17|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst18
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst18|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst18|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst18|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst18|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst19
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst19|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst19|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst19|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst19|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst20
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst20|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst20|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst20|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst20|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst21
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst21|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst21|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst21|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst21|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst22
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst22|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst22|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst22|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst22|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst23
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst23|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst23|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst23|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst23|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst24
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst24|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst24|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst24|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst24|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst25
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst25|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst25|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst25|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst25|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst26
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst26|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst26|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst26|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst26|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst27
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst27|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst27|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst27|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst27|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst28
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst28|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst28|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst28|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst28|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst29
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst29|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst29|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst29|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst29|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst30
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst30|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst30|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst30|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst30|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst31
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst31|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst31|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst31|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst31|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst32
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst32|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst32|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst32|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst32|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst33
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst33|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst33|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst33|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst33|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst34
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst34|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst34|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst34|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst34|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst35
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst35|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst35|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst35|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst35|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst36
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst36|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst36|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst36|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|reg32x32:inst|dffe32:inst36|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|dec5e:inst2
E[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
E[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
E[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
E[4] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
E[5] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
E[6] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
E[7] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
E[8] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
E[9] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
E[10] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
E[11] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
E[12] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
E[13] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
E[14] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
E[15] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
E[16] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
E[17] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
E[18] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
E[19] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
E[20] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
E[21] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
E[22] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
E[23] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
E[24] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
E[25] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
E[26] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
E[27] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
E[28] <= inst30.DB_MAX_OUTPUT_PORT_TYPE
E[29] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
E[30] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
E[31] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
N[0] => inst2[0].IN0
N[0] => inst3.IN1
N[0] => inst5.IN1
N[0] => inst7.IN1
N[0] => inst9.IN1
N[0] => inst11.IN1
N[0] => inst13.IN1
N[0] => inst15.IN1
N[0] => inst17.IN1
N[0] => inst19.IN1
N[0] => inst21.IN1
N[0] => inst23.IN1
N[0] => inst25.IN1
N[0] => inst27.IN1
N[0] => inst29.IN1
N[0] => inst31.IN1
N[0] => inst33.IN1
N[1] => inst2[1].IN0
N[1] => inst4.IN2
N[1] => inst5.IN2
N[1] => inst8.IN2
N[1] => inst9.IN2
N[1] => inst12.IN2
N[1] => inst13.IN2
N[1] => inst16.IN2
N[1] => inst17.IN2
N[1] => inst20.IN2
N[1] => inst21.IN2
N[1] => inst24.IN2
N[1] => inst25.IN2
N[1] => inst28.IN2
N[1] => inst29.IN2
N[1] => inst32.IN2
N[1] => inst33.IN2
N[2] => inst2[2].IN0
N[2] => inst6.IN0
N[2] => inst7.IN0
N[2] => inst8.IN0
N[2] => inst9.IN0
N[2] => inst14.IN0
N[2] => inst15.IN0
N[2] => inst16.IN0
N[2] => inst17.IN0
N[2] => inst22.IN0
N[2] => inst23.IN0
N[2] => inst24.IN0
N[2] => inst25.IN0
N[2] => inst30.IN0
N[2] => inst31.IN0
N[2] => inst32.IN0
N[2] => inst33.IN0
N[3] => inst2[3].IN0
N[3] => inst10.IN3
N[3] => inst11.IN3
N[3] => inst12.IN3
N[3] => inst13.IN3
N[3] => inst14.IN3
N[3] => inst15.IN3
N[3] => inst16.IN3
N[3] => inst17.IN3
N[3] => inst26.IN3
N[3] => inst27.IN3
N[3] => inst28.IN3
N[3] => inst29.IN3
N[3] => inst30.IN3
N[3] => inst31.IN3
N[3] => inst32.IN3
N[3] => inst33.IN3
N[4] => inst2[4].IN0
N[4] => inst18.IN4
N[4] => inst19.IN4
N[4] => inst20.IN4
N[4] => inst21.IN4
N[4] => inst22.IN4
N[4] => inst23.IN4
N[4] => inst24.IN4
N[4] => inst25.IN4
N[4] => inst26.IN4
N[4] => inst27.IN4
N[4] => inst28.IN4
N[4] => inst29.IN4
N[4] => inst30.IN4
N[4] => inst31.IN4
N[4] => inst32.IN4
N[4] => inst33.IN4
ENA => inst.IN5
ENA => inst3.IN5
ENA => inst4.IN5
ENA => inst5.IN5
ENA => inst6.IN5
ENA => inst7.IN5
ENA => inst8.IN5
ENA => inst9.IN5
ENA => inst10.IN5
ENA => inst11.IN5
ENA => inst12.IN5
ENA => inst13.IN5
ENA => inst14.IN5
ENA => inst15.IN5
ENA => inst16.IN5
ENA => inst17.IN5
ENA => inst18.IN5
ENA => inst19.IN5
ENA => inst20.IN5
ENA => inst21.IN5
ENA => inst22.IN5
ENA => inst23.IN5
ENA => inst24.IN5
ENA => inst25.IN5
ENA => inst26.IN5
ENA => inst27.IN5
ENA => inst28.IN5
ENA => inst29.IN5
ENA => inst30.IN5
ENA => inst31.IN5
ENA => inst32.IN5
ENA => inst33.IN5


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3
Y[0] <= mux2x32:inst19.Y[0]
Y[1] <= mux2x32:inst19.Y[1]
Y[2] <= mux2x32:inst19.Y[2]
Y[3] <= mux2x32:inst19.Y[3]
Y[4] <= mux2x32:inst19.Y[4]
Y[5] <= mux2x32:inst19.Y[5]
Y[6] <= mux2x32:inst19.Y[6]
Y[7] <= mux2x32:inst19.Y[7]
Y[8] <= mux2x32:inst19.Y[8]
Y[9] <= mux2x32:inst19.Y[9]
Y[10] <= mux2x32:inst19.Y[10]
Y[11] <= mux2x32:inst19.Y[11]
Y[12] <= mux2x32:inst19.Y[12]
Y[13] <= mux2x32:inst19.Y[13]
Y[14] <= mux2x32:inst19.Y[14]
Y[15] <= mux2x32:inst19.Y[15]
Y[16] <= mux2x32:inst19.Y[16]
Y[17] <= mux2x32:inst19.Y[17]
Y[18] <= mux2x32:inst19.Y[18]
Y[19] <= mux2x32:inst19.Y[19]
Y[20] <= mux2x32:inst19.Y[20]
Y[21] <= mux2x32:inst19.Y[21]
Y[22] <= mux2x32:inst19.Y[22]
Y[23] <= mux2x32:inst19.Y[23]
Y[24] <= mux2x32:inst19.Y[24]
Y[25] <= mux2x32:inst19.Y[25]
Y[26] <= mux2x32:inst19.Y[26]
Y[27] <= mux2x32:inst19.Y[27]
Y[28] <= mux2x32:inst19.Y[28]
Y[29] <= mux2x32:inst19.Y[29]
Y[30] <= mux2x32:inst19.Y[30]
Y[31] <= mux2x32:inst19.Y[31]
S[0] => mux4x32:inst.S[0]
S[0] => mux4x32:inst9.S[0]
S[0] => mux4x32:inst10.S[0]
S[0] => mux4x32:inst11.S[0]
S[0] => mux4x32:inst14.S[0]
S[0] => mux4x32:inst15.S[0]
S[0] => mux4x32:inst16.S[0]
S[0] => mux4x32:inst17.S[0]
S[1] => mux4x32:inst.S[1]
S[1] => mux4x32:inst9.S[1]
S[1] => mux4x32:inst10.S[1]
S[1] => mux4x32:inst11.S[1]
S[1] => mux4x32:inst14.S[1]
S[1] => mux4x32:inst15.S[1]
S[1] => mux4x32:inst16.S[1]
S[1] => mux4x32:inst17.S[1]
S[2] => mux4x32:inst13.S[0]
S[2] => mux4x32:inst18.S[0]
S[3] => mux4x32:inst13.S[1]
S[3] => mux4x32:inst18.S[1]
S[4] => mux2x32:inst19.S
A[0][0] => mux4x32:inst.A[0][0]
A[0][1] => mux4x32:inst.A[0][1]
A[0][2] => mux4x32:inst.A[0][2]
A[0][3] => mux4x32:inst.A[0][3]
A[0][4] => mux4x32:inst.A[0][4]
A[0][5] => mux4x32:inst.A[0][5]
A[0][6] => mux4x32:inst.A[0][6]
A[0][7] => mux4x32:inst.A[0][7]
A[0][8] => mux4x32:inst.A[0][8]
A[0][9] => mux4x32:inst.A[0][9]
A[0][10] => mux4x32:inst.A[0][10]
A[0][11] => mux4x32:inst.A[0][11]
A[0][12] => mux4x32:inst.A[0][12]
A[0][13] => mux4x32:inst.A[0][13]
A[0][14] => mux4x32:inst.A[0][14]
A[0][15] => mux4x32:inst.A[0][15]
A[0][16] => mux4x32:inst.A[0][16]
A[0][17] => mux4x32:inst.A[0][17]
A[0][18] => mux4x32:inst.A[0][18]
A[0][19] => mux4x32:inst.A[0][19]
A[0][20] => mux4x32:inst.A[0][20]
A[0][21] => mux4x32:inst.A[0][21]
A[0][22] => mux4x32:inst.A[0][22]
A[0][23] => mux4x32:inst.A[0][23]
A[0][24] => mux4x32:inst.A[0][24]
A[0][25] => mux4x32:inst.A[0][25]
A[0][26] => mux4x32:inst.A[0][26]
A[0][27] => mux4x32:inst.A[0][27]
A[0][28] => mux4x32:inst.A[0][28]
A[0][29] => mux4x32:inst.A[0][29]
A[0][30] => mux4x32:inst.A[0][30]
A[0][31] => mux4x32:inst.A[0][31]
A[1][0] => mux4x32:inst.A[1][0]
A[1][1] => mux4x32:inst.A[1][1]
A[1][2] => mux4x32:inst.A[1][2]
A[1][3] => mux4x32:inst.A[1][3]
A[1][4] => mux4x32:inst.A[1][4]
A[1][5] => mux4x32:inst.A[1][5]
A[1][6] => mux4x32:inst.A[1][6]
A[1][7] => mux4x32:inst.A[1][7]
A[1][8] => mux4x32:inst.A[1][8]
A[1][9] => mux4x32:inst.A[1][9]
A[1][10] => mux4x32:inst.A[1][10]
A[1][11] => mux4x32:inst.A[1][11]
A[1][12] => mux4x32:inst.A[1][12]
A[1][13] => mux4x32:inst.A[1][13]
A[1][14] => mux4x32:inst.A[1][14]
A[1][15] => mux4x32:inst.A[1][15]
A[1][16] => mux4x32:inst.A[1][16]
A[1][17] => mux4x32:inst.A[1][17]
A[1][18] => mux4x32:inst.A[1][18]
A[1][19] => mux4x32:inst.A[1][19]
A[1][20] => mux4x32:inst.A[1][20]
A[1][21] => mux4x32:inst.A[1][21]
A[1][22] => mux4x32:inst.A[1][22]
A[1][23] => mux4x32:inst.A[1][23]
A[1][24] => mux4x32:inst.A[1][24]
A[1][25] => mux4x32:inst.A[1][25]
A[1][26] => mux4x32:inst.A[1][26]
A[1][27] => mux4x32:inst.A[1][27]
A[1][28] => mux4x32:inst.A[1][28]
A[1][29] => mux4x32:inst.A[1][29]
A[1][30] => mux4x32:inst.A[1][30]
A[1][31] => mux4x32:inst.A[1][31]
A[2][0] => mux4x32:inst.A[2][0]
A[2][1] => mux4x32:inst.A[2][1]
A[2][2] => mux4x32:inst.A[2][2]
A[2][3] => mux4x32:inst.A[2][3]
A[2][4] => mux4x32:inst.A[2][4]
A[2][5] => mux4x32:inst.A[2][5]
A[2][6] => mux4x32:inst.A[2][6]
A[2][7] => mux4x32:inst.A[2][7]
A[2][8] => mux4x32:inst.A[2][8]
A[2][9] => mux4x32:inst.A[2][9]
A[2][10] => mux4x32:inst.A[2][10]
A[2][11] => mux4x32:inst.A[2][11]
A[2][12] => mux4x32:inst.A[2][12]
A[2][13] => mux4x32:inst.A[2][13]
A[2][14] => mux4x32:inst.A[2][14]
A[2][15] => mux4x32:inst.A[2][15]
A[2][16] => mux4x32:inst.A[2][16]
A[2][17] => mux4x32:inst.A[2][17]
A[2][18] => mux4x32:inst.A[2][18]
A[2][19] => mux4x32:inst.A[2][19]
A[2][20] => mux4x32:inst.A[2][20]
A[2][21] => mux4x32:inst.A[2][21]
A[2][22] => mux4x32:inst.A[2][22]
A[2][23] => mux4x32:inst.A[2][23]
A[2][24] => mux4x32:inst.A[2][24]
A[2][25] => mux4x32:inst.A[2][25]
A[2][26] => mux4x32:inst.A[2][26]
A[2][27] => mux4x32:inst.A[2][27]
A[2][28] => mux4x32:inst.A[2][28]
A[2][29] => mux4x32:inst.A[2][29]
A[2][30] => mux4x32:inst.A[2][30]
A[2][31] => mux4x32:inst.A[2][31]
A[3][0] => mux4x32:inst.A[3][0]
A[3][1] => mux4x32:inst.A[3][1]
A[3][2] => mux4x32:inst.A[3][2]
A[3][3] => mux4x32:inst.A[3][3]
A[3][4] => mux4x32:inst.A[3][4]
A[3][5] => mux4x32:inst.A[3][5]
A[3][6] => mux4x32:inst.A[3][6]
A[3][7] => mux4x32:inst.A[3][7]
A[3][8] => mux4x32:inst.A[3][8]
A[3][9] => mux4x32:inst.A[3][9]
A[3][10] => mux4x32:inst.A[3][10]
A[3][11] => mux4x32:inst.A[3][11]
A[3][12] => mux4x32:inst.A[3][12]
A[3][13] => mux4x32:inst.A[3][13]
A[3][14] => mux4x32:inst.A[3][14]
A[3][15] => mux4x32:inst.A[3][15]
A[3][16] => mux4x32:inst.A[3][16]
A[3][17] => mux4x32:inst.A[3][17]
A[3][18] => mux4x32:inst.A[3][18]
A[3][19] => mux4x32:inst.A[3][19]
A[3][20] => mux4x32:inst.A[3][20]
A[3][21] => mux4x32:inst.A[3][21]
A[3][22] => mux4x32:inst.A[3][22]
A[3][23] => mux4x32:inst.A[3][23]
A[3][24] => mux4x32:inst.A[3][24]
A[3][25] => mux4x32:inst.A[3][25]
A[3][26] => mux4x32:inst.A[3][26]
A[3][27] => mux4x32:inst.A[3][27]
A[3][28] => mux4x32:inst.A[3][28]
A[3][29] => mux4x32:inst.A[3][29]
A[3][30] => mux4x32:inst.A[3][30]
A[3][31] => mux4x32:inst.A[3][31]
A[4][0] => mux4x32:inst9.A[0][0]
A[4][1] => mux4x32:inst9.A[0][1]
A[4][2] => mux4x32:inst9.A[0][2]
A[4][3] => mux4x32:inst9.A[0][3]
A[4][4] => mux4x32:inst9.A[0][4]
A[4][5] => mux4x32:inst9.A[0][5]
A[4][6] => mux4x32:inst9.A[0][6]
A[4][7] => mux4x32:inst9.A[0][7]
A[4][8] => mux4x32:inst9.A[0][8]
A[4][9] => mux4x32:inst9.A[0][9]
A[4][10] => mux4x32:inst9.A[0][10]
A[4][11] => mux4x32:inst9.A[0][11]
A[4][12] => mux4x32:inst9.A[0][12]
A[4][13] => mux4x32:inst9.A[0][13]
A[4][14] => mux4x32:inst9.A[0][14]
A[4][15] => mux4x32:inst9.A[0][15]
A[4][16] => mux4x32:inst9.A[0][16]
A[4][17] => mux4x32:inst9.A[0][17]
A[4][18] => mux4x32:inst9.A[0][18]
A[4][19] => mux4x32:inst9.A[0][19]
A[4][20] => mux4x32:inst9.A[0][20]
A[4][21] => mux4x32:inst9.A[0][21]
A[4][22] => mux4x32:inst9.A[0][22]
A[4][23] => mux4x32:inst9.A[0][23]
A[4][24] => mux4x32:inst9.A[0][24]
A[4][25] => mux4x32:inst9.A[0][25]
A[4][26] => mux4x32:inst9.A[0][26]
A[4][27] => mux4x32:inst9.A[0][27]
A[4][28] => mux4x32:inst9.A[0][28]
A[4][29] => mux4x32:inst9.A[0][29]
A[4][30] => mux4x32:inst9.A[0][30]
A[4][31] => mux4x32:inst9.A[0][31]
A[5][0] => mux4x32:inst9.A[1][0]
A[5][1] => mux4x32:inst9.A[1][1]
A[5][2] => mux4x32:inst9.A[1][2]
A[5][3] => mux4x32:inst9.A[1][3]
A[5][4] => mux4x32:inst9.A[1][4]
A[5][5] => mux4x32:inst9.A[1][5]
A[5][6] => mux4x32:inst9.A[1][6]
A[5][7] => mux4x32:inst9.A[1][7]
A[5][8] => mux4x32:inst9.A[1][8]
A[5][9] => mux4x32:inst9.A[1][9]
A[5][10] => mux4x32:inst9.A[1][10]
A[5][11] => mux4x32:inst9.A[1][11]
A[5][12] => mux4x32:inst9.A[1][12]
A[5][13] => mux4x32:inst9.A[1][13]
A[5][14] => mux4x32:inst9.A[1][14]
A[5][15] => mux4x32:inst9.A[1][15]
A[5][16] => mux4x32:inst9.A[1][16]
A[5][17] => mux4x32:inst9.A[1][17]
A[5][18] => mux4x32:inst9.A[1][18]
A[5][19] => mux4x32:inst9.A[1][19]
A[5][20] => mux4x32:inst9.A[1][20]
A[5][21] => mux4x32:inst9.A[1][21]
A[5][22] => mux4x32:inst9.A[1][22]
A[5][23] => mux4x32:inst9.A[1][23]
A[5][24] => mux4x32:inst9.A[1][24]
A[5][25] => mux4x32:inst9.A[1][25]
A[5][26] => mux4x32:inst9.A[1][26]
A[5][27] => mux4x32:inst9.A[1][27]
A[5][28] => mux4x32:inst9.A[1][28]
A[5][29] => mux4x32:inst9.A[1][29]
A[5][30] => mux4x32:inst9.A[1][30]
A[5][31] => mux4x32:inst9.A[1][31]
A[6][0] => mux4x32:inst9.A[2][0]
A[6][1] => mux4x32:inst9.A[2][1]
A[6][2] => mux4x32:inst9.A[2][2]
A[6][3] => mux4x32:inst9.A[2][3]
A[6][4] => mux4x32:inst9.A[2][4]
A[6][5] => mux4x32:inst9.A[2][5]
A[6][6] => mux4x32:inst9.A[2][6]
A[6][7] => mux4x32:inst9.A[2][7]
A[6][8] => mux4x32:inst9.A[2][8]
A[6][9] => mux4x32:inst9.A[2][9]
A[6][10] => mux4x32:inst9.A[2][10]
A[6][11] => mux4x32:inst9.A[2][11]
A[6][12] => mux4x32:inst9.A[2][12]
A[6][13] => mux4x32:inst9.A[2][13]
A[6][14] => mux4x32:inst9.A[2][14]
A[6][15] => mux4x32:inst9.A[2][15]
A[6][16] => mux4x32:inst9.A[2][16]
A[6][17] => mux4x32:inst9.A[2][17]
A[6][18] => mux4x32:inst9.A[2][18]
A[6][19] => mux4x32:inst9.A[2][19]
A[6][20] => mux4x32:inst9.A[2][20]
A[6][21] => mux4x32:inst9.A[2][21]
A[6][22] => mux4x32:inst9.A[2][22]
A[6][23] => mux4x32:inst9.A[2][23]
A[6][24] => mux4x32:inst9.A[2][24]
A[6][25] => mux4x32:inst9.A[2][25]
A[6][26] => mux4x32:inst9.A[2][26]
A[6][27] => mux4x32:inst9.A[2][27]
A[6][28] => mux4x32:inst9.A[2][28]
A[6][29] => mux4x32:inst9.A[2][29]
A[6][30] => mux4x32:inst9.A[2][30]
A[6][31] => mux4x32:inst9.A[2][31]
A[7][0] => mux4x32:inst9.A[3][0]
A[7][1] => mux4x32:inst9.A[3][1]
A[7][2] => mux4x32:inst9.A[3][2]
A[7][3] => mux4x32:inst9.A[3][3]
A[7][4] => mux4x32:inst9.A[3][4]
A[7][5] => mux4x32:inst9.A[3][5]
A[7][6] => mux4x32:inst9.A[3][6]
A[7][7] => mux4x32:inst9.A[3][7]
A[7][8] => mux4x32:inst9.A[3][8]
A[7][9] => mux4x32:inst9.A[3][9]
A[7][10] => mux4x32:inst9.A[3][10]
A[7][11] => mux4x32:inst9.A[3][11]
A[7][12] => mux4x32:inst9.A[3][12]
A[7][13] => mux4x32:inst9.A[3][13]
A[7][14] => mux4x32:inst9.A[3][14]
A[7][15] => mux4x32:inst9.A[3][15]
A[7][16] => mux4x32:inst9.A[3][16]
A[7][17] => mux4x32:inst9.A[3][17]
A[7][18] => mux4x32:inst9.A[3][18]
A[7][19] => mux4x32:inst9.A[3][19]
A[7][20] => mux4x32:inst9.A[3][20]
A[7][21] => mux4x32:inst9.A[3][21]
A[7][22] => mux4x32:inst9.A[3][22]
A[7][23] => mux4x32:inst9.A[3][23]
A[7][24] => mux4x32:inst9.A[3][24]
A[7][25] => mux4x32:inst9.A[3][25]
A[7][26] => mux4x32:inst9.A[3][26]
A[7][27] => mux4x32:inst9.A[3][27]
A[7][28] => mux4x32:inst9.A[3][28]
A[7][29] => mux4x32:inst9.A[3][29]
A[7][30] => mux4x32:inst9.A[3][30]
A[7][31] => mux4x32:inst9.A[3][31]
A[8][0] => mux4x32:inst10.A[0][0]
A[8][1] => mux4x32:inst10.A[0][1]
A[8][2] => mux4x32:inst10.A[0][2]
A[8][3] => mux4x32:inst10.A[0][3]
A[8][4] => mux4x32:inst10.A[0][4]
A[8][5] => mux4x32:inst10.A[0][5]
A[8][6] => mux4x32:inst10.A[0][6]
A[8][7] => mux4x32:inst10.A[0][7]
A[8][8] => mux4x32:inst10.A[0][8]
A[8][9] => mux4x32:inst10.A[0][9]
A[8][10] => mux4x32:inst10.A[0][10]
A[8][11] => mux4x32:inst10.A[0][11]
A[8][12] => mux4x32:inst10.A[0][12]
A[8][13] => mux4x32:inst10.A[0][13]
A[8][14] => mux4x32:inst10.A[0][14]
A[8][15] => mux4x32:inst10.A[0][15]
A[8][16] => mux4x32:inst10.A[0][16]
A[8][17] => mux4x32:inst10.A[0][17]
A[8][18] => mux4x32:inst10.A[0][18]
A[8][19] => mux4x32:inst10.A[0][19]
A[8][20] => mux4x32:inst10.A[0][20]
A[8][21] => mux4x32:inst10.A[0][21]
A[8][22] => mux4x32:inst10.A[0][22]
A[8][23] => mux4x32:inst10.A[0][23]
A[8][24] => mux4x32:inst10.A[0][24]
A[8][25] => mux4x32:inst10.A[0][25]
A[8][26] => mux4x32:inst10.A[0][26]
A[8][27] => mux4x32:inst10.A[0][27]
A[8][28] => mux4x32:inst10.A[0][28]
A[8][29] => mux4x32:inst10.A[0][29]
A[8][30] => mux4x32:inst10.A[0][30]
A[8][31] => mux4x32:inst10.A[0][31]
A[9][0] => mux4x32:inst10.A[1][0]
A[9][1] => mux4x32:inst10.A[1][1]
A[9][2] => mux4x32:inst10.A[1][2]
A[9][3] => mux4x32:inst10.A[1][3]
A[9][4] => mux4x32:inst10.A[1][4]
A[9][5] => mux4x32:inst10.A[1][5]
A[9][6] => mux4x32:inst10.A[1][6]
A[9][7] => mux4x32:inst10.A[1][7]
A[9][8] => mux4x32:inst10.A[1][8]
A[9][9] => mux4x32:inst10.A[1][9]
A[9][10] => mux4x32:inst10.A[1][10]
A[9][11] => mux4x32:inst10.A[1][11]
A[9][12] => mux4x32:inst10.A[1][12]
A[9][13] => mux4x32:inst10.A[1][13]
A[9][14] => mux4x32:inst10.A[1][14]
A[9][15] => mux4x32:inst10.A[1][15]
A[9][16] => mux4x32:inst10.A[1][16]
A[9][17] => mux4x32:inst10.A[1][17]
A[9][18] => mux4x32:inst10.A[1][18]
A[9][19] => mux4x32:inst10.A[1][19]
A[9][20] => mux4x32:inst10.A[1][20]
A[9][21] => mux4x32:inst10.A[1][21]
A[9][22] => mux4x32:inst10.A[1][22]
A[9][23] => mux4x32:inst10.A[1][23]
A[9][24] => mux4x32:inst10.A[1][24]
A[9][25] => mux4x32:inst10.A[1][25]
A[9][26] => mux4x32:inst10.A[1][26]
A[9][27] => mux4x32:inst10.A[1][27]
A[9][28] => mux4x32:inst10.A[1][28]
A[9][29] => mux4x32:inst10.A[1][29]
A[9][30] => mux4x32:inst10.A[1][30]
A[9][31] => mux4x32:inst10.A[1][31]
A[10][0] => mux4x32:inst10.A[2][0]
A[10][1] => mux4x32:inst10.A[2][1]
A[10][2] => mux4x32:inst10.A[2][2]
A[10][3] => mux4x32:inst10.A[2][3]
A[10][4] => mux4x32:inst10.A[2][4]
A[10][5] => mux4x32:inst10.A[2][5]
A[10][6] => mux4x32:inst10.A[2][6]
A[10][7] => mux4x32:inst10.A[2][7]
A[10][8] => mux4x32:inst10.A[2][8]
A[10][9] => mux4x32:inst10.A[2][9]
A[10][10] => mux4x32:inst10.A[2][10]
A[10][11] => mux4x32:inst10.A[2][11]
A[10][12] => mux4x32:inst10.A[2][12]
A[10][13] => mux4x32:inst10.A[2][13]
A[10][14] => mux4x32:inst10.A[2][14]
A[10][15] => mux4x32:inst10.A[2][15]
A[10][16] => mux4x32:inst10.A[2][16]
A[10][17] => mux4x32:inst10.A[2][17]
A[10][18] => mux4x32:inst10.A[2][18]
A[10][19] => mux4x32:inst10.A[2][19]
A[10][20] => mux4x32:inst10.A[2][20]
A[10][21] => mux4x32:inst10.A[2][21]
A[10][22] => mux4x32:inst10.A[2][22]
A[10][23] => mux4x32:inst10.A[2][23]
A[10][24] => mux4x32:inst10.A[2][24]
A[10][25] => mux4x32:inst10.A[2][25]
A[10][26] => mux4x32:inst10.A[2][26]
A[10][27] => mux4x32:inst10.A[2][27]
A[10][28] => mux4x32:inst10.A[2][28]
A[10][29] => mux4x32:inst10.A[2][29]
A[10][30] => mux4x32:inst10.A[2][30]
A[10][31] => mux4x32:inst10.A[2][31]
A[11][0] => mux4x32:inst10.A[3][0]
A[11][1] => mux4x32:inst10.A[3][1]
A[11][2] => mux4x32:inst10.A[3][2]
A[11][3] => mux4x32:inst10.A[3][3]
A[11][4] => mux4x32:inst10.A[3][4]
A[11][5] => mux4x32:inst10.A[3][5]
A[11][6] => mux4x32:inst10.A[3][6]
A[11][7] => mux4x32:inst10.A[3][7]
A[11][8] => mux4x32:inst10.A[3][8]
A[11][9] => mux4x32:inst10.A[3][9]
A[11][10] => mux4x32:inst10.A[3][10]
A[11][11] => mux4x32:inst10.A[3][11]
A[11][12] => mux4x32:inst10.A[3][12]
A[11][13] => mux4x32:inst10.A[3][13]
A[11][14] => mux4x32:inst10.A[3][14]
A[11][15] => mux4x32:inst10.A[3][15]
A[11][16] => mux4x32:inst10.A[3][16]
A[11][17] => mux4x32:inst10.A[3][17]
A[11][18] => mux4x32:inst10.A[3][18]
A[11][19] => mux4x32:inst10.A[3][19]
A[11][20] => mux4x32:inst10.A[3][20]
A[11][21] => mux4x32:inst10.A[3][21]
A[11][22] => mux4x32:inst10.A[3][22]
A[11][23] => mux4x32:inst10.A[3][23]
A[11][24] => mux4x32:inst10.A[3][24]
A[11][25] => mux4x32:inst10.A[3][25]
A[11][26] => mux4x32:inst10.A[3][26]
A[11][27] => mux4x32:inst10.A[3][27]
A[11][28] => mux4x32:inst10.A[3][28]
A[11][29] => mux4x32:inst10.A[3][29]
A[11][30] => mux4x32:inst10.A[3][30]
A[11][31] => mux4x32:inst10.A[3][31]
A[12][0] => mux4x32:inst11.A[0][0]
A[12][1] => mux4x32:inst11.A[0][1]
A[12][2] => mux4x32:inst11.A[0][2]
A[12][3] => mux4x32:inst11.A[0][3]
A[12][4] => mux4x32:inst11.A[0][4]
A[12][5] => mux4x32:inst11.A[0][5]
A[12][6] => mux4x32:inst11.A[0][6]
A[12][7] => mux4x32:inst11.A[0][7]
A[12][8] => mux4x32:inst11.A[0][8]
A[12][9] => mux4x32:inst11.A[0][9]
A[12][10] => mux4x32:inst11.A[0][10]
A[12][11] => mux4x32:inst11.A[0][11]
A[12][12] => mux4x32:inst11.A[0][12]
A[12][13] => mux4x32:inst11.A[0][13]
A[12][14] => mux4x32:inst11.A[0][14]
A[12][15] => mux4x32:inst11.A[0][15]
A[12][16] => mux4x32:inst11.A[0][16]
A[12][17] => mux4x32:inst11.A[0][17]
A[12][18] => mux4x32:inst11.A[0][18]
A[12][19] => mux4x32:inst11.A[0][19]
A[12][20] => mux4x32:inst11.A[0][20]
A[12][21] => mux4x32:inst11.A[0][21]
A[12][22] => mux4x32:inst11.A[0][22]
A[12][23] => mux4x32:inst11.A[0][23]
A[12][24] => mux4x32:inst11.A[0][24]
A[12][25] => mux4x32:inst11.A[0][25]
A[12][26] => mux4x32:inst11.A[0][26]
A[12][27] => mux4x32:inst11.A[0][27]
A[12][28] => mux4x32:inst11.A[0][28]
A[12][29] => mux4x32:inst11.A[0][29]
A[12][30] => mux4x32:inst11.A[0][30]
A[12][31] => mux4x32:inst11.A[0][31]
A[13][0] => mux4x32:inst11.A[1][0]
A[13][1] => mux4x32:inst11.A[1][1]
A[13][2] => mux4x32:inst11.A[1][2]
A[13][3] => mux4x32:inst11.A[1][3]
A[13][4] => mux4x32:inst11.A[1][4]
A[13][5] => mux4x32:inst11.A[1][5]
A[13][6] => mux4x32:inst11.A[1][6]
A[13][7] => mux4x32:inst11.A[1][7]
A[13][8] => mux4x32:inst11.A[1][8]
A[13][9] => mux4x32:inst11.A[1][9]
A[13][10] => mux4x32:inst11.A[1][10]
A[13][11] => mux4x32:inst11.A[1][11]
A[13][12] => mux4x32:inst11.A[1][12]
A[13][13] => mux4x32:inst11.A[1][13]
A[13][14] => mux4x32:inst11.A[1][14]
A[13][15] => mux4x32:inst11.A[1][15]
A[13][16] => mux4x32:inst11.A[1][16]
A[13][17] => mux4x32:inst11.A[1][17]
A[13][18] => mux4x32:inst11.A[1][18]
A[13][19] => mux4x32:inst11.A[1][19]
A[13][20] => mux4x32:inst11.A[1][20]
A[13][21] => mux4x32:inst11.A[1][21]
A[13][22] => mux4x32:inst11.A[1][22]
A[13][23] => mux4x32:inst11.A[1][23]
A[13][24] => mux4x32:inst11.A[1][24]
A[13][25] => mux4x32:inst11.A[1][25]
A[13][26] => mux4x32:inst11.A[1][26]
A[13][27] => mux4x32:inst11.A[1][27]
A[13][28] => mux4x32:inst11.A[1][28]
A[13][29] => mux4x32:inst11.A[1][29]
A[13][30] => mux4x32:inst11.A[1][30]
A[13][31] => mux4x32:inst11.A[1][31]
A[14][0] => mux4x32:inst11.A[2][0]
A[14][1] => mux4x32:inst11.A[2][1]
A[14][2] => mux4x32:inst11.A[2][2]
A[14][3] => mux4x32:inst11.A[2][3]
A[14][4] => mux4x32:inst11.A[2][4]
A[14][5] => mux4x32:inst11.A[2][5]
A[14][6] => mux4x32:inst11.A[2][6]
A[14][7] => mux4x32:inst11.A[2][7]
A[14][8] => mux4x32:inst11.A[2][8]
A[14][9] => mux4x32:inst11.A[2][9]
A[14][10] => mux4x32:inst11.A[2][10]
A[14][11] => mux4x32:inst11.A[2][11]
A[14][12] => mux4x32:inst11.A[2][12]
A[14][13] => mux4x32:inst11.A[2][13]
A[14][14] => mux4x32:inst11.A[2][14]
A[14][15] => mux4x32:inst11.A[2][15]
A[14][16] => mux4x32:inst11.A[2][16]
A[14][17] => mux4x32:inst11.A[2][17]
A[14][18] => mux4x32:inst11.A[2][18]
A[14][19] => mux4x32:inst11.A[2][19]
A[14][20] => mux4x32:inst11.A[2][20]
A[14][21] => mux4x32:inst11.A[2][21]
A[14][22] => mux4x32:inst11.A[2][22]
A[14][23] => mux4x32:inst11.A[2][23]
A[14][24] => mux4x32:inst11.A[2][24]
A[14][25] => mux4x32:inst11.A[2][25]
A[14][26] => mux4x32:inst11.A[2][26]
A[14][27] => mux4x32:inst11.A[2][27]
A[14][28] => mux4x32:inst11.A[2][28]
A[14][29] => mux4x32:inst11.A[2][29]
A[14][30] => mux4x32:inst11.A[2][30]
A[14][31] => mux4x32:inst11.A[2][31]
A[15][0] => mux4x32:inst11.A[3][0]
A[15][1] => mux4x32:inst11.A[3][1]
A[15][2] => mux4x32:inst11.A[3][2]
A[15][3] => mux4x32:inst11.A[3][3]
A[15][4] => mux4x32:inst11.A[3][4]
A[15][5] => mux4x32:inst11.A[3][5]
A[15][6] => mux4x32:inst11.A[3][6]
A[15][7] => mux4x32:inst11.A[3][7]
A[15][8] => mux4x32:inst11.A[3][8]
A[15][9] => mux4x32:inst11.A[3][9]
A[15][10] => mux4x32:inst11.A[3][10]
A[15][11] => mux4x32:inst11.A[3][11]
A[15][12] => mux4x32:inst11.A[3][12]
A[15][13] => mux4x32:inst11.A[3][13]
A[15][14] => mux4x32:inst11.A[3][14]
A[15][15] => mux4x32:inst11.A[3][15]
A[15][16] => mux4x32:inst11.A[3][16]
A[15][17] => mux4x32:inst11.A[3][17]
A[15][18] => mux4x32:inst11.A[3][18]
A[15][19] => mux4x32:inst11.A[3][19]
A[15][20] => mux4x32:inst11.A[3][20]
A[15][21] => mux4x32:inst11.A[3][21]
A[15][22] => mux4x32:inst11.A[3][22]
A[15][23] => mux4x32:inst11.A[3][23]
A[15][24] => mux4x32:inst11.A[3][24]
A[15][25] => mux4x32:inst11.A[3][25]
A[15][26] => mux4x32:inst11.A[3][26]
A[15][27] => mux4x32:inst11.A[3][27]
A[15][28] => mux4x32:inst11.A[3][28]
A[15][29] => mux4x32:inst11.A[3][29]
A[15][30] => mux4x32:inst11.A[3][30]
A[15][31] => mux4x32:inst11.A[3][31]
A[16][0] => mux4x32:inst14.A[0][0]
A[16][1] => mux4x32:inst14.A[0][1]
A[16][2] => mux4x32:inst14.A[0][2]
A[16][3] => mux4x32:inst14.A[0][3]
A[16][4] => mux4x32:inst14.A[0][4]
A[16][5] => mux4x32:inst14.A[0][5]
A[16][6] => mux4x32:inst14.A[0][6]
A[16][7] => mux4x32:inst14.A[0][7]
A[16][8] => mux4x32:inst14.A[0][8]
A[16][9] => mux4x32:inst14.A[0][9]
A[16][10] => mux4x32:inst14.A[0][10]
A[16][11] => mux4x32:inst14.A[0][11]
A[16][12] => mux4x32:inst14.A[0][12]
A[16][13] => mux4x32:inst14.A[0][13]
A[16][14] => mux4x32:inst14.A[0][14]
A[16][15] => mux4x32:inst14.A[0][15]
A[16][16] => mux4x32:inst14.A[0][16]
A[16][17] => mux4x32:inst14.A[0][17]
A[16][18] => mux4x32:inst14.A[0][18]
A[16][19] => mux4x32:inst14.A[0][19]
A[16][20] => mux4x32:inst14.A[0][20]
A[16][21] => mux4x32:inst14.A[0][21]
A[16][22] => mux4x32:inst14.A[0][22]
A[16][23] => mux4x32:inst14.A[0][23]
A[16][24] => mux4x32:inst14.A[0][24]
A[16][25] => mux4x32:inst14.A[0][25]
A[16][26] => mux4x32:inst14.A[0][26]
A[16][27] => mux4x32:inst14.A[0][27]
A[16][28] => mux4x32:inst14.A[0][28]
A[16][29] => mux4x32:inst14.A[0][29]
A[16][30] => mux4x32:inst14.A[0][30]
A[16][31] => mux4x32:inst14.A[0][31]
A[17][0] => mux4x32:inst14.A[1][0]
A[17][1] => mux4x32:inst14.A[1][1]
A[17][2] => mux4x32:inst14.A[1][2]
A[17][3] => mux4x32:inst14.A[1][3]
A[17][4] => mux4x32:inst14.A[1][4]
A[17][5] => mux4x32:inst14.A[1][5]
A[17][6] => mux4x32:inst14.A[1][6]
A[17][7] => mux4x32:inst14.A[1][7]
A[17][8] => mux4x32:inst14.A[1][8]
A[17][9] => mux4x32:inst14.A[1][9]
A[17][10] => mux4x32:inst14.A[1][10]
A[17][11] => mux4x32:inst14.A[1][11]
A[17][12] => mux4x32:inst14.A[1][12]
A[17][13] => mux4x32:inst14.A[1][13]
A[17][14] => mux4x32:inst14.A[1][14]
A[17][15] => mux4x32:inst14.A[1][15]
A[17][16] => mux4x32:inst14.A[1][16]
A[17][17] => mux4x32:inst14.A[1][17]
A[17][18] => mux4x32:inst14.A[1][18]
A[17][19] => mux4x32:inst14.A[1][19]
A[17][20] => mux4x32:inst14.A[1][20]
A[17][21] => mux4x32:inst14.A[1][21]
A[17][22] => mux4x32:inst14.A[1][22]
A[17][23] => mux4x32:inst14.A[1][23]
A[17][24] => mux4x32:inst14.A[1][24]
A[17][25] => mux4x32:inst14.A[1][25]
A[17][26] => mux4x32:inst14.A[1][26]
A[17][27] => mux4x32:inst14.A[1][27]
A[17][28] => mux4x32:inst14.A[1][28]
A[17][29] => mux4x32:inst14.A[1][29]
A[17][30] => mux4x32:inst14.A[1][30]
A[17][31] => mux4x32:inst14.A[1][31]
A[18][0] => mux4x32:inst14.A[2][0]
A[18][1] => mux4x32:inst14.A[2][1]
A[18][2] => mux4x32:inst14.A[2][2]
A[18][3] => mux4x32:inst14.A[2][3]
A[18][4] => mux4x32:inst14.A[2][4]
A[18][5] => mux4x32:inst14.A[2][5]
A[18][6] => mux4x32:inst14.A[2][6]
A[18][7] => mux4x32:inst14.A[2][7]
A[18][8] => mux4x32:inst14.A[2][8]
A[18][9] => mux4x32:inst14.A[2][9]
A[18][10] => mux4x32:inst14.A[2][10]
A[18][11] => mux4x32:inst14.A[2][11]
A[18][12] => mux4x32:inst14.A[2][12]
A[18][13] => mux4x32:inst14.A[2][13]
A[18][14] => mux4x32:inst14.A[2][14]
A[18][15] => mux4x32:inst14.A[2][15]
A[18][16] => mux4x32:inst14.A[2][16]
A[18][17] => mux4x32:inst14.A[2][17]
A[18][18] => mux4x32:inst14.A[2][18]
A[18][19] => mux4x32:inst14.A[2][19]
A[18][20] => mux4x32:inst14.A[2][20]
A[18][21] => mux4x32:inst14.A[2][21]
A[18][22] => mux4x32:inst14.A[2][22]
A[18][23] => mux4x32:inst14.A[2][23]
A[18][24] => mux4x32:inst14.A[2][24]
A[18][25] => mux4x32:inst14.A[2][25]
A[18][26] => mux4x32:inst14.A[2][26]
A[18][27] => mux4x32:inst14.A[2][27]
A[18][28] => mux4x32:inst14.A[2][28]
A[18][29] => mux4x32:inst14.A[2][29]
A[18][30] => mux4x32:inst14.A[2][30]
A[18][31] => mux4x32:inst14.A[2][31]
A[19][0] => mux4x32:inst14.A[3][0]
A[19][1] => mux4x32:inst14.A[3][1]
A[19][2] => mux4x32:inst14.A[3][2]
A[19][3] => mux4x32:inst14.A[3][3]
A[19][4] => mux4x32:inst14.A[3][4]
A[19][5] => mux4x32:inst14.A[3][5]
A[19][6] => mux4x32:inst14.A[3][6]
A[19][7] => mux4x32:inst14.A[3][7]
A[19][8] => mux4x32:inst14.A[3][8]
A[19][9] => mux4x32:inst14.A[3][9]
A[19][10] => mux4x32:inst14.A[3][10]
A[19][11] => mux4x32:inst14.A[3][11]
A[19][12] => mux4x32:inst14.A[3][12]
A[19][13] => mux4x32:inst14.A[3][13]
A[19][14] => mux4x32:inst14.A[3][14]
A[19][15] => mux4x32:inst14.A[3][15]
A[19][16] => mux4x32:inst14.A[3][16]
A[19][17] => mux4x32:inst14.A[3][17]
A[19][18] => mux4x32:inst14.A[3][18]
A[19][19] => mux4x32:inst14.A[3][19]
A[19][20] => mux4x32:inst14.A[3][20]
A[19][21] => mux4x32:inst14.A[3][21]
A[19][22] => mux4x32:inst14.A[3][22]
A[19][23] => mux4x32:inst14.A[3][23]
A[19][24] => mux4x32:inst14.A[3][24]
A[19][25] => mux4x32:inst14.A[3][25]
A[19][26] => mux4x32:inst14.A[3][26]
A[19][27] => mux4x32:inst14.A[3][27]
A[19][28] => mux4x32:inst14.A[3][28]
A[19][29] => mux4x32:inst14.A[3][29]
A[19][30] => mux4x32:inst14.A[3][30]
A[19][31] => mux4x32:inst14.A[3][31]
A[20][0] => mux4x32:inst15.A[0][0]
A[20][1] => mux4x32:inst15.A[0][1]
A[20][2] => mux4x32:inst15.A[0][2]
A[20][3] => mux4x32:inst15.A[0][3]
A[20][4] => mux4x32:inst15.A[0][4]
A[20][5] => mux4x32:inst15.A[0][5]
A[20][6] => mux4x32:inst15.A[0][6]
A[20][7] => mux4x32:inst15.A[0][7]
A[20][8] => mux4x32:inst15.A[0][8]
A[20][9] => mux4x32:inst15.A[0][9]
A[20][10] => mux4x32:inst15.A[0][10]
A[20][11] => mux4x32:inst15.A[0][11]
A[20][12] => mux4x32:inst15.A[0][12]
A[20][13] => mux4x32:inst15.A[0][13]
A[20][14] => mux4x32:inst15.A[0][14]
A[20][15] => mux4x32:inst15.A[0][15]
A[20][16] => mux4x32:inst15.A[0][16]
A[20][17] => mux4x32:inst15.A[0][17]
A[20][18] => mux4x32:inst15.A[0][18]
A[20][19] => mux4x32:inst15.A[0][19]
A[20][20] => mux4x32:inst15.A[0][20]
A[20][21] => mux4x32:inst15.A[0][21]
A[20][22] => mux4x32:inst15.A[0][22]
A[20][23] => mux4x32:inst15.A[0][23]
A[20][24] => mux4x32:inst15.A[0][24]
A[20][25] => mux4x32:inst15.A[0][25]
A[20][26] => mux4x32:inst15.A[0][26]
A[20][27] => mux4x32:inst15.A[0][27]
A[20][28] => mux4x32:inst15.A[0][28]
A[20][29] => mux4x32:inst15.A[0][29]
A[20][30] => mux4x32:inst15.A[0][30]
A[20][31] => mux4x32:inst15.A[0][31]
A[21][0] => mux4x32:inst15.A[1][0]
A[21][1] => mux4x32:inst15.A[1][1]
A[21][2] => mux4x32:inst15.A[1][2]
A[21][3] => mux4x32:inst15.A[1][3]
A[21][4] => mux4x32:inst15.A[1][4]
A[21][5] => mux4x32:inst15.A[1][5]
A[21][6] => mux4x32:inst15.A[1][6]
A[21][7] => mux4x32:inst15.A[1][7]
A[21][8] => mux4x32:inst15.A[1][8]
A[21][9] => mux4x32:inst15.A[1][9]
A[21][10] => mux4x32:inst15.A[1][10]
A[21][11] => mux4x32:inst15.A[1][11]
A[21][12] => mux4x32:inst15.A[1][12]
A[21][13] => mux4x32:inst15.A[1][13]
A[21][14] => mux4x32:inst15.A[1][14]
A[21][15] => mux4x32:inst15.A[1][15]
A[21][16] => mux4x32:inst15.A[1][16]
A[21][17] => mux4x32:inst15.A[1][17]
A[21][18] => mux4x32:inst15.A[1][18]
A[21][19] => mux4x32:inst15.A[1][19]
A[21][20] => mux4x32:inst15.A[1][20]
A[21][21] => mux4x32:inst15.A[1][21]
A[21][22] => mux4x32:inst15.A[1][22]
A[21][23] => mux4x32:inst15.A[1][23]
A[21][24] => mux4x32:inst15.A[1][24]
A[21][25] => mux4x32:inst15.A[1][25]
A[21][26] => mux4x32:inst15.A[1][26]
A[21][27] => mux4x32:inst15.A[1][27]
A[21][28] => mux4x32:inst15.A[1][28]
A[21][29] => mux4x32:inst15.A[1][29]
A[21][30] => mux4x32:inst15.A[1][30]
A[21][31] => mux4x32:inst15.A[1][31]
A[22][0] => mux4x32:inst15.A[2][0]
A[22][1] => mux4x32:inst15.A[2][1]
A[22][2] => mux4x32:inst15.A[2][2]
A[22][3] => mux4x32:inst15.A[2][3]
A[22][4] => mux4x32:inst15.A[2][4]
A[22][5] => mux4x32:inst15.A[2][5]
A[22][6] => mux4x32:inst15.A[2][6]
A[22][7] => mux4x32:inst15.A[2][7]
A[22][8] => mux4x32:inst15.A[2][8]
A[22][9] => mux4x32:inst15.A[2][9]
A[22][10] => mux4x32:inst15.A[2][10]
A[22][11] => mux4x32:inst15.A[2][11]
A[22][12] => mux4x32:inst15.A[2][12]
A[22][13] => mux4x32:inst15.A[2][13]
A[22][14] => mux4x32:inst15.A[2][14]
A[22][15] => mux4x32:inst15.A[2][15]
A[22][16] => mux4x32:inst15.A[2][16]
A[22][17] => mux4x32:inst15.A[2][17]
A[22][18] => mux4x32:inst15.A[2][18]
A[22][19] => mux4x32:inst15.A[2][19]
A[22][20] => mux4x32:inst15.A[2][20]
A[22][21] => mux4x32:inst15.A[2][21]
A[22][22] => mux4x32:inst15.A[2][22]
A[22][23] => mux4x32:inst15.A[2][23]
A[22][24] => mux4x32:inst15.A[2][24]
A[22][25] => mux4x32:inst15.A[2][25]
A[22][26] => mux4x32:inst15.A[2][26]
A[22][27] => mux4x32:inst15.A[2][27]
A[22][28] => mux4x32:inst15.A[2][28]
A[22][29] => mux4x32:inst15.A[2][29]
A[22][30] => mux4x32:inst15.A[2][30]
A[22][31] => mux4x32:inst15.A[2][31]
A[23][0] => mux4x32:inst15.A[3][0]
A[23][1] => mux4x32:inst15.A[3][1]
A[23][2] => mux4x32:inst15.A[3][2]
A[23][3] => mux4x32:inst15.A[3][3]
A[23][4] => mux4x32:inst15.A[3][4]
A[23][5] => mux4x32:inst15.A[3][5]
A[23][6] => mux4x32:inst15.A[3][6]
A[23][7] => mux4x32:inst15.A[3][7]
A[23][8] => mux4x32:inst15.A[3][8]
A[23][9] => mux4x32:inst15.A[3][9]
A[23][10] => mux4x32:inst15.A[3][10]
A[23][11] => mux4x32:inst15.A[3][11]
A[23][12] => mux4x32:inst15.A[3][12]
A[23][13] => mux4x32:inst15.A[3][13]
A[23][14] => mux4x32:inst15.A[3][14]
A[23][15] => mux4x32:inst15.A[3][15]
A[23][16] => mux4x32:inst15.A[3][16]
A[23][17] => mux4x32:inst15.A[3][17]
A[23][18] => mux4x32:inst15.A[3][18]
A[23][19] => mux4x32:inst15.A[3][19]
A[23][20] => mux4x32:inst15.A[3][20]
A[23][21] => mux4x32:inst15.A[3][21]
A[23][22] => mux4x32:inst15.A[3][22]
A[23][23] => mux4x32:inst15.A[3][23]
A[23][24] => mux4x32:inst15.A[3][24]
A[23][25] => mux4x32:inst15.A[3][25]
A[23][26] => mux4x32:inst15.A[3][26]
A[23][27] => mux4x32:inst15.A[3][27]
A[23][28] => mux4x32:inst15.A[3][28]
A[23][29] => mux4x32:inst15.A[3][29]
A[23][30] => mux4x32:inst15.A[3][30]
A[23][31] => mux4x32:inst15.A[3][31]
A[24][0] => mux4x32:inst16.A[0][0]
A[24][1] => mux4x32:inst16.A[0][1]
A[24][2] => mux4x32:inst16.A[0][2]
A[24][3] => mux4x32:inst16.A[0][3]
A[24][4] => mux4x32:inst16.A[0][4]
A[24][5] => mux4x32:inst16.A[0][5]
A[24][6] => mux4x32:inst16.A[0][6]
A[24][7] => mux4x32:inst16.A[0][7]
A[24][8] => mux4x32:inst16.A[0][8]
A[24][9] => mux4x32:inst16.A[0][9]
A[24][10] => mux4x32:inst16.A[0][10]
A[24][11] => mux4x32:inst16.A[0][11]
A[24][12] => mux4x32:inst16.A[0][12]
A[24][13] => mux4x32:inst16.A[0][13]
A[24][14] => mux4x32:inst16.A[0][14]
A[24][15] => mux4x32:inst16.A[0][15]
A[24][16] => mux4x32:inst16.A[0][16]
A[24][17] => mux4x32:inst16.A[0][17]
A[24][18] => mux4x32:inst16.A[0][18]
A[24][19] => mux4x32:inst16.A[0][19]
A[24][20] => mux4x32:inst16.A[0][20]
A[24][21] => mux4x32:inst16.A[0][21]
A[24][22] => mux4x32:inst16.A[0][22]
A[24][23] => mux4x32:inst16.A[0][23]
A[24][24] => mux4x32:inst16.A[0][24]
A[24][25] => mux4x32:inst16.A[0][25]
A[24][26] => mux4x32:inst16.A[0][26]
A[24][27] => mux4x32:inst16.A[0][27]
A[24][28] => mux4x32:inst16.A[0][28]
A[24][29] => mux4x32:inst16.A[0][29]
A[24][30] => mux4x32:inst16.A[0][30]
A[24][31] => mux4x32:inst16.A[0][31]
A[25][0] => mux4x32:inst16.A[1][0]
A[25][1] => mux4x32:inst16.A[1][1]
A[25][2] => mux4x32:inst16.A[1][2]
A[25][3] => mux4x32:inst16.A[1][3]
A[25][4] => mux4x32:inst16.A[1][4]
A[25][5] => mux4x32:inst16.A[1][5]
A[25][6] => mux4x32:inst16.A[1][6]
A[25][7] => mux4x32:inst16.A[1][7]
A[25][8] => mux4x32:inst16.A[1][8]
A[25][9] => mux4x32:inst16.A[1][9]
A[25][10] => mux4x32:inst16.A[1][10]
A[25][11] => mux4x32:inst16.A[1][11]
A[25][12] => mux4x32:inst16.A[1][12]
A[25][13] => mux4x32:inst16.A[1][13]
A[25][14] => mux4x32:inst16.A[1][14]
A[25][15] => mux4x32:inst16.A[1][15]
A[25][16] => mux4x32:inst16.A[1][16]
A[25][17] => mux4x32:inst16.A[1][17]
A[25][18] => mux4x32:inst16.A[1][18]
A[25][19] => mux4x32:inst16.A[1][19]
A[25][20] => mux4x32:inst16.A[1][20]
A[25][21] => mux4x32:inst16.A[1][21]
A[25][22] => mux4x32:inst16.A[1][22]
A[25][23] => mux4x32:inst16.A[1][23]
A[25][24] => mux4x32:inst16.A[1][24]
A[25][25] => mux4x32:inst16.A[1][25]
A[25][26] => mux4x32:inst16.A[1][26]
A[25][27] => mux4x32:inst16.A[1][27]
A[25][28] => mux4x32:inst16.A[1][28]
A[25][29] => mux4x32:inst16.A[1][29]
A[25][30] => mux4x32:inst16.A[1][30]
A[25][31] => mux4x32:inst16.A[1][31]
A[26][0] => mux4x32:inst16.A[2][0]
A[26][1] => mux4x32:inst16.A[2][1]
A[26][2] => mux4x32:inst16.A[2][2]
A[26][3] => mux4x32:inst16.A[2][3]
A[26][4] => mux4x32:inst16.A[2][4]
A[26][5] => mux4x32:inst16.A[2][5]
A[26][6] => mux4x32:inst16.A[2][6]
A[26][7] => mux4x32:inst16.A[2][7]
A[26][8] => mux4x32:inst16.A[2][8]
A[26][9] => mux4x32:inst16.A[2][9]
A[26][10] => mux4x32:inst16.A[2][10]
A[26][11] => mux4x32:inst16.A[2][11]
A[26][12] => mux4x32:inst16.A[2][12]
A[26][13] => mux4x32:inst16.A[2][13]
A[26][14] => mux4x32:inst16.A[2][14]
A[26][15] => mux4x32:inst16.A[2][15]
A[26][16] => mux4x32:inst16.A[2][16]
A[26][17] => mux4x32:inst16.A[2][17]
A[26][18] => mux4x32:inst16.A[2][18]
A[26][19] => mux4x32:inst16.A[2][19]
A[26][20] => mux4x32:inst16.A[2][20]
A[26][21] => mux4x32:inst16.A[2][21]
A[26][22] => mux4x32:inst16.A[2][22]
A[26][23] => mux4x32:inst16.A[2][23]
A[26][24] => mux4x32:inst16.A[2][24]
A[26][25] => mux4x32:inst16.A[2][25]
A[26][26] => mux4x32:inst16.A[2][26]
A[26][27] => mux4x32:inst16.A[2][27]
A[26][28] => mux4x32:inst16.A[2][28]
A[26][29] => mux4x32:inst16.A[2][29]
A[26][30] => mux4x32:inst16.A[2][30]
A[26][31] => mux4x32:inst16.A[2][31]
A[27][0] => mux4x32:inst16.A[3][0]
A[27][1] => mux4x32:inst16.A[3][1]
A[27][2] => mux4x32:inst16.A[3][2]
A[27][3] => mux4x32:inst16.A[3][3]
A[27][4] => mux4x32:inst16.A[3][4]
A[27][5] => mux4x32:inst16.A[3][5]
A[27][6] => mux4x32:inst16.A[3][6]
A[27][7] => mux4x32:inst16.A[3][7]
A[27][8] => mux4x32:inst16.A[3][8]
A[27][9] => mux4x32:inst16.A[3][9]
A[27][10] => mux4x32:inst16.A[3][10]
A[27][11] => mux4x32:inst16.A[3][11]
A[27][12] => mux4x32:inst16.A[3][12]
A[27][13] => mux4x32:inst16.A[3][13]
A[27][14] => mux4x32:inst16.A[3][14]
A[27][15] => mux4x32:inst16.A[3][15]
A[27][16] => mux4x32:inst16.A[3][16]
A[27][17] => mux4x32:inst16.A[3][17]
A[27][18] => mux4x32:inst16.A[3][18]
A[27][19] => mux4x32:inst16.A[3][19]
A[27][20] => mux4x32:inst16.A[3][20]
A[27][21] => mux4x32:inst16.A[3][21]
A[27][22] => mux4x32:inst16.A[3][22]
A[27][23] => mux4x32:inst16.A[3][23]
A[27][24] => mux4x32:inst16.A[3][24]
A[27][25] => mux4x32:inst16.A[3][25]
A[27][26] => mux4x32:inst16.A[3][26]
A[27][27] => mux4x32:inst16.A[3][27]
A[27][28] => mux4x32:inst16.A[3][28]
A[27][29] => mux4x32:inst16.A[3][29]
A[27][30] => mux4x32:inst16.A[3][30]
A[27][31] => mux4x32:inst16.A[3][31]
A[28][0] => mux4x32:inst17.A[0][0]
A[28][1] => mux4x32:inst17.A[0][1]
A[28][2] => mux4x32:inst17.A[0][2]
A[28][3] => mux4x32:inst17.A[0][3]
A[28][4] => mux4x32:inst17.A[0][4]
A[28][5] => mux4x32:inst17.A[0][5]
A[28][6] => mux4x32:inst17.A[0][6]
A[28][7] => mux4x32:inst17.A[0][7]
A[28][8] => mux4x32:inst17.A[0][8]
A[28][9] => mux4x32:inst17.A[0][9]
A[28][10] => mux4x32:inst17.A[0][10]
A[28][11] => mux4x32:inst17.A[0][11]
A[28][12] => mux4x32:inst17.A[0][12]
A[28][13] => mux4x32:inst17.A[0][13]
A[28][14] => mux4x32:inst17.A[0][14]
A[28][15] => mux4x32:inst17.A[0][15]
A[28][16] => mux4x32:inst17.A[0][16]
A[28][17] => mux4x32:inst17.A[0][17]
A[28][18] => mux4x32:inst17.A[0][18]
A[28][19] => mux4x32:inst17.A[0][19]
A[28][20] => mux4x32:inst17.A[0][20]
A[28][21] => mux4x32:inst17.A[0][21]
A[28][22] => mux4x32:inst17.A[0][22]
A[28][23] => mux4x32:inst17.A[0][23]
A[28][24] => mux4x32:inst17.A[0][24]
A[28][25] => mux4x32:inst17.A[0][25]
A[28][26] => mux4x32:inst17.A[0][26]
A[28][27] => mux4x32:inst17.A[0][27]
A[28][28] => mux4x32:inst17.A[0][28]
A[28][29] => mux4x32:inst17.A[0][29]
A[28][30] => mux4x32:inst17.A[0][30]
A[28][31] => mux4x32:inst17.A[0][31]
A[29][0] => mux4x32:inst17.A[1][0]
A[29][1] => mux4x32:inst17.A[1][1]
A[29][2] => mux4x32:inst17.A[1][2]
A[29][3] => mux4x32:inst17.A[1][3]
A[29][4] => mux4x32:inst17.A[1][4]
A[29][5] => mux4x32:inst17.A[1][5]
A[29][6] => mux4x32:inst17.A[1][6]
A[29][7] => mux4x32:inst17.A[1][7]
A[29][8] => mux4x32:inst17.A[1][8]
A[29][9] => mux4x32:inst17.A[1][9]
A[29][10] => mux4x32:inst17.A[1][10]
A[29][11] => mux4x32:inst17.A[1][11]
A[29][12] => mux4x32:inst17.A[1][12]
A[29][13] => mux4x32:inst17.A[1][13]
A[29][14] => mux4x32:inst17.A[1][14]
A[29][15] => mux4x32:inst17.A[1][15]
A[29][16] => mux4x32:inst17.A[1][16]
A[29][17] => mux4x32:inst17.A[1][17]
A[29][18] => mux4x32:inst17.A[1][18]
A[29][19] => mux4x32:inst17.A[1][19]
A[29][20] => mux4x32:inst17.A[1][20]
A[29][21] => mux4x32:inst17.A[1][21]
A[29][22] => mux4x32:inst17.A[1][22]
A[29][23] => mux4x32:inst17.A[1][23]
A[29][24] => mux4x32:inst17.A[1][24]
A[29][25] => mux4x32:inst17.A[1][25]
A[29][26] => mux4x32:inst17.A[1][26]
A[29][27] => mux4x32:inst17.A[1][27]
A[29][28] => mux4x32:inst17.A[1][28]
A[29][29] => mux4x32:inst17.A[1][29]
A[29][30] => mux4x32:inst17.A[1][30]
A[29][31] => mux4x32:inst17.A[1][31]
A[30][0] => mux4x32:inst17.A[2][0]
A[30][1] => mux4x32:inst17.A[2][1]
A[30][2] => mux4x32:inst17.A[2][2]
A[30][3] => mux4x32:inst17.A[2][3]
A[30][4] => mux4x32:inst17.A[2][4]
A[30][5] => mux4x32:inst17.A[2][5]
A[30][6] => mux4x32:inst17.A[2][6]
A[30][7] => mux4x32:inst17.A[2][7]
A[30][8] => mux4x32:inst17.A[2][8]
A[30][9] => mux4x32:inst17.A[2][9]
A[30][10] => mux4x32:inst17.A[2][10]
A[30][11] => mux4x32:inst17.A[2][11]
A[30][12] => mux4x32:inst17.A[2][12]
A[30][13] => mux4x32:inst17.A[2][13]
A[30][14] => mux4x32:inst17.A[2][14]
A[30][15] => mux4x32:inst17.A[2][15]
A[30][16] => mux4x32:inst17.A[2][16]
A[30][17] => mux4x32:inst17.A[2][17]
A[30][18] => mux4x32:inst17.A[2][18]
A[30][19] => mux4x32:inst17.A[2][19]
A[30][20] => mux4x32:inst17.A[2][20]
A[30][21] => mux4x32:inst17.A[2][21]
A[30][22] => mux4x32:inst17.A[2][22]
A[30][23] => mux4x32:inst17.A[2][23]
A[30][24] => mux4x32:inst17.A[2][24]
A[30][25] => mux4x32:inst17.A[2][25]
A[30][26] => mux4x32:inst17.A[2][26]
A[30][27] => mux4x32:inst17.A[2][27]
A[30][28] => mux4x32:inst17.A[2][28]
A[30][29] => mux4x32:inst17.A[2][29]
A[30][30] => mux4x32:inst17.A[2][30]
A[30][31] => mux4x32:inst17.A[2][31]
A[31][0] => mux4x32:inst17.A[3][0]
A[31][1] => mux4x32:inst17.A[3][1]
A[31][2] => mux4x32:inst17.A[3][2]
A[31][3] => mux4x32:inst17.A[3][3]
A[31][4] => mux4x32:inst17.A[3][4]
A[31][5] => mux4x32:inst17.A[3][5]
A[31][6] => mux4x32:inst17.A[3][6]
A[31][7] => mux4x32:inst17.A[3][7]
A[31][8] => mux4x32:inst17.A[3][8]
A[31][9] => mux4x32:inst17.A[3][9]
A[31][10] => mux4x32:inst17.A[3][10]
A[31][11] => mux4x32:inst17.A[3][11]
A[31][12] => mux4x32:inst17.A[3][12]
A[31][13] => mux4x32:inst17.A[3][13]
A[31][14] => mux4x32:inst17.A[3][14]
A[31][15] => mux4x32:inst17.A[3][15]
A[31][16] => mux4x32:inst17.A[3][16]
A[31][17] => mux4x32:inst17.A[3][17]
A[31][18] => mux4x32:inst17.A[3][18]
A[31][19] => mux4x32:inst17.A[3][19]
A[31][20] => mux4x32:inst17.A[3][20]
A[31][21] => mux4x32:inst17.A[3][21]
A[31][22] => mux4x32:inst17.A[3][22]
A[31][23] => mux4x32:inst17.A[3][23]
A[31][24] => mux4x32:inst17.A[3][24]
A[31][25] => mux4x32:inst17.A[3][25]
A[31][26] => mux4x32:inst17.A[3][26]
A[31][27] => mux4x32:inst17.A[3][27]
A[31][28] => mux4x32:inst17.A[3][28]
A[31][29] => mux4x32:inst17.A[3][29]
A[31][30] => mux4x32:inst17.A[3][30]
A[31][31] => mux4x32:inst17.A[3][31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux2x32:inst19|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst13|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst9|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst10|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst11|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst18|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst14|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst15|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst16|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|regfile32x32:inst10|mux32x32:inst3|mux4x32:inst17|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst2|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|add32:inst13
COUT <= add8:inst4.COUT
CIN => add8:inst1.CIN
A[0] => add8:inst1.A[0]
A[1] => add8:inst1.A[1]
A[2] => add8:inst1.A[2]
A[3] => add8:inst1.A[3]
A[4] => add8:inst1.A[4]
A[5] => add8:inst1.A[5]
A[6] => add8:inst1.A[6]
A[7] => add8:inst1.A[7]
A[8] => add8:inst2.A[0]
A[9] => add8:inst2.A[1]
A[10] => add8:inst2.A[2]
A[11] => add8:inst2.A[3]
A[12] => add8:inst2.A[4]
A[13] => add8:inst2.A[5]
A[14] => add8:inst2.A[6]
A[15] => add8:inst2.A[7]
A[16] => add8:inst3.A[0]
A[17] => add8:inst3.A[1]
A[18] => add8:inst3.A[2]
A[19] => add8:inst3.A[3]
A[20] => add8:inst3.A[4]
A[21] => add8:inst3.A[5]
A[22] => add8:inst3.A[6]
A[23] => add8:inst3.A[7]
A[24] => add8:inst4.A[0]
A[25] => add8:inst4.A[1]
A[26] => add8:inst4.A[2]
A[27] => add8:inst4.A[3]
A[28] => add8:inst4.A[4]
A[29] => add8:inst4.A[5]
A[30] => add8:inst4.A[6]
A[31] => add8:inst4.A[7]
B[0] => add8:inst1.B[0]
B[1] => add8:inst1.B[1]
B[2] => add8:inst1.B[2]
B[3] => add8:inst1.B[3]
B[4] => add8:inst1.B[4]
B[5] => add8:inst1.B[5]
B[6] => add8:inst1.B[6]
B[7] => add8:inst1.B[7]
B[8] => add8:inst2.B[0]
B[9] => add8:inst2.B[1]
B[10] => add8:inst2.B[2]
B[11] => add8:inst2.B[3]
B[12] => add8:inst2.B[4]
B[13] => add8:inst2.B[5]
B[14] => add8:inst2.B[6]
B[15] => add8:inst2.B[7]
B[16] => add8:inst3.B[0]
B[17] => add8:inst3.B[1]
B[18] => add8:inst3.B[2]
B[19] => add8:inst3.B[3]
B[20] => add8:inst3.B[4]
B[21] => add8:inst3.B[5]
B[22] => add8:inst3.B[6]
B[23] => add8:inst3.B[7]
B[24] => add8:inst4.B[0]
B[25] => add8:inst4.B[1]
B[26] => add8:inst4.B[2]
B[27] => add8:inst4.B[3]
B[28] => add8:inst4.B[4]
B[29] => add8:inst4.B[5]
B[30] => add8:inst4.B[6]
B[31] => add8:inst4.B[7]
S[0] <= add8:inst1.S[0]
S[1] <= add8:inst1.S[1]
S[2] <= add8:inst1.S[2]
S[3] <= add8:inst1.S[3]
S[4] <= add8:inst1.S[4]
S[5] <= add8:inst1.S[5]
S[6] <= add8:inst1.S[6]
S[7] <= add8:inst1.S[7]
S[8] <= add8:inst2.S[0]
S[9] <= add8:inst2.S[1]
S[10] <= add8:inst2.S[2]
S[11] <= add8:inst2.S[3]
S[12] <= add8:inst2.S[4]
S[13] <= add8:inst2.S[5]
S[14] <= add8:inst2.S[6]
S[15] <= add8:inst2.S[7]
S[16] <= add8:inst3.S[0]
S[17] <= add8:inst3.S[1]
S[18] <= add8:inst3.S[2]
S[19] <= add8:inst3.S[3]
S[20] <= add8:inst3.S[4]
S[21] <= add8:inst3.S[5]
S[22] <= add8:inst3.S[6]
S[23] <= add8:inst3.S[7]
S[24] <= add8:inst4.S[0]
S[25] <= add8:inst4.S[1]
S[26] <= add8:inst4.S[2]
S[27] <= add8:inst4.S[3]
S[28] <= add8:inst4.S[4]
S[29] <= add8:inst4.S[5]
S[30] <= add8:inst4.S[6]
S[31] <= add8:inst4.S[7]


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst4|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst3|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst2|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst13|add8:inst1|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|dffe32:inst9
Q[0] <= dffe8:inst.Q[0]
Q[1] <= dffe8:inst.Q[1]
Q[2] <= dffe8:inst.Q[2]
Q[3] <= dffe8:inst.Q[3]
Q[4] <= dffe8:inst.Q[4]
Q[5] <= dffe8:inst.Q[5]
Q[6] <= dffe8:inst.Q[6]
Q[7] <= dffe8:inst.Q[7]
Q[8] <= dffe8:inst1.Q[0]
Q[9] <= dffe8:inst1.Q[1]
Q[10] <= dffe8:inst1.Q[2]
Q[11] <= dffe8:inst1.Q[3]
Q[12] <= dffe8:inst1.Q[4]
Q[13] <= dffe8:inst1.Q[5]
Q[14] <= dffe8:inst1.Q[6]
Q[15] <= dffe8:inst1.Q[7]
Q[16] <= dffe8:inst2.Q[0]
Q[17] <= dffe8:inst2.Q[1]
Q[18] <= dffe8:inst2.Q[2]
Q[19] <= dffe8:inst2.Q[3]
Q[20] <= dffe8:inst2.Q[4]
Q[21] <= dffe8:inst2.Q[5]
Q[22] <= dffe8:inst2.Q[6]
Q[23] <= dffe8:inst2.Q[7]
Q[24] <= dffe8:inst3.Q[0]
Q[25] <= dffe8:inst3.Q[1]
Q[26] <= dffe8:inst3.Q[2]
Q[27] <= dffe8:inst3.Q[3]
Q[28] <= dffe8:inst3.Q[4]
Q[29] <= dffe8:inst3.Q[5]
Q[30] <= dffe8:inst3.Q[6]
Q[31] <= dffe8:inst3.Q[7]
EN => dffe8:inst.EN
EN => dffe8:inst2.EN
EN => dffe8:inst1.EN
EN => dffe8:inst3.EN
CLRN => dffe8:inst.CLRN
CLRN => dffe8:inst2.CLRN
CLRN => dffe8:inst1.CLRN
CLRN => dffe8:inst3.CLRN
CLK => dffe8:inst.CLK
CLK => dffe8:inst2.CLK
CLK => dffe8:inst1.CLK
CLK => dffe8:inst3.CLK
D[0] => dffe8:inst.D[0]
D[1] => dffe8:inst.D[1]
D[2] => dffe8:inst.D[2]
D[3] => dffe8:inst.D[3]
D[4] => dffe8:inst.D[4]
D[5] => dffe8:inst.D[5]
D[6] => dffe8:inst.D[6]
D[7] => dffe8:inst.D[7]
D[8] => dffe8:inst1.D[0]
D[9] => dffe8:inst1.D[1]
D[10] => dffe8:inst1.D[2]
D[11] => dffe8:inst1.D[3]
D[12] => dffe8:inst1.D[4]
D[13] => dffe8:inst1.D[5]
D[14] => dffe8:inst1.D[6]
D[15] => dffe8:inst1.D[7]
D[16] => dffe8:inst2.D[0]
D[17] => dffe8:inst2.D[1]
D[18] => dffe8:inst2.D[2]
D[19] => dffe8:inst2.D[3]
D[20] => dffe8:inst2.D[4]
D[21] => dffe8:inst2.D[5]
D[22] => dffe8:inst2.D[6]
D[23] => dffe8:inst2.D[7]
D[24] => dffe8:inst3.D[0]
D[25] => dffe8:inst3.D[1]
D[26] => dffe8:inst3.D[2]
D[27] => dffe8:inst3.D[3]
D[28] => dffe8:inst3.D[4]
D[29] => dffe8:inst3.D[5]
D[30] => dffe8:inst3.D[6]
D[31] => dffe8:inst3.D[7]


|cpu_mul|sc_cpu:inst|dffe32:inst9|dffe8:inst
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|dffe32:inst9|dffe8:inst2
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|dffe32:inst9|dffe8:inst1
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|dffe32:inst9|dffe8:inst3
Q[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLRN => inst.ACLR
CLRN => inst1.ACLR
CLRN => inst9.ACLR
CLRN => inst11.ACLR
CLRN => inst10.ACLR
CLRN => inst12.ACLR
CLRN => inst13.ACLR
CLRN => inst14.ACLR
D[0] => inst.DATAIN
D[1] => inst1.DATAIN
D[2] => inst9.DATAIN
D[3] => inst11.DATAIN
D[4] => inst10.DATAIN
D[5] => inst12.DATAIN
D[6] => inst13.DATAIN
D[7] => inst14.DATAIN
CLK => inst.CLK
CLK => inst1.CLK
CLK => inst9.CLK
CLK => inst11.CLK
CLK => inst10.CLK
CLK => inst12.CLK
CLK => inst13.CLK
CLK => inst14.CLK
EN => inst.ENA
EN => inst1.ENA
EN => inst9.ENA
EN => inst11.ENA
EN => inst10.ENA
EN => inst12.ENA
EN => inst13.ENA
EN => inst14.ENA


|cpu_mul|sc_cpu:inst|mux4x32:inst8
Y[0] <= mux2x32:inst3.Y[0]
Y[1] <= mux2x32:inst3.Y[1]
Y[2] <= mux2x32:inst3.Y[2]
Y[3] <= mux2x32:inst3.Y[3]
Y[4] <= mux2x32:inst3.Y[4]
Y[5] <= mux2x32:inst3.Y[5]
Y[6] <= mux2x32:inst3.Y[6]
Y[7] <= mux2x32:inst3.Y[7]
Y[8] <= mux2x32:inst3.Y[8]
Y[9] <= mux2x32:inst3.Y[9]
Y[10] <= mux2x32:inst3.Y[10]
Y[11] <= mux2x32:inst3.Y[11]
Y[12] <= mux2x32:inst3.Y[12]
Y[13] <= mux2x32:inst3.Y[13]
Y[14] <= mux2x32:inst3.Y[14]
Y[15] <= mux2x32:inst3.Y[15]
Y[16] <= mux2x32:inst3.Y[16]
Y[17] <= mux2x32:inst3.Y[17]
Y[18] <= mux2x32:inst3.Y[18]
Y[19] <= mux2x32:inst3.Y[19]
Y[20] <= mux2x32:inst3.Y[20]
Y[21] <= mux2x32:inst3.Y[21]
Y[22] <= mux2x32:inst3.Y[22]
Y[23] <= mux2x32:inst3.Y[23]
Y[24] <= mux2x32:inst3.Y[24]
Y[25] <= mux2x32:inst3.Y[25]
Y[26] <= mux2x32:inst3.Y[26]
Y[27] <= mux2x32:inst3.Y[27]
Y[28] <= mux2x32:inst3.Y[28]
Y[29] <= mux2x32:inst3.Y[29]
Y[30] <= mux2x32:inst3.Y[30]
Y[31] <= mux2x32:inst3.Y[31]
S[0] => mux2x32:inst.S
S[0] => mux2x32:inst4.S
S[1] => mux2x32:inst3.S
A[0][0] => mux2x32:inst.A0[0]
A[0][1] => mux2x32:inst.A0[1]
A[0][2] => mux2x32:inst.A0[2]
A[0][3] => mux2x32:inst.A0[3]
A[0][4] => mux2x32:inst.A0[4]
A[0][5] => mux2x32:inst.A0[5]
A[0][6] => mux2x32:inst.A0[6]
A[0][7] => mux2x32:inst.A0[7]
A[0][8] => mux2x32:inst.A0[8]
A[0][9] => mux2x32:inst.A0[9]
A[0][10] => mux2x32:inst.A0[10]
A[0][11] => mux2x32:inst.A0[11]
A[0][12] => mux2x32:inst.A0[12]
A[0][13] => mux2x32:inst.A0[13]
A[0][14] => mux2x32:inst.A0[14]
A[0][15] => mux2x32:inst.A0[15]
A[0][16] => mux2x32:inst.A0[16]
A[0][17] => mux2x32:inst.A0[17]
A[0][18] => mux2x32:inst.A0[18]
A[0][19] => mux2x32:inst.A0[19]
A[0][20] => mux2x32:inst.A0[20]
A[0][21] => mux2x32:inst.A0[21]
A[0][22] => mux2x32:inst.A0[22]
A[0][23] => mux2x32:inst.A0[23]
A[0][24] => mux2x32:inst.A0[24]
A[0][25] => mux2x32:inst.A0[25]
A[0][26] => mux2x32:inst.A0[26]
A[0][27] => mux2x32:inst.A0[27]
A[0][28] => mux2x32:inst.A0[28]
A[0][29] => mux2x32:inst.A0[29]
A[0][30] => mux2x32:inst.A0[30]
A[0][31] => mux2x32:inst.A0[31]
A[1][0] => mux2x32:inst.A1[0]
A[1][1] => mux2x32:inst.A1[1]
A[1][2] => mux2x32:inst.A1[2]
A[1][3] => mux2x32:inst.A1[3]
A[1][4] => mux2x32:inst.A1[4]
A[1][5] => mux2x32:inst.A1[5]
A[1][6] => mux2x32:inst.A1[6]
A[1][7] => mux2x32:inst.A1[7]
A[1][8] => mux2x32:inst.A1[8]
A[1][9] => mux2x32:inst.A1[9]
A[1][10] => mux2x32:inst.A1[10]
A[1][11] => mux2x32:inst.A1[11]
A[1][12] => mux2x32:inst.A1[12]
A[1][13] => mux2x32:inst.A1[13]
A[1][14] => mux2x32:inst.A1[14]
A[1][15] => mux2x32:inst.A1[15]
A[1][16] => mux2x32:inst.A1[16]
A[1][17] => mux2x32:inst.A1[17]
A[1][18] => mux2x32:inst.A1[18]
A[1][19] => mux2x32:inst.A1[19]
A[1][20] => mux2x32:inst.A1[20]
A[1][21] => mux2x32:inst.A1[21]
A[1][22] => mux2x32:inst.A1[22]
A[1][23] => mux2x32:inst.A1[23]
A[1][24] => mux2x32:inst.A1[24]
A[1][25] => mux2x32:inst.A1[25]
A[1][26] => mux2x32:inst.A1[26]
A[1][27] => mux2x32:inst.A1[27]
A[1][28] => mux2x32:inst.A1[28]
A[1][29] => mux2x32:inst.A1[29]
A[1][30] => mux2x32:inst.A1[30]
A[1][31] => mux2x32:inst.A1[31]
A[2][0] => mux2x32:inst4.A0[0]
A[2][1] => mux2x32:inst4.A0[1]
A[2][2] => mux2x32:inst4.A0[2]
A[2][3] => mux2x32:inst4.A0[3]
A[2][4] => mux2x32:inst4.A0[4]
A[2][5] => mux2x32:inst4.A0[5]
A[2][6] => mux2x32:inst4.A0[6]
A[2][7] => mux2x32:inst4.A0[7]
A[2][8] => mux2x32:inst4.A0[8]
A[2][9] => mux2x32:inst4.A0[9]
A[2][10] => mux2x32:inst4.A0[10]
A[2][11] => mux2x32:inst4.A0[11]
A[2][12] => mux2x32:inst4.A0[12]
A[2][13] => mux2x32:inst4.A0[13]
A[2][14] => mux2x32:inst4.A0[14]
A[2][15] => mux2x32:inst4.A0[15]
A[2][16] => mux2x32:inst4.A0[16]
A[2][17] => mux2x32:inst4.A0[17]
A[2][18] => mux2x32:inst4.A0[18]
A[2][19] => mux2x32:inst4.A0[19]
A[2][20] => mux2x32:inst4.A0[20]
A[2][21] => mux2x32:inst4.A0[21]
A[2][22] => mux2x32:inst4.A0[22]
A[2][23] => mux2x32:inst4.A0[23]
A[2][24] => mux2x32:inst4.A0[24]
A[2][25] => mux2x32:inst4.A0[25]
A[2][26] => mux2x32:inst4.A0[26]
A[2][27] => mux2x32:inst4.A0[27]
A[2][28] => mux2x32:inst4.A0[28]
A[2][29] => mux2x32:inst4.A0[29]
A[2][30] => mux2x32:inst4.A0[30]
A[2][31] => mux2x32:inst4.A0[31]
A[3][0] => mux2x32:inst4.A1[0]
A[3][1] => mux2x32:inst4.A1[1]
A[3][2] => mux2x32:inst4.A1[2]
A[3][3] => mux2x32:inst4.A1[3]
A[3][4] => mux2x32:inst4.A1[4]
A[3][5] => mux2x32:inst4.A1[5]
A[3][6] => mux2x32:inst4.A1[6]
A[3][7] => mux2x32:inst4.A1[7]
A[3][8] => mux2x32:inst4.A1[8]
A[3][9] => mux2x32:inst4.A1[9]
A[3][10] => mux2x32:inst4.A1[10]
A[3][11] => mux2x32:inst4.A1[11]
A[3][12] => mux2x32:inst4.A1[12]
A[3][13] => mux2x32:inst4.A1[13]
A[3][14] => mux2x32:inst4.A1[14]
A[3][15] => mux2x32:inst4.A1[15]
A[3][16] => mux2x32:inst4.A1[16]
A[3][17] => mux2x32:inst4.A1[17]
A[3][18] => mux2x32:inst4.A1[18]
A[3][19] => mux2x32:inst4.A1[19]
A[3][20] => mux2x32:inst4.A1[20]
A[3][21] => mux2x32:inst4.A1[21]
A[3][22] => mux2x32:inst4.A1[22]
A[3][23] => mux2x32:inst4.A1[23]
A[3][24] => mux2x32:inst4.A1[24]
A[3][25] => mux2x32:inst4.A1[25]
A[3][26] => mux2x32:inst4.A1[26]
A[3][27] => mux2x32:inst4.A1[27]
A[3][28] => mux2x32:inst4.A1[28]
A[3][29] => mux2x32:inst4.A1[29]
A[3][30] => mux2x32:inst4.A1[30]
A[3][31] => mux2x32:inst4.A1[31]


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst3|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux4x32:inst8|mux2x32:inst4|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|f:inst3
WIN[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
WIN[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
WIN[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
WIN[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
WIN[4] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
CALL => inst.IN0
CALL => inst6.IN0
CALL => inst7.IN0
CALL => inst8.IN0
CALL => inst9.IN0
REGN[0] => inst.IN1
REGN[1] => inst6.IN1
REGN[2] => inst7.IN1
REGN[3] => inst8.IN1
REGN[4] => inst9.IN1


|cpu_mul|sc_cpu:inst|mux2x5:inst1
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst2.Y
Y[2] <= mux2x1:inst3.Y
Y[3] <= mux2x1:inst4.Y
Y[4] <= mux2x1:inst1.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst2.A1
A1[2] => mux2x1:inst3.A1
A1[3] => mux2x1:inst4.A1
A1[4] => mux2x1:inst1.A1
S => mux2x1:inst.S
S => mux2x1:inst4.S
S => mux2x1:inst2.S
S => mux2x1:inst3.S
S => mux2x1:inst1.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst2.A0
A0[2] => mux2x1:inst3.A0
A0[3] => mux2x1:inst4.A0
A0[4] => mux2x1:inst1.A0


|cpu_mul|sc_cpu:inst|mux2x5:inst1|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x5:inst1|mux2x1:inst4
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x5:inst1|mux2x1:inst2
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x5:inst1|mux2x1:inst3
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x5:inst1|mux2x1:inst1
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6
Y[0] <= mux2x8:inst.Y[0]
Y[1] <= mux2x8:inst.Y[1]
Y[2] <= mux2x8:inst.Y[2]
Y[3] <= mux2x8:inst.Y[3]
Y[4] <= mux2x8:inst.Y[4]
Y[5] <= mux2x8:inst.Y[5]
Y[6] <= mux2x8:inst.Y[6]
Y[7] <= mux2x8:inst.Y[7]
Y[8] <= mux2x8:inst4.Y[0]
Y[9] <= mux2x8:inst4.Y[1]
Y[10] <= mux2x8:inst4.Y[2]
Y[11] <= mux2x8:inst4.Y[3]
Y[12] <= mux2x8:inst4.Y[4]
Y[13] <= mux2x8:inst4.Y[5]
Y[14] <= mux2x8:inst4.Y[6]
Y[15] <= mux2x8:inst4.Y[7]
Y[16] <= mux2x8:inst2.Y[0]
Y[17] <= mux2x8:inst2.Y[1]
Y[18] <= mux2x8:inst2.Y[2]
Y[19] <= mux2x8:inst2.Y[3]
Y[20] <= mux2x8:inst2.Y[4]
Y[21] <= mux2x8:inst2.Y[5]
Y[22] <= mux2x8:inst2.Y[6]
Y[23] <= mux2x8:inst2.Y[7]
Y[24] <= mux2x8:inst3.Y[0]
Y[25] <= mux2x8:inst3.Y[1]
Y[26] <= mux2x8:inst3.Y[2]
Y[27] <= mux2x8:inst3.Y[3]
Y[28] <= mux2x8:inst3.Y[4]
Y[29] <= mux2x8:inst3.Y[5]
Y[30] <= mux2x8:inst3.Y[6]
Y[31] <= mux2x8:inst3.Y[7]
S => mux2x8:inst.S
S => mux2x8:inst4.S
S => mux2x8:inst2.S
S => mux2x8:inst3.S
A0[0] => mux2x8:inst.A0[0]
A0[1] => mux2x8:inst.A0[1]
A0[2] => mux2x8:inst.A0[2]
A0[3] => mux2x8:inst.A0[3]
A0[4] => mux2x8:inst.A0[4]
A0[5] => mux2x8:inst.A0[5]
A0[6] => mux2x8:inst.A0[6]
A0[7] => mux2x8:inst.A0[7]
A0[8] => mux2x8:inst4.A0[0]
A0[9] => mux2x8:inst4.A0[1]
A0[10] => mux2x8:inst4.A0[2]
A0[11] => mux2x8:inst4.A0[3]
A0[12] => mux2x8:inst4.A0[4]
A0[13] => mux2x8:inst4.A0[5]
A0[14] => mux2x8:inst4.A0[6]
A0[15] => mux2x8:inst4.A0[7]
A0[16] => mux2x8:inst2.A0[0]
A0[17] => mux2x8:inst2.A0[1]
A0[18] => mux2x8:inst2.A0[2]
A0[19] => mux2x8:inst2.A0[3]
A0[20] => mux2x8:inst2.A0[4]
A0[21] => mux2x8:inst2.A0[5]
A0[22] => mux2x8:inst2.A0[6]
A0[23] => mux2x8:inst2.A0[7]
A0[24] => mux2x8:inst3.A0[0]
A0[25] => mux2x8:inst3.A0[1]
A0[26] => mux2x8:inst3.A0[2]
A0[27] => mux2x8:inst3.A0[3]
A0[28] => mux2x8:inst3.A0[4]
A0[29] => mux2x8:inst3.A0[5]
A0[30] => mux2x8:inst3.A0[6]
A0[31] => mux2x8:inst3.A0[7]
A1[0] => mux2x8:inst.A1[0]
A1[1] => mux2x8:inst.A1[1]
A1[2] => mux2x8:inst.A1[2]
A1[3] => mux2x8:inst.A1[3]
A1[4] => mux2x8:inst.A1[4]
A1[5] => mux2x8:inst.A1[5]
A1[6] => mux2x8:inst.A1[6]
A1[7] => mux2x8:inst.A1[7]
A1[8] => mux2x8:inst4.A1[0]
A1[9] => mux2x8:inst4.A1[1]
A1[10] => mux2x8:inst4.A1[2]
A1[11] => mux2x8:inst4.A1[3]
A1[12] => mux2x8:inst4.A1[4]
A1[13] => mux2x8:inst4.A1[5]
A1[14] => mux2x8:inst4.A1[6]
A1[15] => mux2x8:inst4.A1[7]
A1[16] => mux2x8:inst2.A1[0]
A1[17] => mux2x8:inst2.A1[1]
A1[18] => mux2x8:inst2.A1[2]
A1[19] => mux2x8:inst2.A1[3]
A1[20] => mux2x8:inst2.A1[4]
A1[21] => mux2x8:inst2.A1[5]
A1[22] => mux2x8:inst2.A1[6]
A1[23] => mux2x8:inst2.A1[7]
A1[24] => mux2x8:inst3.A1[0]
A1[25] => mux2x8:inst3.A1[1]
A1[26] => mux2x8:inst3.A1[2]
A1[27] => mux2x8:inst3.A1[3]
A1[28] => mux2x8:inst3.A1[4]
A1[29] => mux2x8:inst3.A1[5]
A1[30] => mux2x8:inst3.A1[6]
A1[31] => mux2x8:inst3.A1[7]


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst4|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst2|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3
Y[0] <= mux2x1:inst.Y
Y[1] <= mux2x1:inst8.Y
Y[2] <= mux2x1:inst9.Y
Y[3] <= mux2x1:inst10.Y
Y[4] <= mux2x1:inst11.Y
Y[5] <= mux2x1:inst12.Y
Y[6] <= mux2x1:inst13.Y
Y[7] <= mux2x1:inst14.Y
A1[0] => mux2x1:inst.A1
A1[1] => mux2x1:inst8.A1
A1[2] => mux2x1:inst9.A1
A1[3] => mux2x1:inst10.A1
A1[4] => mux2x1:inst11.A1
A1[5] => mux2x1:inst12.A1
A1[6] => mux2x1:inst13.A1
A1[7] => mux2x1:inst14.A1
S => mux2x1:inst.S
S => mux2x1:inst8.S
S => mux2x1:inst9.S
S => mux2x1:inst10.S
S => mux2x1:inst11.S
S => mux2x1:inst12.S
S => mux2x1:inst13.S
S => mux2x1:inst14.S
A0[0] => mux2x1:inst.A0
A0[1] => mux2x1:inst8.A0
A0[2] => mux2x1:inst9.A0
A0[3] => mux2x1:inst10.A0
A0[4] => mux2x1:inst11.A0
A0[5] => mux2x1:inst12.A0
A0[6] => mux2x1:inst13.A0
A0[7] => mux2x1:inst14.A0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst8
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst9
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst10
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst11
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst12
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst13
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|mux2x32:inst6|mux2x8:inst3|mux2x1:inst14
Y <= inst3.DB_MAX_OUTPUT_PORT_TYPE
S => inst2.IN0
S => inst.IN1
A0 => inst1.IN1
A1 => inst.IN0


|cpu_mul|sc_cpu:inst|add32:inst14
COUT <= add8:inst4.COUT
CIN => add8:inst1.CIN
A[0] => add8:inst1.A[0]
A[1] => add8:inst1.A[1]
A[2] => add8:inst1.A[2]
A[3] => add8:inst1.A[3]
A[4] => add8:inst1.A[4]
A[5] => add8:inst1.A[5]
A[6] => add8:inst1.A[6]
A[7] => add8:inst1.A[7]
A[8] => add8:inst2.A[0]
A[9] => add8:inst2.A[1]
A[10] => add8:inst2.A[2]
A[11] => add8:inst2.A[3]
A[12] => add8:inst2.A[4]
A[13] => add8:inst2.A[5]
A[14] => add8:inst2.A[6]
A[15] => add8:inst2.A[7]
A[16] => add8:inst3.A[0]
A[17] => add8:inst3.A[1]
A[18] => add8:inst3.A[2]
A[19] => add8:inst3.A[3]
A[20] => add8:inst3.A[4]
A[21] => add8:inst3.A[5]
A[22] => add8:inst3.A[6]
A[23] => add8:inst3.A[7]
A[24] => add8:inst4.A[0]
A[25] => add8:inst4.A[1]
A[26] => add8:inst4.A[2]
A[27] => add8:inst4.A[3]
A[28] => add8:inst4.A[4]
A[29] => add8:inst4.A[5]
A[30] => add8:inst4.A[6]
A[31] => add8:inst4.A[7]
B[0] => add8:inst1.B[0]
B[1] => add8:inst1.B[1]
B[2] => add8:inst1.B[2]
B[3] => add8:inst1.B[3]
B[4] => add8:inst1.B[4]
B[5] => add8:inst1.B[5]
B[6] => add8:inst1.B[6]
B[7] => add8:inst1.B[7]
B[8] => add8:inst2.B[0]
B[9] => add8:inst2.B[1]
B[10] => add8:inst2.B[2]
B[11] => add8:inst2.B[3]
B[12] => add8:inst2.B[4]
B[13] => add8:inst2.B[5]
B[14] => add8:inst2.B[6]
B[15] => add8:inst2.B[7]
B[16] => add8:inst3.B[0]
B[17] => add8:inst3.B[1]
B[18] => add8:inst3.B[2]
B[19] => add8:inst3.B[3]
B[20] => add8:inst3.B[4]
B[21] => add8:inst3.B[5]
B[22] => add8:inst3.B[6]
B[23] => add8:inst3.B[7]
B[24] => add8:inst4.B[0]
B[25] => add8:inst4.B[1]
B[26] => add8:inst4.B[2]
B[27] => add8:inst4.B[3]
B[28] => add8:inst4.B[4]
B[29] => add8:inst4.B[5]
B[30] => add8:inst4.B[6]
B[31] => add8:inst4.B[7]
S[0] <= add8:inst1.S[0]
S[1] <= add8:inst1.S[1]
S[2] <= add8:inst1.S[2]
S[3] <= add8:inst1.S[3]
S[4] <= add8:inst1.S[4]
S[5] <= add8:inst1.S[5]
S[6] <= add8:inst1.S[6]
S[7] <= add8:inst1.S[7]
S[8] <= add8:inst2.S[0]
S[9] <= add8:inst2.S[1]
S[10] <= add8:inst2.S[2]
S[11] <= add8:inst2.S[3]
S[12] <= add8:inst2.S[4]
S[13] <= add8:inst2.S[5]
S[14] <= add8:inst2.S[6]
S[15] <= add8:inst2.S[7]
S[16] <= add8:inst3.S[0]
S[17] <= add8:inst3.S[1]
S[18] <= add8:inst3.S[2]
S[19] <= add8:inst3.S[3]
S[20] <= add8:inst3.S[4]
S[21] <= add8:inst3.S[5]
S[22] <= add8:inst3.S[6]
S[23] <= add8:inst3.S[7]
S[24] <= add8:inst4.S[0]
S[25] <= add8:inst4.S[1]
S[26] <= add8:inst4.S[2]
S[27] <= add8:inst4.S[3]
S[28] <= add8:inst4.S[4]
S[29] <= add8:inst4.S[5]
S[30] <= add8:inst4.S[6]
S[31] <= add8:inst4.S[7]


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst4|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst3|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst2|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1
COUT <= add1:inst8.C1
A[0] => add1:inst1.A
A[1] => add1:inst2.A
A[2] => add1:inst3.A
A[3] => add1:inst4.A
A[4] => add1:inst5.A
A[5] => add1:inst6.A
A[6] => add1:inst7.A
A[7] => add1:inst8.A
B[0] => add1:inst1.B
B[1] => add1:inst2.B
B[2] => add1:inst3.B
B[3] => add1:inst4.B
B[4] => add1:inst5.B
B[5] => add1:inst6.B
B[6] => add1:inst7.B
B[7] => add1:inst8.B
CIN => add1:inst1.CO
S[0] <= add1:inst1.S
S[1] <= add1:inst2.S
S[2] <= add1:inst3.S
S[3] <= add1:inst4.S
S[4] <= add1:inst5.S
S[5] <= add1:inst6.S
S[6] <= add1:inst7.S
S[7] <= add1:inst8.S


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst8
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst7
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst6
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst5
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst4
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst3
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst2
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_cpu:inst|add32:inst14|add8:inst1|add1:inst1
S <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst1.IN0
A => inst5.IN0
B => inst2.IN1
B => inst1.IN1
B => inst6.IN1
CO => inst3.IN1
CO => inst6.IN0
CO => inst5.IN1
C1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|cpu_mul|sc_instmem_mul:inst1
DO[0] <= lpm_rom3:inst1.q[0]
DO[1] <= lpm_rom3:inst1.q[1]
DO[2] <= lpm_rom3:inst1.q[2]
DO[3] <= lpm_rom3:inst1.q[3]
DO[4] <= lpm_rom3:inst1.q[4]
DO[5] <= lpm_rom3:inst1.q[5]
DO[6] <= lpm_rom3:inst1.q[6]
DO[7] <= lpm_rom3:inst1.q[7]
DO[8] <= lpm_rom3:inst1.q[8]
DO[9] <= lpm_rom3:inst1.q[9]
DO[10] <= lpm_rom3:inst1.q[10]
DO[11] <= lpm_rom3:inst1.q[11]
DO[12] <= lpm_rom3:inst1.q[12]
DO[13] <= lpm_rom3:inst1.q[13]
DO[14] <= lpm_rom3:inst1.q[14]
DO[15] <= lpm_rom3:inst1.q[15]
DO[16] <= lpm_rom3:inst1.q[16]
DO[17] <= lpm_rom3:inst1.q[17]
DO[18] <= lpm_rom3:inst1.q[18]
DO[19] <= lpm_rom3:inst1.q[19]
DO[20] <= lpm_rom3:inst1.q[20]
DO[21] <= lpm_rom3:inst1.q[21]
DO[22] <= lpm_rom3:inst1.q[22]
DO[23] <= lpm_rom3:inst1.q[23]
DO[24] <= lpm_rom3:inst1.q[24]
DO[25] <= lpm_rom3:inst1.q[25]
DO[26] <= lpm_rom3:inst1.q[26]
DO[27] <= lpm_rom3:inst1.q[27]
DO[28] <= lpm_rom3:inst1.q[28]
DO[29] <= lpm_rom3:inst1.q[29]
DO[30] <= lpm_rom3:inst1.q[30]
DO[31] <= lpm_rom3:inst1.q[31]
CLK => lpm_rom3:inst1.clock
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => lpm_rom3:inst1.address[0]
A[3] => lpm_rom3:inst1.address[1]
A[4] => lpm_rom3:inst1.address[2]
A[5] => lpm_rom3:inst1.address[3]
A[6] => lpm_rom3:inst1.address[4]
A[7] => lpm_rom3:inst1.address[5]
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~


|cpu_mul|sc_instmem_mul:inst1|lpm_rom3:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|cpu_mul|sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_at31:auto_generated.address_a[0]
address_a[1] => altsyncram_at31:auto_generated.address_a[1]
address_a[2] => altsyncram_at31:auto_generated.address_a[2]
address_a[3] => altsyncram_at31:auto_generated.address_a[3]
address_a[4] => altsyncram_at31:auto_generated.address_a[4]
address_a[5] => altsyncram_at31:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_at31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_at31:auto_generated.q_a[0]
q_a[1] <= altsyncram_at31:auto_generated.q_a[1]
q_a[2] <= altsyncram_at31:auto_generated.q_a[2]
q_a[3] <= altsyncram_at31:auto_generated.q_a[3]
q_a[4] <= altsyncram_at31:auto_generated.q_a[4]
q_a[5] <= altsyncram_at31:auto_generated.q_a[5]
q_a[6] <= altsyncram_at31:auto_generated.q_a[6]
q_a[7] <= altsyncram_at31:auto_generated.q_a[7]
q_a[8] <= altsyncram_at31:auto_generated.q_a[8]
q_a[9] <= altsyncram_at31:auto_generated.q_a[9]
q_a[10] <= altsyncram_at31:auto_generated.q_a[10]
q_a[11] <= altsyncram_at31:auto_generated.q_a[11]
q_a[12] <= altsyncram_at31:auto_generated.q_a[12]
q_a[13] <= altsyncram_at31:auto_generated.q_a[13]
q_a[14] <= altsyncram_at31:auto_generated.q_a[14]
q_a[15] <= altsyncram_at31:auto_generated.q_a[15]
q_a[16] <= altsyncram_at31:auto_generated.q_a[16]
q_a[17] <= altsyncram_at31:auto_generated.q_a[17]
q_a[18] <= altsyncram_at31:auto_generated.q_a[18]
q_a[19] <= altsyncram_at31:auto_generated.q_a[19]
q_a[20] <= altsyncram_at31:auto_generated.q_a[20]
q_a[21] <= altsyncram_at31:auto_generated.q_a[21]
q_a[22] <= altsyncram_at31:auto_generated.q_a[22]
q_a[23] <= altsyncram_at31:auto_generated.q_a[23]
q_a[24] <= altsyncram_at31:auto_generated.q_a[24]
q_a[25] <= altsyncram_at31:auto_generated.q_a[25]
q_a[26] <= altsyncram_at31:auto_generated.q_a[26]
q_a[27] <= altsyncram_at31:auto_generated.q_a[27]
q_a[28] <= altsyncram_at31:auto_generated.q_a[28]
q_a[29] <= altsyncram_at31:auto_generated.q_a[29]
q_a[30] <= altsyncram_at31:auto_generated.q_a[30]
q_a[31] <= altsyncram_at31:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu_mul|sc_instmem_mul:inst1|lpm_rom3:inst1|altsyncram:altsyncram_component|altsyncram_at31:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|cpu_mul|sc_datamem_mul:inst3
DO[0] <= lpm_ram_dq1:inst.q[0]
DO[1] <= lpm_ram_dq1:inst.q[1]
DO[2] <= lpm_ram_dq1:inst.q[2]
DO[3] <= lpm_ram_dq1:inst.q[3]
DO[4] <= lpm_ram_dq1:inst.q[4]
DO[5] <= lpm_ram_dq1:inst.q[5]
DO[6] <= lpm_ram_dq1:inst.q[6]
DO[7] <= lpm_ram_dq1:inst.q[7]
DO[8] <= lpm_ram_dq1:inst.q[8]
DO[9] <= lpm_ram_dq1:inst.q[9]
DO[10] <= lpm_ram_dq1:inst.q[10]
DO[11] <= lpm_ram_dq1:inst.q[11]
DO[12] <= lpm_ram_dq1:inst.q[12]
DO[13] <= lpm_ram_dq1:inst.q[13]
DO[14] <= lpm_ram_dq1:inst.q[14]
DO[15] <= lpm_ram_dq1:inst.q[15]
DO[16] <= lpm_ram_dq1:inst.q[16]
DO[17] <= lpm_ram_dq1:inst.q[17]
DO[18] <= lpm_ram_dq1:inst.q[18]
DO[19] <= lpm_ram_dq1:inst.q[19]
DO[20] <= lpm_ram_dq1:inst.q[20]
DO[21] <= lpm_ram_dq1:inst.q[21]
DO[22] <= lpm_ram_dq1:inst.q[22]
DO[23] <= lpm_ram_dq1:inst.q[23]
DO[24] <= lpm_ram_dq1:inst.q[24]
DO[25] <= lpm_ram_dq1:inst.q[25]
DO[26] <= lpm_ram_dq1:inst.q[26]
DO[27] <= lpm_ram_dq1:inst.q[27]
DO[28] <= lpm_ram_dq1:inst.q[28]
DO[29] <= lpm_ram_dq1:inst.q[29]
DO[30] <= lpm_ram_dq1:inst.q[30]
DO[31] <= lpm_ram_dq1:inst.q[31]
CLK => inst6.IN0
WE => inst5.IN1
MEMCLK => lpm_ram_dq1:inst.clock
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => lpm_ram_dq1:inst.address[0]
A[3] => lpm_ram_dq1:inst.address[1]
A[4] => lpm_ram_dq1:inst.address[2]
A[5] => lpm_ram_dq1:inst.address[3]
A[6] => lpm_ram_dq1:inst.address[4]
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
DI[0] => lpm_ram_dq1:inst.data[0]
DI[1] => lpm_ram_dq1:inst.data[1]
DI[2] => lpm_ram_dq1:inst.data[2]
DI[3] => lpm_ram_dq1:inst.data[3]
DI[4] => lpm_ram_dq1:inst.data[4]
DI[5] => lpm_ram_dq1:inst.data[5]
DI[6] => lpm_ram_dq1:inst.data[6]
DI[7] => lpm_ram_dq1:inst.data[7]
DI[8] => lpm_ram_dq1:inst.data[8]
DI[9] => lpm_ram_dq1:inst.data[9]
DI[10] => lpm_ram_dq1:inst.data[10]
DI[11] => lpm_ram_dq1:inst.data[11]
DI[12] => lpm_ram_dq1:inst.data[12]
DI[13] => lpm_ram_dq1:inst.data[13]
DI[14] => lpm_ram_dq1:inst.data[14]
DI[15] => lpm_ram_dq1:inst.data[15]
DI[16] => lpm_ram_dq1:inst.data[16]
DI[17] => lpm_ram_dq1:inst.data[17]
DI[18] => lpm_ram_dq1:inst.data[18]
DI[19] => lpm_ram_dq1:inst.data[19]
DI[20] => lpm_ram_dq1:inst.data[20]
DI[21] => lpm_ram_dq1:inst.data[21]
DI[22] => lpm_ram_dq1:inst.data[22]
DI[23] => lpm_ram_dq1:inst.data[23]
DI[24] => lpm_ram_dq1:inst.data[24]
DI[25] => lpm_ram_dq1:inst.data[25]
DI[26] => lpm_ram_dq1:inst.data[26]
DI[27] => lpm_ram_dq1:inst.data[27]
DI[28] => lpm_ram_dq1:inst.data[28]
DI[29] => lpm_ram_dq1:inst.data[29]
DI[30] => lpm_ram_dq1:inst.data[30]
DI[31] => lpm_ram_dq1:inst.data[31]


|cpu_mul|sc_datamem_mul:inst3|lpm_ram_dq1:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|cpu_mul|sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component
wren_a => altsyncram_23d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_23d1:auto_generated.data_a[0]
data_a[1] => altsyncram_23d1:auto_generated.data_a[1]
data_a[2] => altsyncram_23d1:auto_generated.data_a[2]
data_a[3] => altsyncram_23d1:auto_generated.data_a[3]
data_a[4] => altsyncram_23d1:auto_generated.data_a[4]
data_a[5] => altsyncram_23d1:auto_generated.data_a[5]
data_a[6] => altsyncram_23d1:auto_generated.data_a[6]
data_a[7] => altsyncram_23d1:auto_generated.data_a[7]
data_a[8] => altsyncram_23d1:auto_generated.data_a[8]
data_a[9] => altsyncram_23d1:auto_generated.data_a[9]
data_a[10] => altsyncram_23d1:auto_generated.data_a[10]
data_a[11] => altsyncram_23d1:auto_generated.data_a[11]
data_a[12] => altsyncram_23d1:auto_generated.data_a[12]
data_a[13] => altsyncram_23d1:auto_generated.data_a[13]
data_a[14] => altsyncram_23d1:auto_generated.data_a[14]
data_a[15] => altsyncram_23d1:auto_generated.data_a[15]
data_a[16] => altsyncram_23d1:auto_generated.data_a[16]
data_a[17] => altsyncram_23d1:auto_generated.data_a[17]
data_a[18] => altsyncram_23d1:auto_generated.data_a[18]
data_a[19] => altsyncram_23d1:auto_generated.data_a[19]
data_a[20] => altsyncram_23d1:auto_generated.data_a[20]
data_a[21] => altsyncram_23d1:auto_generated.data_a[21]
data_a[22] => altsyncram_23d1:auto_generated.data_a[22]
data_a[23] => altsyncram_23d1:auto_generated.data_a[23]
data_a[24] => altsyncram_23d1:auto_generated.data_a[24]
data_a[25] => altsyncram_23d1:auto_generated.data_a[25]
data_a[26] => altsyncram_23d1:auto_generated.data_a[26]
data_a[27] => altsyncram_23d1:auto_generated.data_a[27]
data_a[28] => altsyncram_23d1:auto_generated.data_a[28]
data_a[29] => altsyncram_23d1:auto_generated.data_a[29]
data_a[30] => altsyncram_23d1:auto_generated.data_a[30]
data_a[31] => altsyncram_23d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_23d1:auto_generated.address_a[0]
address_a[1] => altsyncram_23d1:auto_generated.address_a[1]
address_a[2] => altsyncram_23d1:auto_generated.address_a[2]
address_a[3] => altsyncram_23d1:auto_generated.address_a[3]
address_a[4] => altsyncram_23d1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_23d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_23d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_23d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_23d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_23d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_23d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_23d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_23d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_23d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_23d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_23d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_23d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_23d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_23d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_23d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_23d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_23d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_23d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_23d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_23d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_23d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_23d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_23d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_23d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_23d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_23d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_23d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_23d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_23d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_23d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_23d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_23d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_23d1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu_mul|sc_datamem_mul:inst3|lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_23d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


