{
  "Top": "lenet_predict",
  "RtlTop": "lenet_predict",
  "RtlPrefix": "",
  "RtlSubPrefix": "lenet_predict_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control_r",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "predicted_class": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "predicted_class",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "predicted_class_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top lenet_predict -name lenet_predict",
      "set_directive_top lenet_predict -name lenet_predict"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lenet_predict"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1233048",
    "Latency": "1233047"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lenet_predict",
    "Version": "1.0",
    "DisplayName": "Lenet_predict",
    "Revision": "2113832883",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lenet_predict_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/lenet_main.cpp",
      "..\/..\/lenet_support.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/lenet_predict_control_r_s_axi.vhd",
      "impl\/vhdl\/lenet_predict_control_s_axi.vhd",
      "impl\/vhdl\/lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict_conv2d.vhd",
      "impl\/vhdl\/lenet_predict_conv2d_3.vhd",
      "impl\/vhdl\/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_4.vhd",
      "impl\/vhdl\/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_45.vhd",
      "impl\/vhdl\/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_4.vhd",
      "impl\/vhdl\/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_46.vhd",
      "impl\/vhdl\/lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/lenet_predict_fc1_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict_fc2_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict_fc3_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1.vhd",
      "impl\/vhdl\/lenet_predict_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/lenet_predict_gmem_m_axi.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_12_1.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_16_2.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_20_3.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_51_1.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_2.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_23.vhd",
      "impl\/vhdl\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_24.vhd",
      "impl\/vhdl\/lenet_predict_mul_3ns_11ns_13_1_1.vhd",
      "impl\/vhdl\/lenet_predict_mul_5ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict_pool2_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet_predict.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lenet_predict_control_r_s_axi.v",
      "impl\/verilog\/lenet_predict_control_s_axi.v",
      "impl\/verilog\/lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict_conv2d.v",
      "impl\/verilog\/lenet_predict_conv2d_3.v",
      "impl\/verilog\/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_4.v",
      "impl\/verilog\/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_45.v",
      "impl\/verilog\/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_4.v",
      "impl\/verilog\/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_46.v",
      "impl\/verilog\/lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/lenet_predict_fc1_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict_fc2_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict_fc3_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1.v",
      "impl\/verilog\/lenet_predict_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/lenet_predict_gmem_m_axi.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_12_1.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_16_2.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_20_3.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_51_1.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_2.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_23.v",
      "impl\/verilog\/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_24.v",
      "impl\/verilog\/lenet_predict_mul_3ns_11ns_13_1_1.v",
      "impl\/verilog\/lenet_predict_mul_5ns_8ns_11_1_1.v",
      "impl\/verilog\/lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict_pool2_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet_predict.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lenet_predict_v1_0\/data\/lenet_predict.mdd",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/data\/lenet_predict.tcl",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/src\/xlenet_predict.c",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/src\/xlenet_predict.h",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/src\/xlenet_predict_hw.h",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/src\/xlenet_predict_linux.c",
      "impl\/misc\/drivers\/lenet_predict_v1_0\/src\/xlenet_predict_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1_ip.tcl",
      "impl\/misc\/lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1_ip.tcl",
      "impl\/misc\/lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lenet_predict.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "predicted_class",
          "access": "R",
          "description": "Data signal of predicted_class",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "predicted_class",
              "access": "R",
              "description": "Bit 31 to 0 of predicted_class"
            }]
        },
        {
          "offset": "0x14",
          "name": "predicted_class_ctrl",
          "access": "R",
          "description": "Control signal of predicted_class",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "predicted_class_ap_vld",
              "access": "R",
              "description": "Control signal predicted_class_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "predicted_class"
        }]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "input"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lenet_predict",
      "Instances": [
        {
          "ModuleName": "conv2d_3",
          "InstanceName": "grp_conv2d_3_fu_230",
          "Instances": [
            {
              "ModuleName": "conv2d_3_Pipeline_VITIS_LOOP_35_4",
              "InstanceName": "grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155"
            },
            {
              "ModuleName": "conv2d_3_Pipeline_VITIS_LOOP_35_45",
              "InstanceName": "grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167"
            }
          ]
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240"
        },
        {
          "ModuleName": "conv2d",
          "InstanceName": "grp_conv2d_fu_246",
          "Instances": [
            {
              "ModuleName": "conv2d_Pipeline_VITIS_LOOP_35_4",
              "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129"
            },
            {
              "ModuleName": "conv2d_Pipeline_VITIS_LOOP_35_46",
              "InstanceName": "grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139"
            }
          ]
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_72_2",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_72_23",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_72_24",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_12_1",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_16_2",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_20_3",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290"
        },
        {
          "ModuleName": "lenet_predict_Pipeline_VITIS_LOOP_51_1",
          "InstanceName": "grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296"
        }
      ]
    },
    "Info": {
      "conv2d_3_Pipeline_VITIS_LOOP_35_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_3_Pipeline_VITIS_LOOP_35_45": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_VITIS_LOOP_35_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_Pipeline_VITIS_LOOP_35_46": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_72_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_72_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_72_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_12_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_16_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_20_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict_Pipeline_VITIS_LOOP_51_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet_predict": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2d_3_Pipeline_VITIS_LOOP_35_4": {
        "Latency": {
          "LatencyBest": "155",
          "LatencyAvg": "155",
          "LatencyWorst": "155",
          "PipelineII": "155",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_4",
            "TripCount": "3",
            "Latency": "152",
            "PipelineII": "40",
            "PipelineDepth": "53"
          }],
        "Area": {
          "FF": "609",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "680",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_3_Pipeline_VITIS_LOOP_35_45": {
        "Latency": {
          "LatencyBest": "155",
          "LatencyAvg": "155",
          "LatencyWorst": "155",
          "PipelineII": "155",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_4",
            "TripCount": "3",
            "Latency": "152",
            "PipelineII": "40",
            "PipelineDepth": "53"
          }],
        "Area": {
          "FF": "599",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "690",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_3": {
        "Latency": {
          "LatencyBest": "752641",
          "LatencyAvg": "752641",
          "LatencyWorst": "752641",
          "PipelineII": "752641",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3",
            "TripCount": "2352",
            "Latency": "752640",
            "PipelineII": "",
            "PipelineDepth": "320"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "1462",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2363",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.816"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_1_VITIS_LOOP_53_2",
            "TripCount": "196",
            "Latency": "200",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "484",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "888",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_VITIS_LOOP_35_4": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.427"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_4",
            "TripCount": "3",
            "Latency": "143",
            "PipelineII": "40",
            "PipelineDepth": "44"
          }],
        "Area": {
          "FF": "651",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "679",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_Pipeline_VITIS_LOOP_35_46": {
        "Latency": {
          "LatencyBest": "146",
          "LatencyAvg": "146",
          "LatencyWorst": "146",
          "PipelineII": "146",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.427"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_4",
            "TripCount": "3",
            "Latency": "143",
            "PipelineII": "40",
            "PipelineDepth": "44"
          }],
        "Area": {
          "FF": "651",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "693",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "241601",
          "LatencyAvg": "241601",
          "LatencyWorst": "241601",
          "PipelineII": "241601",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.427"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3",
            "TripCount": "800",
            "Latency": "241600",
            "PipelineII": "",
            "PipelineDepth": "302"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "1540",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2262",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "31",
          "LatencyWorst": "31",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.816"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_1_VITIS_LOOP_53_2",
            "TripCount": "25",
            "Latency": "29",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "475",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "819",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_72_2": {
        "Latency": {
          "LatencyBest": "1605",
          "LatencyAvg": "1605",
          "LatencyWorst": "1605",
          "PipelineII": "1605",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_2",
            "TripCount": "200",
            "Latency": "1603",
            "PipelineII": "8",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "181",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_72_23": {
        "Latency": {
          "LatencyBest": "485",
          "LatencyAvg": "485",
          "LatencyWorst": "485",
          "PipelineII": "485",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_2",
            "TripCount": "60",
            "Latency": "483",
            "PipelineII": "8",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "179",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_72_24": {
        "Latency": {
          "LatencyBest": "341",
          "LatencyAvg": "341",
          "LatencyWorst": "341",
          "PipelineII": "341",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_2",
            "TripCount": "42",
            "Latency": "339",
            "PipelineII": "8",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "179",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_12_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.644"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "106",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_16_2": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.181"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_2",
            "TripCount": "10",
            "Latency": "41",
            "PipelineII": "3",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "440",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1112",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_20_3": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.246"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_3",
            "TripCount": "10",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "157",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict_Pipeline_VITIS_LOOP_51_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.644"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "146",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "251",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet_predict": {
        "Latency": {
          "LatencyBest": "1233047",
          "LatencyAvg": "1233047",
          "LatencyWorst": "1233047",
          "PipelineII": "1233048",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.427"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "120",
            "Latency": "193560",
            "PipelineII": "",
            "PipelineDepth": "1613"
          },
          {
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "84",
            "Latency": "41412",
            "PipelineII": "",
            "PipelineDepth": "493"
          },
          {
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "10",
            "Latency": "3490",
            "PipelineII": "",
            "PipelineDepth": "349"
          }
        ],
        "Area": {
          "BRAM_18K": "68",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "10",
          "DSP": "14",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "7218",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "11744",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-21 22:03:28 -0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
