Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  5 21:15:18 2023
| Host         : LAPTOP-QCCN7SPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: cpu_mode_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.446        0.000                      0                 4463        0.013        0.000                      0                 4463        3.000        0.000                       0                  1754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_adjust  {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_adjust   {0.000 100.000}      200.000         5.000           
  uart_clk_clk_adjust  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_adjust                                                                                                                                                   47.845        0.000                       0                     3  
  cpu_clk_clk_adjust        31.446        0.000                      0                 4162        0.052        0.000                      0                 4162       13.360        0.000                       0                  1578  
  uart_clk_clk_adjust       94.464        0.000                      0                  301        0.013        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_adjust
  To Clock:  clkfbout_clk_adjust

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_adjust
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    clk_adj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_adjust
  To Clock:  cpu_clk_clk_adjust

Setup :            0  Failing Endpoints,  Worst Slack       31.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.446ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.210ns  (logic 22.738ns (33.335%)  route 45.472ns (66.665%))
  Logic Levels:           88  (CARRY4=43 LUT2=3 LUT3=12 LUT4=4 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.845   164.493    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X54Y61         LUT2 (Prop_lut2_I1_O)        0.150   164.643 r  sys/ntl/led_out_l[5]_i_6/O
                         net (fo=3, routed)           1.019   165.662    sys/ntl/led_out_l[5]_i_6_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I0_O)        0.328   165.990 r  sys/ntl/led_out_l[5]_i_2/O
                         net (fo=1, routed)           1.167   167.157    sys/ntl/led_raw[45]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124   167.281 r  sys/ntl/led_out_l[5]_i_1/O
                         net (fo=1, routed)           0.000   167.281    sys/show/p_reg[1]_8[5]
    SLICE_X61Y59         FDRE                                         r  sys/show/led_out_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.506   198.532    sys/show/cpu_clk
    SLICE_X61Y59         FDRE                                         r  sys/show/led_out_l_reg[5]/C
                         clock pessimism              0.483   199.015    
                         clock uncertainty           -0.318   198.697    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.031   198.728    sys/show/led_out_l_reg[5]
  -------------------------------------------------------------------
                         required time                        198.728    
                         arrival time                        -167.282    
  -------------------------------------------------------------------
                         slack                                 31.446    

Slack (MET) :             31.624ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        68.030ns  (logic 22.738ns (33.423%)  route 45.292ns (66.577%))
  Logic Levels:           88  (CARRY4=43 LUT2=3 LUT3=12 LUT4=4 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.845   164.493    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X54Y61         LUT2 (Prop_lut2_I1_O)        0.150   164.643 f  sys/ntl/led_out_l[5]_i_6/O
                         net (fo=3, routed)           0.836   165.479    sys/ntl/led_out_l[5]_i_6_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I3_O)        0.328   165.807 r  sys/ntl/led_out_l[3]_i_2/O
                         net (fo=1, routed)           1.170   166.978    sys/ntl/led_raw[43]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124   167.102 r  sys/ntl/led_out_l[3]_i_1/O
                         net (fo=1, routed)           0.000   167.102    sys/show/p_reg[1]_8[3]
    SLICE_X61Y59         FDRE                                         r  sys/show/led_out_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.506   198.532    sys/show/cpu_clk
    SLICE_X61Y59         FDRE                                         r  sys/show/led_out_l_reg[3]/C
                         clock pessimism              0.483   199.015    
                         clock uncertainty           -0.318   198.697    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.029   198.726    sys/show/led_out_l_reg[3]
  -------------------------------------------------------------------
                         required time                        198.726    
                         arrival time                        -167.102    
  -------------------------------------------------------------------
                         slack                                 31.624    

Slack (MET) :             31.858ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.845ns  (logic 22.508ns (33.176%)  route 45.337ns (66.824%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=19)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.893   164.541    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124   164.665 r  sys/ntl/led_out_l[4]_i_6/O
                         net (fo=1, routed)           0.796   165.461    sys/ntl/led_out_l[4]_i_6_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I0_O)        0.124   165.585 r  sys/ntl/led_out_l[4]_i_2/O
                         net (fo=1, routed)           1.207   166.792    sys/ntl/led_out_l[4]_i_2_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124   166.916 r  sys/ntl/led_out_l[4]_i_1/O
                         net (fo=1, routed)           0.000   166.916    sys/show/p_reg[1]_8[4]
    SLICE_X60Y59         FDRE                                         r  sys/show/led_out_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.506   198.532    sys/show/cpu_clk
    SLICE_X60Y59         FDRE                                         r  sys/show/led_out_l_reg[4]/C
                         clock pessimism              0.483   199.015    
                         clock uncertainty           -0.318   198.697    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)        0.077   198.774    sys/show/led_out_l_reg[4]
  -------------------------------------------------------------------
                         required time                        198.774    
                         arrival time                        -166.916    
  -------------------------------------------------------------------
                         slack                                 31.858    

Slack (MET) :             31.961ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.697ns  (logic 22.738ns (33.588%)  route 44.959ns (66.412%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=12 LUT4=4 LUT5=9 LUT6=18)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 198.533 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 f  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 f  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 r  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 f  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 f  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.875   164.524    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124   164.648 r  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.169   165.817    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.152   165.969 r  sys/ntl/led_out_l[5]_i_4/O
                         net (fo=2, routed)           0.473   166.442    sys/show/num_show_reg[31]_2
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.326   166.768 r  sys/show/led_out_r[5]_i_1/O
                         net (fo=1, routed)           0.000   166.768    sys/show/led_out_r[5]_i_1_n_0
    SLICE_X61Y58         FDRE                                         r  sys/show/led_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.507   198.533    sys/show/cpu_clk
    SLICE_X61Y58         FDRE                                         r  sys/show/led_out_r_reg[5]/C
                         clock pessimism              0.483   199.016    
                         clock uncertainty           -0.318   198.698    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.031   198.729    sys/show/led_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                        198.729    
                         arrival time                        -166.768    
  -------------------------------------------------------------------
                         slack                                 31.961    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.569ns  (logic 22.510ns (33.314%)  route 45.059ns (66.686%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=19)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.688   158.302    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124   158.426 r  sys/ntl/led_out_l[7]_i_171/O
                         net (fo=2, routed)           1.106   159.532    sys/ntl/led_out_l[7]_i_171_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124   159.656 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           1.166   160.822    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.150   160.972 r  sys/ntl/led_out_l[7]_i_84/O
                         net (fo=3, routed)           0.716   161.688    sys/ntl/led_out_l[7]_i_84_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.328   162.016 r  sys/ntl/led_out_l[7]_i_52/O
                         net (fo=12, routed)          0.636   162.652    sys/ntl/led_out_l[7]_i_52_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I2_O)        0.124   162.776 r  sys/ntl/led_out_l[7]_i_50/O
                         net (fo=14, routed)          0.844   163.620    sys/ntl/led_out_l[7]_i_50_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124   163.744 r  sys/ntl/led_out_l[7]_i_49/O
                         net (fo=6, routed)           0.841   164.585    sys/ntl/led_out_l[7]_i_49_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124   164.709 f  sys/ntl/led_out_l[7]_i_20/O
                         net (fo=7, routed)           1.207   165.917    sys/ntl/led_out_l[7]_i_20_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124   166.041 r  sys/ntl/led_out_l[1]_i_4/O
                         net (fo=1, routed)           0.475   166.516    sys/ntl/led_out_l[1]_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124   166.640 r  sys/ntl/led_out_l[1]_i_1/O
                         net (fo=1, routed)           0.000   166.640    sys/show/p_reg[1]_8[1]
    SLICE_X60Y60         FDRE                                         r  sys/show/led_out_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.506   198.532    sys/show/cpu_clk
    SLICE_X60Y60         FDRE                                         r  sys/show/led_out_l_reg[1]/C
                         clock pessimism              0.483   199.015    
                         clock uncertainty           -0.318   198.697    
    SLICE_X60Y60         FDRE (Setup_fdre_C_D)        0.081   198.778    sys/show/led_out_l_reg[1]
  -------------------------------------------------------------------
                         required time                        198.778    
                         arrival time                        -166.640    
  -------------------------------------------------------------------
                         slack                                 32.138    

Slack (MET) :             32.145ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.510ns  (logic 22.736ns (33.678%)  route 44.774ns (66.322%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=13 LUT4=4 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 198.532 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          1.041   161.739    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.148   161.887 f  sys/ntl/led_out_l[7]_i_62/O
                         net (fo=2, routed)           0.466   162.353    sys/ntl/led_out_l[7]_i_62_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.328   162.681 r  sys/ntl/led_out_l[7]_i_30/O
                         net (fo=12, routed)          0.832   163.513    sys/ntl/led_out_l[7]_i_30_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I4_O)        0.124   163.637 r  sys/ntl/led_out_l[7]_i_33/O
                         net (fo=5, routed)           0.619   164.256    sys/ntl/led_out_l[7]_i_33_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124   164.380 r  sys/ntl/led_out_l[7]_i_11/O
                         net (fo=3, routed)           1.015   165.395    sys/ntl/led_out_l[7]_i_11_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I0_O)        0.124   165.519 r  sys/ntl/led_out_l[6]_i_2/O
                         net (fo=1, routed)           0.939   166.457    sys/ntl/led_out_l[6]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124   166.581 r  sys/ntl/led_out_l[6]_i_1/O
                         net (fo=1, routed)           0.000   166.581    sys/show/p_reg[1]_8[6]
    SLICE_X61Y60         FDRE                                         r  sys/show/led_out_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.506   198.532    sys/show/cpu_clk
    SLICE_X61Y60         FDRE                                         r  sys/show/led_out_l_reg[6]/C
                         clock pessimism              0.483   199.015    
                         clock uncertainty           -0.318   198.697    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029   198.726    sys/show/led_out_l_reg[6]
  -------------------------------------------------------------------
                         required time                        198.726    
                         arrival time                        -166.581    
  -------------------------------------------------------------------
                         slack                                 32.145    

Slack (MET) :             32.221ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.435ns  (logic 22.744ns (33.727%)  route 44.691ns (66.273%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=12 LUT4=4 LUT5=9 LUT6=18)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 198.533 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.900   164.549    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124   164.673 r  sys/ntl/led_out_l[7]_i_25/O
                         net (fo=7, routed)           0.908   165.581    sys/ntl/led_out_l[7]_i_25_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I0_O)        0.153   165.734 r  sys/ntl/led_out_l[7]_i_6/O
                         net (fo=1, routed)           0.441   166.175    sys/ntl/led_out_l[7]_i_6_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.331   166.506 r  sys/ntl/led_out_l[7]_i_1/O
                         net (fo=1, routed)           0.000   166.506    sys/show/p_reg[1]_8[7]
    SLICE_X62Y60         FDRE                                         r  sys/show/led_out_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.507   198.533    sys/show/cpu_clk
    SLICE_X62Y60         FDRE                                         r  sys/show/led_out_l_reg[7]/C
                         clock pessimism              0.483   199.016    
                         clock uncertainty           -0.318   198.698    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)        0.029   198.727    sys/show/led_out_l_reg[7]
  -------------------------------------------------------------------
                         required time                        198.727    
                         arrival time                        -166.506    
  -------------------------------------------------------------------
                         slack                                 32.221    

Slack (MET) :             32.234ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.470ns  (logic 22.508ns (33.360%)  route 44.962ns (66.640%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=19)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 198.533 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 f  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 f  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 r  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 f  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 f  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.875   164.524    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124   164.648 r  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.021   165.669    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I3_O)        0.124   165.793 r  sys/ntl/led_out_r[7]_i_4/O
                         net (fo=1, routed)           0.625   166.417    sys/show/num_show_reg[31]_5
    SLICE_X60Y57         LUT6 (Prop_lut6_I2_O)        0.124   166.541 r  sys/show/led_out_r[7]_i_1/O
                         net (fo=1, routed)           0.000   166.541    sys/show/led_out_r[7]_i_1_n_0
    SLICE_X60Y57         FDRE                                         r  sys/show/led_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.507   198.533    sys/show/cpu_clk
    SLICE_X60Y57         FDRE                                         r  sys/show/led_out_r_reg[7]/C
                         clock pessimism              0.483   199.016    
                         clock uncertainty           -0.318   198.698    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.077   198.775    sys/show/led_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                        198.775    
                         arrival time                        -166.541    
  -------------------------------------------------------------------
                         slack                                 32.234    

Slack (MET) :             32.258ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.385ns  (logic 22.966ns (34.082%)  route 44.419ns (65.918%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=13 LUT4=5 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 198.468 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          1.041   161.739    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.148   161.887 f  sys/ntl/led_out_l[7]_i_62/O
                         net (fo=2, routed)           0.466   162.353    sys/ntl/led_out_l[7]_i_62_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.328   162.681 r  sys/ntl/led_out_l[7]_i_30/O
                         net (fo=12, routed)          0.729   163.410    sys/ntl/led_out_l[7]_i_30_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.534 r  sys/ntl/led_out_l[5]_i_9/O
                         net (fo=17, routed)          0.896   164.430    sys/ntl/led_out_l[5]_i_9_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I0_O)        0.124   164.554 f  sys/ntl/led_out_l[7]_i_23/O
                         net (fo=6, routed)           0.985   165.538    sys/ntl/led_out_l[7]_i_23_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I2_O)        0.150   165.688 r  sys/ntl/led_out_r[2]_i_4/O
                         net (fo=1, routed)           0.440   166.128    sys/show/num_show_reg[31]_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.328   166.456 r  sys/show/led_out_r[2]_i_1/O
                         net (fo=1, routed)           0.000   166.456    sys/show/led_out_r[2]_i_1_n_0
    SLICE_X56Y58         FDRE                                         r  sys/show/led_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.442   198.468    sys/show/cpu_clk
    SLICE_X56Y58         FDRE                                         r  sys/show/led_out_r_reg[2]/C
                         clock pessimism              0.483   198.951    
                         clock uncertainty           -0.318   198.633    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)        0.081   198.714    sys/show/led_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                        198.714    
                         arrival time                        -166.456    
  -------------------------------------------------------------------
                         slack                                 32.258    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.443ns  (logic 22.508ns (33.374%)  route 44.935ns (66.626%))
  Logic Levels:           88  (CARRY4=43 LUT2=2 LUT3=12 LUT4=4 LUT5=8 LUT6=19)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 198.533 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.929ns = ( 99.071 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.562    99.071    sys/cpu_clk
    SLICE_X41Y37         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.459    99.530 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.289   100.820    sys/read_pad/num_show_reg[31][0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.124   100.944 r  sys/read_pad/led_out_r[7]_i_115/O
                         net (fo=1, routed)           0.513   101.457    sys/read_pad/led_out_r[7]_i_115_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   102.052 r  sys/read_pad/led_out_r_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.052    sys/read_pad/led_out_r_reg[7]_i_51_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.169 r  sys/read_pad/led_out_r_reg[7]_i_1440/CO[3]
                         net (fo=1, routed)           0.000   102.169    sys/read_pad/led_out_r_reg[7]_i_1440_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.286 r  sys/read_pad/led_out_r_reg[7]_i_1439/CO[3]
                         net (fo=1, routed)           0.000   102.286    sys/read_pad/led_out_r_reg[7]_i_1439_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.403 r  sys/read_pad/led_out_r_reg[7]_i_1441/CO[3]
                         net (fo=1, routed)           0.000   102.403    sys/read_pad/led_out_r_reg[7]_i_1441_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   102.726 r  sys/read_pad/led_out_r_reg[7]_i_918/O[1]
                         net (fo=2, routed)           0.548   103.274    sys/read_pad/ntl/led10[18]
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.306   103.580 r  sys/read_pad/led_out_r[7]_i_896/O
                         net (fo=53, routed)          1.746   105.326    sys/read_pad/led_out_r[7]_i_896_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124   105.450 r  sys/read_pad/led_out_r[7]_i_1400/O
                         net (fo=3, routed)           0.638   106.088    sys/ntl/number_reg[22][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   106.595 r  sys/ntl/led_out_r_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000   106.595    sys/ntl/led_out_r_reg[7]_i_954_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.709 r  sys/ntl/led_out_r_reg[7]_i_903/CO[3]
                         net (fo=1, routed)           0.000   106.709    sys/ntl/led_out_r_reg[7]_i_903_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.823 r  sys/ntl/led_out_r_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.001   106.824    sys/ntl/led_out_r_reg[7]_i_885_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.938 f  sys/ntl/led_out_r_reg[7]_i_882/CO[3]
                         net (fo=36, routed)          1.502   108.440    sys/ntl/led_out_r_reg[7]_i_882_n_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.154   108.594 r  sys/ntl/led_out_r[7]_i_2177/O
                         net (fo=2, routed)           0.648   109.242    sys/ntl/led_out_r[7]_i_2177_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327   109.569 r  sys/ntl/led_out_r[7]_i_2181/O
                         net (fo=1, routed)           0.000   109.569    sys/ntl/led_out_r[7]_i_2181_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   109.970 r  sys/ntl/led_out_r_reg[7]_i_1957/CO[3]
                         net (fo=1, routed)           0.000   109.970    sys/ntl/led_out_r_reg[7]_i_1957_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.283 r  sys/ntl/led_out_r_reg[7]_i_1814/O[3]
                         net (fo=2, routed)           1.185   111.468    sys/ntl/led_out_r_reg[7]_i_1814_n_4
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.331   111.799 r  sys/ntl/led_out_r[7]_i_1305/O
                         net (fo=2, routed)           0.616   112.415    sys/ntl/led_out_r[7]_i_1305_n_0
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.355   112.770 r  sys/ntl/led_out_r[7]_i_1309/O
                         net (fo=1, routed)           0.000   112.770    sys/ntl/led_out_r[7]_i_1309_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   113.314 r  sys/ntl/led_out_r_reg[7]_i_781/O[2]
                         net (fo=12, routed)          0.859   114.173    sys/ntl/led_out_r_reg[7]_i_781_n_5
    SLICE_X45Y48         LUT2 (Prop_lut2_I0_O)        0.301   114.474 r  sys/ntl/led_out_r[7]_i_927/O
                         net (fo=1, routed)           0.000   114.474    sys/ntl/led_out_r[7]_i_927_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   115.021 r  sys/ntl/led_out_r_reg[7]_i_483/O[2]
                         net (fo=3, routed)           1.044   116.065    sys/read_pad/num_show_reg[28]_2[2]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.302   116.367 r  sys/read_pad/led_out_r[7]_i_469/O
                         net (fo=1, routed)           0.686   117.052    sys/ntl/num_show_reg[27][0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   117.578 r  sys/ntl/led_out_r_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000   117.578    sys/ntl/led_out_r_reg[7]_i_183_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.806 r  sys/ntl/led_out_r_reg[7]_i_85/CO[2]
                         net (fo=3, routed)           0.561   118.367    sys/read_pad/CO[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.313   118.680 r  sys/read_pad/led_out_r[7]_i_99/O
                         net (fo=117, routed)         1.815   120.496    sys/ntl/block_reg_45
    SLICE_X62Y42         LUT3 (Prop_lut3_I1_O)        0.124   120.620 r  sys/ntl/led_out_r[7]_i_1027/O
                         net (fo=67, routed)          1.892   122.512    sys/ntl/led_out_r[7]_i_1027_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I0_O)        0.124   122.636 r  sys/ntl/led_out_r[7]_i_2399/O
                         net (fo=1, routed)           0.000   122.636    sys/ntl/led_out_r[7]_i_2399_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   123.169 r  sys/ntl/led_out_r_reg[7]_i_2356/CO[3]
                         net (fo=1, routed)           0.000   123.169    sys/ntl/led_out_r_reg[7]_i_2356_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.286 r  sys/ntl/led_out_r_reg[7]_i_2238/CO[3]
                         net (fo=1, routed)           0.000   123.286    sys/ntl/led_out_r_reg[7]_i_2238_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.403 r  sys/ntl/led_out_r_reg[7]_i_2012/CO[3]
                         net (fo=1, routed)           0.000   123.403    sys/ntl/led_out_r_reg[7]_i_2012_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.520 r  sys/ntl/led_out_r_reg[7]_i_1700/CO[3]
                         net (fo=1, routed)           0.000   123.520    sys/ntl/led_out_r_reg[7]_i_1700_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.637 r  sys/ntl/led_out_r_reg[7]_i_1145/CO[3]
                         net (fo=1, routed)           0.000   123.637    sys/ntl/led_out_r_reg[7]_i_1145_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.754 r  sys/ntl/led_out_r_reg[7]_i_1690/CO[3]
                         net (fo=1, routed)           0.000   123.754    sys/ntl/led_out_r_reg[7]_i_1690_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.871 r  sys/ntl/led_out_r_reg[7]_i_1689/CO[3]
                         net (fo=1, routed)           0.000   123.871    sys/ntl/led_out_r_reg[7]_i_1689_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   124.100 f  sys/ntl/led_out_r_reg[7]_i_1288/CO[2]
                         net (fo=40, routed)          0.857   124.957    sys/ntl/led_out_r_reg[7]_i_1288_n_1
    SLICE_X55Y49         LUT6 (Prop_lut6_I0_O)        0.310   125.267 r  sys/ntl/led_out_r[7]_i_1119/O
                         net (fo=1, routed)           0.699   125.966    sys/ntl/led_out_r[7]_i_1119_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.362 r  sys/ntl/led_out_r_reg[7]_i_683/CO[3]
                         net (fo=1, routed)           0.000   126.362    sys/ntl/led_out_r_reg[7]_i_683_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   126.685 r  sys/ntl/led_out_r_reg[7]_i_1243/O[1]
                         net (fo=3, routed)           0.899   127.583    sys/ntl/led_out_r_reg[7]_i_1243_n_6
    SLICE_X55Y52         LUT3 (Prop_lut3_I1_O)        0.306   127.889 r  sys/ntl/led_out_r[7]_i_1241/O
                         net (fo=2, routed)           0.516   128.405    sys/ntl/led_out_r[7]_i_1241_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I4_O)        0.124   128.529 r  sys/ntl/led_out_r[7]_i_1393/O
                         net (fo=2, routed)           0.587   129.116    sys/ntl/led_out_r[7]_i_1393_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.124   129.240 r  sys/ntl/led_out_r[7]_i_1397/O
                         net (fo=1, routed)           0.000   129.240    sys/ntl/led_out_r[7]_i_1397_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   129.753 r  sys/ntl/led_out_r_reg[7]_i_866/CO[3]
                         net (fo=1, routed)           0.000   129.753    sys/ntl/led_out_r_reg[7]_i_866_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   129.992 r  sys/ntl/led_out_r_reg[7]_i_752/O[2]
                         net (fo=32, routed)          0.840   130.832    sys/ntl/led_out_r_reg[7]_i_752_n_5
    SLICE_X48Y54         LUT2 (Prop_lut2_I0_O)        0.301   131.133 r  sys/ntl/led_out_r[7]_i_1836/O
                         net (fo=1, routed)           0.000   131.133    sys/ntl/led_out_r[7]_i_1836_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   131.531 r  sys/ntl/led_out_r_reg[7]_i_1333/CO[3]
                         net (fo=1, routed)           0.000   131.531    sys/ntl/led_out_r_reg[7]_i_1333_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.645 r  sys/ntl/led_out_r_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000   131.645    sys/ntl/led_out_r_reg[7]_i_796_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.759 r  sys/ntl/led_out_r_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000   131.759    sys/ntl/led_out_r_reg[7]_i_311_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   131.981 r  sys/ntl/led_out_r_reg[7]_i_145/O[0]
                         net (fo=3, routed)           0.639   132.620    sys/ntl/led_out_r_reg[7]_i_145_n_7
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.299   132.919 r  sys/ntl/led_out_r[7]_i_315/O
                         net (fo=1, routed)           0.464   133.383    sys/ntl/led_out_r[7]_i_315_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   133.781 r  sys/ntl/led_out_r_reg[7]_i_146/CO[3]
                         net (fo=4, routed)           0.863   134.644    sys/ntl/led_out_r_reg[7]_i_146_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124   134.768 r  sys/ntl/led_out_r[7]_i_272/O
                         net (fo=101, routed)         1.184   135.952    sys/ntl/led_out_r[7]_i_272_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.118   136.070 r  sys/ntl/led_out_r[7]_i_879/O
                         net (fo=9, routed)           1.329   137.399    sys/ntl/led_out_r[7]_i_879_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.326   137.725 r  sys/ntl/led_out_r[7]_i_847/O
                         net (fo=1, routed)           0.000   137.725    sys/ntl/led_out_r[7]_i_847_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   138.238 r  sys/ntl/led_out_r_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000   138.238    sys/ntl/led_out_r_reg[7]_i_342_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   138.561 r  sys/ntl/led_out_r_reg[7]_i_164/O[1]
                         net (fo=4, routed)           0.845   139.406    sys_n_20
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.306   139.712 r  led_out_r[7]_i_170/O
                         net (fo=1, routed)           0.570   140.283    led_out_r[7]_i_170_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I4_O)        0.124   140.406 r  led_out_r[7]_i_72/O
                         net (fo=2, routed)           0.660   141.066    led_out_r[7]_i_72_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124   141.190 r  led_out_r[7]_i_76/O
                         net (fo=1, routed)           0.000   141.190    sys/ntl/block_reg_32[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.722 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   141.722    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.944 r  sys/ntl/led_out_l_reg[7]_i_74/O[0]
                         net (fo=4, routed)           0.820   142.764    sys/show/block_reg_0[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831   143.595 r  sys/show/led_out_r_reg[7]_i_1848/CO[3]
                         net (fo=1, routed)           0.000   143.595    sys/show/led_out_r_reg[7]_i_1848_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   143.834 r  sys/show/led_out_r_reg[7]_i_1347/O[2]
                         net (fo=3, routed)           0.578   144.411    sys/ntl/block_reg_1[2]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.302   144.713 r  sys/ntl/led_out_r[7]_i_1782/O
                         net (fo=1, routed)           0.616   145.329    sys/ntl/led_out_r[7]_i_1782_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   145.879 r  sys/ntl/led_out_r_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000   145.879    sys/ntl/led_out_r_reg[7]_i_1245_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.996 r  sys/ntl/led_out_r_reg[7]_i_740/CO[3]
                         net (fo=1, routed)           0.000   145.996    sys/ntl/led_out_r_reg[7]_i_740_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.113 r  sys/ntl/led_out_r_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000   146.113    sys/ntl/led_out_r_reg[7]_i_283_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   146.230 r  sys/ntl/led_out_r_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000   146.230    sys/ntl/led_out_r_reg[7]_i_138_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   146.484 f  sys/ntl/led_out_r_reg[7]_i_63/CO[0]
                         net (fo=1, routed)           0.302   146.786    sys/ntl/led_out_r_reg[7]_i_63_n_3
    SLICE_X47Y65         LUT5 (Prop_lut5_I0_O)        0.367   147.153 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.580   147.734    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I1_O)        0.118   147.852 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.063   148.914    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.326   149.240 r  sys/ntl/led_out_l[7]_i_309/O
                         net (fo=7, routed)           0.742   149.982    sys/ntl/led_out_l[7]_i_309_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124   150.106 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           0.980   151.086    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.150   151.236 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           0.845   152.081    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.328   152.409 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          1.003   153.413    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.146   153.559 f  sys/ntl/led_out_l[7]_i_251/O
                         net (fo=1, routed)           0.996   154.554    sys/ntl/led_out_l[7]_i_251_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I1_O)        0.328   154.882 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.680   155.563    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I1_O)        0.124   155.687 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.837   156.523    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.124   156.647 r  sys/ntl/led_out_l[7]_i_175/O
                         net (fo=1, routed)           0.843   157.490    sys/ntl/led_out_l[7]_i_175_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124   157.614 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.672   158.286    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124   158.410 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.939   159.349    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.150   159.499 r  sys/ntl/led_out_l[7]_i_93/O
                         net (fo=1, routed)           0.873   160.371    sys/ntl/led_out_l[7]_i_93_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.326   160.697 r  sys/ntl/led_out_l[7]_i_61/O
                         net (fo=12, routed)          0.699   161.396    sys/ntl/led_out_l[7]_i_61_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I1_O)        0.124   161.520 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.709   162.229    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124   162.353 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.171   163.524    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124   163.648 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.875   164.524    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I4_O)        0.124   164.648 f  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.167   165.814    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I1_O)        0.124   165.938 r  sys/ntl/led_out_r[6]_i_4/O
                         net (fo=1, routed)           0.452   166.390    sys/show/num_show_reg[31]_4
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124   166.514 r  sys/show/led_out_r[6]_i_1/O
                         net (fo=1, routed)           0.000   166.514    sys/show/led_out_r[6]_i_1_n_0
    SLICE_X60Y58         FDRE                                         r  sys/show/led_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         1.507   198.533    sys/show/cpu_clk
    SLICE_X60Y58         FDRE                                         r  sys/show/led_out_r_reg[6]/C
                         clock pessimism              0.483   199.016    
                         clock uncertainty           -0.318   198.698    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)        0.077   198.775    sys/show/led_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                        198.775    
                         arrival time                        -166.514    
  -------------------------------------------------------------------
                         slack                                 32.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.370ns (82.442%)  route 0.079ns (17.558%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.564    -0.598    sys/read_pad/cpu_clk
    SLICE_X30Y49         FDRE                                         r  sys/read_pad/cooldown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sys/read_pad/cooldown_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.355    sys/read_pad/cooldown[4]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.238 r  sys/read_pad/cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.238    sys/read_pad/cooldown_reg[4]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.149 r  sys/read_pad/cooldown_reg[6]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.149    sys/read_pad/cooldown0[6]
    SLICE_X30Y50         FDRE                                         r  sys/read_pad/cooldown_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.830    -0.838    sys/read_pad/cpu_clk
    SLICE_X30Y50         FDRE                                         r  sys/read_pad/cooldown_reg[6]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.130    -0.201    sys/read_pad/cooldown_reg[6]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.374ns (82.597%)  route 0.079ns (17.403%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.564    -0.598    sys/read_pad/cpu_clk
    SLICE_X30Y49         FDRE                                         r  sys/read_pad/cooldown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sys/read_pad/cooldown_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.355    sys/read_pad/cooldown[4]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.238 r  sys/read_pad/cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.238    sys/read_pad/cooldown_reg[4]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.198 r  sys/read_pad/cooldown_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    sys/read_pad/cooldown_reg[6]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.145 r  sys/read_pad/cooldown_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.145    sys/read_pad/cooldown0[9]
    SLICE_X30Y51         FDRE                                         r  sys/read_pad/cooldown_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.830    -0.838    sys/read_pad/cpu_clk
    SLICE_X30Y51         FDRE                                         r  sys/read_pad/cooldown_reg[9]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.130    -0.201    sys/read_pad/cooldown_reg[9]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.387ns (83.083%)  route 0.079ns (16.917%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.564    -0.598    sys/read_pad/cpu_clk
    SLICE_X30Y49         FDRE                                         r  sys/read_pad/cooldown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sys/read_pad/cooldown_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.355    sys/read_pad/cooldown[4]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.238 r  sys/read_pad/cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.238    sys/read_pad/cooldown_reg[4]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.198 r  sys/read_pad/cooldown_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    sys/read_pad/cooldown_reg[6]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.132 r  sys/read_pad/cooldown_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.132    sys/read_pad/cooldown0[11]
    SLICE_X30Y51         FDRE                                         r  sys/read_pad/cooldown_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.830    -0.838    sys/read_pad/cpu_clk
    SLICE_X30Y51         FDRE                                         r  sys/read_pad/cooldown_reg[11]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.130    -0.201    sys/read_pad/cooldown_reg[11]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.412ns (83.945%)  route 0.079ns (16.055%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.564    -0.598    sys/read_pad/cpu_clk
    SLICE_X30Y49         FDRE                                         r  sys/read_pad/cooldown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sys/read_pad/cooldown_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.355    sys/read_pad/cooldown[4]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.238 r  sys/read_pad/cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.238    sys/read_pad/cooldown_reg[4]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.198 r  sys/read_pad/cooldown_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    sys/read_pad/cooldown_reg[6]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.107 r  sys/read_pad/cooldown_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.107    sys/read_pad/cooldown0[12]
    SLICE_X30Y51         FDRE                                         r  sys/read_pad/cooldown_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.830    -0.838    sys/read_pad/cpu_clk
    SLICE_X30Y51         FDRE                                         r  sys/read_pad/cooldown_reg[12]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.130    -0.201    sys/read_pad/cooldown_reg[12]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sys/show/t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.596    -0.566    sys/show/cpu_clk
    SLICE_X63Y49         FDRE                                         r  sys/show/t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sys/show/t_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.306    sys/show/t_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.146 r  sys/show/t_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.145    sys/show/t_reg[0]_i_2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.091 r  sys/show/t_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    sys/show/t_reg[4]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  sys/show/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.864    -0.804    sys/show/cpu_clk
    SLICE_X63Y50         FDRE                                         r  sys/show/t_reg[4]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    sys/show/t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sys/read_pad/cooldown_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/cooldown_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.427ns (84.421%)  route 0.079ns (15.579%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.564    -0.598    sys/read_pad/cpu_clk
    SLICE_X30Y49         FDRE                                         r  sys/read_pad/cooldown_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sys/read_pad/cooldown_reg[4]/Q
                         net (fo=3, routed)           0.078    -0.355    sys/read_pad/cooldown[4]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.238 r  sys/read_pad/cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.238    sys/read_pad/cooldown_reg[4]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.198 r  sys/read_pad/cooldown_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.198    sys/read_pad/cooldown_reg[6]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.158 r  sys/read_pad/cooldown_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.158    sys/read_pad/cooldown_reg[12]_i_1_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.092 r  sys/read_pad/cooldown_reg[16]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.092    sys/read_pad/cooldown0[15]
    SLICE_X30Y52         FDRE                                         r  sys/read_pad/cooldown_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.830    -0.838    sys/read_pad/cpu_clk
    SLICE_X30Y52         FDRE                                         r  sys/read_pad/cooldown_reg[15]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.130    -0.201    sys/read_pad/cooldown_reg[15]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sys/show/t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.596    -0.566    sys/show/cpu_clk
    SLICE_X63Y49         FDRE                                         r  sys/show/t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sys/show/t_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.306    sys/show/t_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.146 r  sys/show/t_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.145    sys/show/t_reg[0]_i_2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.080 r  sys/show/t_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.080    sys/show/t_reg[4]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  sys/show/t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.864    -0.804    sys/show/cpu_clk
    SLICE_X63Y50         FDRE                                         r  sys/show/t_reg[6]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    sys/show/t_reg[6]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sys/read_pad/multiplier_temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/multiplier_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.593    -0.569    sys/read_pad/cpu_clk
    SLICE_X65Y38         FDRE                                         r  sys/read_pad/multiplier_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sys/read_pad/multiplier_temp_reg[13]/Q
                         net (fo=1, routed)           0.087    -0.340    sys/read_pad/multiplier_temp_reg_n_0_[13]
    SLICE_X64Y38         FDRE                                         r  sys/read_pad/multiplier_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.864    -0.805    sys/read_pad/cpu_clk
    SLICE_X64Y38         FDRE                                         r  sys/read_pad/multiplier_reg[13]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X64Y38         FDRE (Hold_fdre_C_D)         0.085    -0.471    sys/read_pad/multiplier_reg[13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sys/read_pad/multiplier_temp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/multiplier_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.593    -0.569    sys/read_pad/cpu_clk
    SLICE_X65Y39         FDRE                                         r  sys/read_pad/multiplier_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  sys/read_pad/multiplier_temp_reg[21]/Q
                         net (fo=1, routed)           0.087    -0.340    sys/read_pad/multiplier_temp_reg_n_0_[21]
    SLICE_X64Y39         FDRE                                         r  sys/read_pad/multiplier_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.864    -0.805    sys/read_pad/cpu_clk
    SLICE_X64Y39         FDRE                                         r  sys/read_pad/multiplier_reg[21]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.085    -0.471    sys/read_pad/multiplier_reg[21]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sys/read_pad/multiplier_temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/multiplier_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.594    -0.568    sys/read_pad/cpu_clk
    SLICE_X65Y41         FDRE                                         r  sys/read_pad/multiplier_temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sys/read_pad/multiplier_temp_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.339    sys/read_pad/multiplier_temp_reg_n_0_[23]
    SLICE_X64Y41         FDRE                                         r  sys/read_pad/multiplier_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=424, routed)         0.865    -0.804    sys/read_pad/cpu_clk
    SLICE_X64Y41         FDRE                                         r  sys/read_pad/multiplier_reg[23]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.085    -0.470    sys/read_pad/multiplier_reg[23]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_adjust
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    clk_adj/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    ctrl_cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y4    p_0_out_BUFG[5]_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X54Y31     regs/data_reg[17][19]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X38Y19     regs/data_reg[17][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X54Y29     regs/data_reg[17][20]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y24     regs/data_reg[17][21]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X54Y29     regs/data_reg[17][22]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y31     regs/data_reg[17][23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X34Y37     cpu_mode_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X34Y37     cpu_step_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X34Y37     cpu_step_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X34Y37     cpu_step_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y50     sys/read_pad/cooldown_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X59Y63     sys/blink_switch_count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X59Y63     sys/blink_switch_count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X59Y63     sys/blink_switch_count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X59Y63     sys/blink_switch_count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X59Y64     sys/blink_switch_count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y19     regs/data_reg[17][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X55Y21     regs/data_reg[17][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X55Y21     regs/data_reg[17][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X55Y21     regs/data_reg[17][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X48Y20     regs/data_reg[17][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X48Y20     regs/data_reg[17][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X55Y21     regs/data_reg[17][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X48Y20     regs/data_reg[17][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y23     regs/data_reg[18][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y23     regs/data_reg[18][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_clk_adjust
  To Clock:  uart_clk_clk_adjust

Setup :            0  Failing Endpoints,  Worst Slack       94.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.464ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.326ns (26.389%)  route 3.699ns (73.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.915     3.460    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.124     3.584 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     4.095    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y11         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.442    98.469    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y11         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.578    99.046    
                         clock uncertainty           -0.282    98.765    
    SLICE_X39Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.560    u/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         98.560    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 94.464    

Slack (MET) :             94.464ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.326ns (26.389%)  route 3.699ns (73.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.915     3.460    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.124     3.584 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     4.095    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y11         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.442    98.469    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y11         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.578    99.046    
                         clock uncertainty           -0.282    98.765    
    SLICE_X39Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.560    u/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         98.560    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 94.464    

Slack (MET) :             94.464ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.326ns (26.389%)  route 3.699ns (73.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.915     3.460    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.124     3.584 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     4.095    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y11         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.442    98.469    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y11         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.578    99.046    
                         clock uncertainty           -0.282    98.765    
    SLICE_X39Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.560    u/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         98.560    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 94.464    

Slack (MET) :             94.465ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.326ns (26.458%)  route 3.686ns (73.542%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 98.472 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.915     3.460    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.124     3.584 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.498     4.082    u/inst/upg_inst/s_axi_wdata
    SLICE_X40Y10         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.445    98.472    u/inst/upg_inst/upg_clk_i
    SLICE_X40Y10         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.563    99.034    
                         clock uncertainty           -0.282    98.753    
    SLICE_X40Y10         FDRE (Setup_fdre_C_CE)      -0.205    98.548    u/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         98.548    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 94.465    

Slack (MET) :             94.466ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 1.326ns (26.394%)  route 3.698ns (73.606%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.915     3.460    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.124     3.584 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.510     4.094    u/inst/upg_inst/s_axi_wdata
    SLICE_X39Y9          FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.443    98.470    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y9          FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.578    99.047    
                         clock uncertainty           -0.282    98.766    
    SLICE_X39Y9          FDRE (Setup_fdre_C_CE)      -0.205    98.561    u/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         98.561    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                 94.466    

Slack (MET) :             94.476ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.326ns (26.326%)  route 3.711ns (73.674%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 98.468 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.953     3.498    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.486     4.107    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.441    98.468    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.603    99.070    
                         clock uncertainty           -0.282    98.789    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.205    98.584    u/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 94.476    

Slack (MET) :             94.476ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.326ns (26.326%)  route 3.711ns (73.674%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 98.468 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.953     3.498    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.486     4.107    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.441    98.468    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.603    99.070    
                         clock uncertainty           -0.282    98.789    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.205    98.584    u/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 94.476    

Slack (MET) :             94.476ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.326ns (26.326%)  route 3.711ns (73.674%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 98.468 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.953     3.498    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.486     4.107    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.441    98.468    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.603    99.070    
                         clock uncertainty           -0.282    98.789    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.205    98.584    u/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 94.476    

Slack (MET) :             94.476ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 1.326ns (26.326%)  route 3.711ns (73.674%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 98.468 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.953     3.498    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.486     4.107    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.441    98.468    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.603    99.070    
                         clock uncertainty           -0.282    98.789    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.205    98.584    u/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 94.476    

Slack (MET) :             94.500ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust rise@100.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.326ns (26.377%)  route 3.701ns (73.623%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 98.468 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.561    -0.930    u/inst/upg_inst/upg_clk_i
    SLICE_X39Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.511 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.853     0.342    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.327     0.669 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.438     1.107    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.332     1.439 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.982     2.421    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.545 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.953     3.498    u/inst/upg_inst/uart_wen5_out
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.476     4.097    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    96.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.026 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         1.441    98.468    u/inst/upg_inst/upg_clk_i
    SLICE_X38Y12         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.581    99.048    
                         clock uncertainty           -0.282    98.767    
    SLICE_X38Y12         FDCE (Setup_fdce_C_CE)      -0.169    98.598    u/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 94.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/uart_rdat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.682%)  route 0.206ns (59.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.206    -0.254    u/inst/upg_inst/s_axi_rdata[5]
    SLICE_X36Y11         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/upg_clk_i
    SLICE_X36Y11         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[5]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.070    -0.267    u/inst/upg_inst/uart_rdat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/uart_rdat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.132%)  route 0.217ns (62.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.217    -0.256    u/inst/upg_inst/s_axi_rdata[1]
    SLICE_X37Y11         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y11         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[1]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.013    -0.324    u/inst/upg_inst/uart_rdat_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.459%)  route 0.263ns (58.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X33Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.263    -0.197    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X36Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.152 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[5]
    SLICE_X36Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.831    -0.838    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.091    -0.245    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.224%)  route 0.276ns (59.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.562    -0.600    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X36Y8          FDSE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/Q
                         net (fo=14, routed)          0.276    -0.182    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[1]
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.137 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X35Y8          FDSE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X35Y8          FDSE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X35Y8          FDSE (Hold_fdse_C_D)         0.092    -0.245    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.035%)  route 0.279ns (59.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.562    -0.600    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X36Y8          FDSE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=14, routed)          0.279    -0.180    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000    -0.135    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X35Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X35Y8          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.502    -0.337    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.092    -0.245    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.246ns (52.246%)  route 0.225ns (47.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/s_axi_aclk
    SLICE_X34Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/Q
                         net (fo=2, routed)           0.225    -0.228    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg_n_0_[15][0]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.098    -0.130 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/tx_Data_Enable_i_1/O
                         net (fo=1, routed)           0.000    -0.130    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I_n_0
    SLICE_X36Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.831    -0.838    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.092    -0.244    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/upg_clk_i
    SLICE_X40Y10         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.122    -0.337    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X38Y10         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y10         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.273    -0.566    
    SLICE_X38Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.457    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/uart_rdat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.448%)  route 0.279ns (68.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=2, routed)           0.279    -0.194    u/inst/upg_inst/s_axi_rdata[0]
    SLICE_X37Y11         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/upg_clk_i
    SLICE_X37Y11         FDRE                                         r  u/inst/upg_inst/uart_rdat_reg[0]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.016    -0.321    u/inst/upg_inst/uart_rdat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.395%)  route 0.298ns (61.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X33Y10         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.298    -0.161    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1
    SLICE_X36Y9          LUT4 (Prop_lut4_I1_O)        0.045    -0.116 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[0]
    SLICE_X36Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.831    -0.838    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y9          FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.092    -0.244    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust rise@0.000ns - uart_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.561    -0.601    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y11         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.394    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X32Y11         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout2_buf/O
                         net (fo=172, routed)         0.830    -0.839    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y11         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.601    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.075    -0.526    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_clk_adjust
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_adj/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y11     u/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y11     u/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y11     u/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y11     u/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y10     u/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y9      u/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y10     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y10     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y7      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y7      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y8      u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



