[
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560076",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560076",
        "articleTitle": "FPGA Realization of High-Efficient Address Generator Algorithm for WiMAX Deinterleaver",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37089828843,
                "preferredName": "Veera Boopathy E",
                "firstName": "Veera Boopathy",
                "lastName": "E"
            },
            {
                "id": 37090031524,
                "preferredName": "Kalirajan K",
                "firstName": "Kalirajan",
                "lastName": "K"
            },
            {
                "id": 276757705775544,
                "preferredName": "Mohamed Kasim S",
                "firstName": "Mohamed Kasim",
                "lastName": "S"
            },
            {
                "id": 704627261949186,
                "preferredName": "Mugesh A",
                "firstName": "Mugesh",
                "lastName": "A"
            },
            {
                "id": 232908442055425,
                "preferredName": "Rathish S G",
                "firstName": "Rathish S",
                "lastName": "G"
            },
            {
                "id": 733789520800667,
                "preferredName": "Nithyaganesh S",
                "firstName": "Nithyaganesh",
                "lastName": "S"
            },
            {
                "id": 327459111987506,
                "preferredName": "Vimalraj P",
                "firstName": "Vimalraj",
                "lastName": "P"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560294",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560294",
        "articleTitle": "Power Efficient Hybrid Low-Power Technique for an SRAM cell",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 735956725424068,
                "preferredName": "Rahul Sai Srinivas P",
                "firstName": "Rahul Sai Srinivas",
                "lastName": "P"
            },
            {
                "id": 37089739298,
                "preferredName": "Shamik Chakraborty",
                "firstName": "Shamik",
                "lastName": "Chakraborty"
            },
            {
                "id": 37089708731,
                "preferredName": "Lalitha S",
                "firstName": "Lalitha",
                "lastName": "S"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560082",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560082",
        "articleTitle": "Analyzing the Low Power Techniques in SRAM Cells at 45nm Node Technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37086477195,
                "preferredName": "Sandeep Dhariwal",
                "firstName": "Sandeep",
                "lastName": "Dhariwal"
            },
            {
                "id": 38230722300,
                "preferredName": "Aby K Thomas",
                "firstName": "Aby K",
                "lastName": "Thomas"
            },
            {
                "id": 37698120300,
                "preferredName": "Reeba Korah",
                "firstName": "Reeba",
                "lastName": "Korah"
            },
            {
                "id": 939361560073852,
                "preferredName": "Manasi S",
                "firstName": "Manasi",
                "lastName": "S"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560090",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560090",
        "articleTitle": "Power Estimation of Digital VLSI Circuits Using Machine Learning",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37088552581,
                "preferredName": "Manish I. Patel",
                "firstName": "Manish I.",
                "lastName": "Patel"
            },
            {
                "id": 37088553825,
                "preferredName": "Srushti Patel",
                "firstName": "Srushti",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560355",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560355",
        "articleTitle": "Enhanced Electrochemical Properties of Fe Doped TiO2 Nanotubes for Supercapacitor Application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 901327428115094,
                "preferredName": "Sarda Sharma",
                "firstName": "Sarda",
                "lastName": "Sharma"
            },
            {
                "id": 37085870644,
                "preferredName": "Sandeep Singh Chauhan",
                "firstName": "Sandeep Singh",
                "lastName": "Chauhan"
            },
            {
                "id": 38299761300,
                "preferredName": "Karumbaiah N. Chappanda",
                "firstName": "Karumbaiah N.",
                "lastName": "Chappanda"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560153",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560153",
        "articleTitle": "A Low-Complexity Design for Complex Multiplication Using Radix-4 Booth Encoding",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37089990918,
                "preferredName": "Anil Kali",
                "firstName": "Anil",
                "lastName": "Kali"
            },
            {
                "id": 465081871703421,
                "preferredName": "B. S. Khuntia",
                "firstName": "B. S.",
                "lastName": "Khuntia"
            },
            {
                "id": 37399286800,
                "preferredName": "S. L. Sabat",
                "firstName": "S. L.",
                "lastName": "Sabat"
            },
            {
                "id": 37297872600,
                "preferredName": "P. K. Meher",
                "firstName": "P. K.",
                "lastName": "Meher"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560161",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560161",
        "articleTitle": "High Speed Fault Tolerant Approximate Adder for Low Power Application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 274762135897605,
                "preferredName": "Parishmita Goswami",
                "firstName": "Parishmita",
                "lastName": "Goswami"
            },
            {
                "id": 38058568600,
                "preferredName": "Rakesh Biswas",
                "firstName": "Rakesh",
                "lastName": "Biswas"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560132",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560132",
        "articleTitle": "Test power Optimization Using Power Gating Techniques",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37088440492,
                "preferredName": "Adarsh S",
                "firstName": "Adarsh",
                "lastName": "S"
            },
            {
                "id": 408490796905359,
                "preferredName": "Ashwin Sebastian Davison",
                "firstName": "Ashwin Sebastian",
                "lastName": "Davison"
            },
            {
                "id": 785275716153188,
                "preferredName": "Abhijna N",
                "firstName": "Abhijna",
                "lastName": "N"
            },
            {
                "id": 875789606584435,
                "preferredName": "Fazia N",
                "firstName": "Fazia",
                "lastName": "N"
            },
            {
                "id": 37086302742,
                "preferredName": "Niju Rajan",
                "firstName": "Niju",
                "lastName": "Rajan"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560316",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560316",
        "articleTitle": "Analysis of Different LFSRs for VLSI IC Testing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37089474891,
                "preferredName": "Shubham Gupta",
                "firstName": "Shubham",
                "lastName": "Gupta"
            },
            {
                "id": 37089407515,
                "preferredName": "Garima Goyal",
                "firstName": "Garima",
                "lastName": "Goyal"
            },
            {
                "id": 37089392563,
                "preferredName": "Ashwani Kumar Rana",
                "firstName": "Ashwani Kumar",
                "lastName": "Rana"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560305",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560305",
        "articleTitle": "Circuit Techniques for High Performance in CDDK Domino Logic",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 831364646745469,
                "preferredName": "V Arun",
                "firstName": "V",
                "lastName": "Arun"
            },
            {
                "id": 37070975200,
                "preferredName": "Himanshu Kumar",
                "firstName": "Himanshu",
                "lastName": "Kumar"
            },
            {
                "id": 587279898208173,
                "preferredName": "H Sasipriya P",
                "firstName": "H Sasipriya",
                "lastName": "P"
            },
            {
                "id": 37089364428,
                "preferredName": "Anita Angeline A",
                "firstName": "Anita Angeline",
                "lastName": "A"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560096",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560096",
        "articleTitle": "Pulsed Latch Based Pipelined LFSR for Cybersecurity Applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 821888881578824,
                "preferredName": "Sidhaarthi Patil",
                "firstName": "Sidhaarthi",
                "lastName": "Patil"
            },
            {
                "id": 815865828219237,
                "preferredName": "Vaishnavi B V",
                "firstName": "Vaishnavi B",
                "lastName": "V"
            },
            {
                "id": 835159456708570,
                "preferredName": "Shreya Gangadhara",
                "firstName": "Shreya",
                "lastName": "Gangadhara"
            },
            {
                "id": 37076787000,
                "preferredName": "Sahil Naik",
                "firstName": "Sahil",
                "lastName": "Naik"
            },
            {
                "id": 37089162503,
                "preferredName": "Sunita M S",
                "firstName": "Sunita M",
                "lastName": "S"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560134",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560134",
        "articleTitle": "Route Critical Nets in Upper Layers to Fix Timing Issues in Block Level CTS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 38556475900,
                "preferredName": "Raja Krishnamoorthy",
                "firstName": "Raja",
                "lastName": "Krishnamoorthy"
            },
            {
                "id": 434719271354320,
                "preferredName": "M. Irshad Ahamed",
                "firstName": "M. Irshad",
                "lastName": "Ahamed"
            },
            {
                "id": 149565487318163,
                "preferredName": "Polisetty Balaji",
                "firstName": "Polisetty",
                "lastName": "Balaji"
            },
            {
                "id": 697832556762545,
                "preferredName": "Chenepalli Bharath Kumar Reddy",
                "firstName": "Chenepalli Bharath",
                "lastName": "Kumar Reddy"
            },
            {
                "id": 309500857200213,
                "preferredName": "Kadiveti Penchala Reddy",
                "firstName": "Kadiveti Penchala",
                "lastName": "Reddy"
            },
            {
                "id": 746571564429206,
                "preferredName": "Surya Kiran",
                "firstName": "Surya",
                "lastName": "Kiran"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560317",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560317",
        "articleTitle": "A Mathematical Model of TiO2 Memristor Without Control Parameters",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 488797145597737,
                "preferredName": "Sara Paul",
                "firstName": "Sara",
                "lastName": "Paul"
            },
            {
                "id": 37089884902,
                "preferredName": "R. K. Kavitha",
                "firstName": "R. K.",
                "lastName": "Kavitha"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560075",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560075",
        "articleTitle": "Performance Comparison of 2 x1 Multiplexer Based High Performance Static and Dynamic Nanoscale Carry Select Adder for Future DSP Applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 475548504699503,
                "preferredName": "Ruchitha Pateru",
                "firstName": "Ruchitha",
                "lastName": "Pateru"
            },
            {
                "id": 37085381246,
                "preferredName": "J. Ajayan",
                "firstName": "J.",
                "lastName": "Ajayan"
            },
            {
                "id": 381323001400067,
                "preferredName": "Korutla Alekhya",
                "firstName": "Korutla",
                "lastName": "Alekhya"
            },
            {
                "id": 879160438523148,
                "preferredName": "Gunde Vamshi",
                "firstName": "Gunde",
                "lastName": "Vamshi"
            },
            {
                "id": 885277880381582,
                "preferredName": "Jannu Ruthvik",
                "firstName": "Jannu",
                "lastName": "Ruthvik"
            },
            {
                "id": 37088371064,
                "preferredName": "Shashank Rebelli",
                "firstName": "Shashank",
                "lastName": "Rebelli"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560289",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560289",
        "articleTitle": "Adaptive Leaky-Integrate-And-Fire Neuron Model Design and Analysis",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 317037022323239,
                "preferredName": "Arnab Deb",
                "firstName": "Arnab",
                "lastName": "Deb"
            },
            {
                "id": 37424259900,
                "preferredName": "David Selvakumar",
                "firstName": "David",
                "lastName": "Selvakumar"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560160",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560160",
        "articleTitle": "Dual Obfuscation Techniques for DSP Based Circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 151337054585069,
                "preferredName": "Harpitha Yadav P",
                "firstName": "Harpitha Yadav",
                "lastName": "P"
            },
            {
                "id": 991631355891808,
                "preferredName": "Kasthuri Shankara J",
                "firstName": "Kasthuri Shankara",
                "lastName": "J"
            },
            {
                "id": 465799226596543,
                "preferredName": "Poornachandra Radder",
                "firstName": "Poornachandra",
                "lastName": "Radder"
            },
            {
                "id": 37089934524,
                "preferredName": "Thanuja B",
                "firstName": "Thanuja",
                "lastName": "B"
            },
            {
                "id": 37088650820,
                "preferredName": "Annapurna K Y",
                "firstName": "Annapurna",
                "lastName": "K Y"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560304",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560304",
        "articleTitle": "A Modular Multilevel Derived Converter with a Robust and Dynamic Sliding Mode Control for Electric Vehicles",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 119043587484377,
                "preferredName": "Aaron Celestine Prakash",
                "firstName": "Aaron Celestine",
                "lastName": "Prakash"
            },
            {
                "id": 518604171897118,
                "preferredName": "Shreesh Sakshya Bajpai",
                "firstName": "Shreesh Sakshya",
                "lastName": "Bajpai"
            },
            {
                "id": 627331496854774,
                "preferredName": "Vaishnav Mohan",
                "firstName": "Vaishnav",
                "lastName": "Mohan"
            },
            {
                "id": 37086175853,
                "preferredName": "Sudeendra Kumar K",
                "firstName": "Sudeendra Kumar",
                "lastName": "K"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560268",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560268",
        "articleTitle": "Design of Spin-FET Electrical Model for Basic Gates",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37086068396,
                "preferredName": "Priti Jagatsing Rajput",
                "firstName": "Priti Jagatsing",
                "lastName": "Rajput"
            },
            {
                "id": 37580528500,
                "preferredName": "Sheetal U. Bhandari",
                "firstName": "Sheetal U.",
                "lastName": "Bhandari"
            },
            {
                "id": 37085376732,
                "preferredName": "Deepti Khurge",
                "firstName": "Deepti",
                "lastName": "Khurge"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560274",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560274",
        "articleTitle": "VLSI Implementation of CSD Based Efficient FIR Filter for ECG Signal Denoising",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 611382566935224,
                "preferredName": "Prabhavathy M",
                "firstName": "Prabhavathy",
                "lastName": "M"
            },
            {
                "id": 288496034240967,
                "preferredName": "Sakthivel S M",
                "firstName": "Sakthivel",
                "lastName": "S M"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560345",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560345",
        "articleTitle": "LR-Based Performance Evaluation of MoCs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37088533575,
                "preferredName": "Pallabi Hazarika",
                "firstName": "Pallabi",
                "lastName": "Hazarika"
            },
            {
                "id": 37085389061,
                "preferredName": "Biswajit Bhowmik",
                "firstName": "Biswajit",
                "lastName": "Bhowmik"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560243",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560243",
        "articleTitle": "A 5GHz Gain-Bandwidth Op-Amp in 180nm CMOS Technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 571372838071179,
                "preferredName": "Munazir Reza",
                "firstName": "Munazir",
                "lastName": "Reza"
            },
            {
                "id": 37089821041,
                "preferredName": "Ayush Sharma",
                "firstName": "Ayush",
                "lastName": "Sharma"
            },
            {
                "id": 687774109871669,
                "preferredName": "Afzal Malik",
                "firstName": "Afzal",
                "lastName": "Malik"
            },
            {
                "id": 37086461488,
                "preferredName": "Mohsin Hussain",
                "firstName": "Mohsin",
                "lastName": "Hussain"
            },
            {
                "id": 38258562800,
                "preferredName": "Naushad Alam",
                "firstName": "Naushad",
                "lastName": "Alam"
            },
            {
                "id": 37085648695,
                "preferredName": "G S Javed",
                "firstName": "G S",
                "lastName": "Javed"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560314",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560314",
        "articleTitle": "Quantum-Enhanced Deep Q Learning with Parametrized Quantum Circuit",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37089794504,
                "preferredName": "Manjunath T D",
                "firstName": "Manjunath T",
                "lastName": "D"
            },
            {
                "id": 37085389061,
                "preferredName": "Biswajit Bhowmik",
                "firstName": "Biswajit",
                "lastName": "Bhowmik"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560099",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560099",
        "articleTitle": "Variability in Switching Characteristics of RRAM Based 1T-1R Configuration and Memory Array",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 324386429351639,
                "preferredName": "Nivetha T",
                "firstName": "Nivetha",
                "lastName": "T"
            },
            {
                "id": 37936871600,
                "preferredName": "B. Bindu",
                "firstName": "B.",
                "lastName": "Bindu"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560066",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560066",
        "articleTitle": "Performance of Well-Organized VLSI Architecture for Three Operand Binary Adder",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 653126204303256,
                "preferredName": "Essaki Baveth M",
                "firstName": "Essaki Baveth",
                "lastName": "M"
            },
            {
                "id": 953208453407314,
                "preferredName": "Siva Arumugam R",
                "firstName": "Siva Arumugam",
                "lastName": "R"
            },
            {
                "id": 476029756947209,
                "preferredName": "Kumaravel Ravi V",
                "firstName": "Kumaravel",
                "lastName": "Ravi V"
            },
            {
                "id": 155412592966178,
                "preferredName": "Vivek Anand I",
                "firstName": "Vivek Anand",
                "lastName": "I"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560137",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560137",
        "articleTitle": "Design and Performance Analysis of 10T SRAM Cell Using Dopingless Vertical Nanowire Tunnel FET with NC Effect",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37089283928,
                "preferredName": "Anjana Bhardwaj",
                "firstName": "Anjana",
                "lastName": "Bhardwaj"
            },
            {
                "id": 37085348145,
                "preferredName": "Pradeep Kumar",
                "firstName": "Pradeep",
                "lastName": "Kumar"
            },
            {
                "id": 37853003500,
                "preferredName": "Balwinder Raj",
                "firstName": "Balwinder",
                "lastName": "Raj"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560106",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560106",
        "articleTitle": "Impact of Clock-Gating on ALU Optimized RISC-V Microarchitectures for Low Power Applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 448537782968593,
                "preferredName": "Srujan Sathish",
                "firstName": "Srujan",
                "lastName": "Sathish"
            },
            {
                "id": 119095907159360,
                "preferredName": "Prajwal N",
                "firstName": "Prajwal",
                "lastName": "N"
            },
            {
                "id": 748864390217144,
                "preferredName": "Akshaya R",
                "firstName": "Akshaya",
                "lastName": "R"
            },
            {
                "id": 807780508013708,
                "preferredName": "Kaustubha",
                "firstName": null,
                "lastName": "Kaustubha"
            },
            {
                "id": 37089098377,
                "preferredName": "Sudeendra Kumar",
                "firstName": "Sudeendra",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560139",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560139",
        "articleTitle": "Analysis of Selected Load Balancing Algorithms in Containerized Cloud Environment for Microservices",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 221422151417818,
                "preferredName": "Divarshana Saxena",
                "firstName": "Divarshana",
                "lastName": "Saxena"
            },
            {
                "id": 37085389061,
                "preferredName": "Biswajit Bhowmik",
                "firstName": "Biswajit",
                "lastName": "Bhowmik"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560263",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560263",
        "articleTitle": "FPGA Accelerated Convolutional Neural Network for Detection of Cardiac Arrhythmia",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37086586453,
                "preferredName": "Soumyashree Mangaraj",
                "firstName": "Soumyashree",
                "lastName": "Mangaraj"
            },
            {
                "id": 409193725887737,
                "preferredName": "Pawan Oraon",
                "firstName": "Pawan",
                "lastName": "Oraon"
            },
            {
                "id": 38119889000,
                "preferredName": "Samit Ari",
                "firstName": "Samit",
                "lastName": "Ari"
            },
            {
                "id": 275912537145146,
                "preferredName": "Ayas Kanta Swain",
                "firstName": "Ayas Kanta",
                "lastName": "Swain"
            },
            {
                "id": 37088523300,
                "preferredName": "Kamalakanta Mahapatra",
                "firstName": "Kamalakanta",
                "lastName": "Mahapatra"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560302",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560302",
        "articleTitle": "Deep Learning Based Graph Neural Network Technique for Hardware Trojan Detection at Register Transfer Level",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 378396649597624,
                "preferredName": "Anindita Chattopadhyay",
                "firstName": "Anindita",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 571883174392966,
                "preferredName": "Siddharth Bisariya",
                "firstName": "Siddharth",
                "lastName": "Bisariya"
            },
            {
                "id": 492467985222704,
                "preferredName": "Anantram Patel",
                "firstName": "Anantram",
                "lastName": "Patel"
            },
            {
                "id": 37085402785,
                "preferredName": "Sowmya Sunkara",
                "firstName": "Sowmya",
                "lastName": "Sunkara"
            },
            {
                "id": 37088423672,
                "preferredName": "Vijay Kumar Sutrakar",
                "firstName": "Vijay Kumar",
                "lastName": "Sutrakar"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560269",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560269",
        "articleTitle": "Towards Scalability and Performance: Framework for Heterogeneous Cluster Integration in Deep Learning Accelerators",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 774908771000900,
                "preferredName": "K Bhagirath",
                "firstName": "K",
                "lastName": "Bhagirath"
            },
            {
                "id": 522438526127838,
                "preferredName": "Dheeraj Pant",
                "firstName": "Dheeraj",
                "lastName": "Pant"
            },
            {
                "id": 38542761700,
                "preferredName": "Abhishek Tiwari",
                "firstName": "Abhishek",
                "lastName": "Tiwari"
            },
            {
                "id": 335750105505027,
                "preferredName": "Vivek Khaneja",
                "firstName": "Vivek",
                "lastName": "Khaneja"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560174",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560174",
        "articleTitle": "Design and Implementation of an Efficient 32-Bit Fixed-Point Newton-Raphson Division-Based Reciprocal Computing Unit",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 428119076036128,
                "preferredName": "Chiranthgynan S Aragula",
                "firstName": "Chiranthgynan S",
                "lastName": "Aragula"
            },
            {
                "id": 255129336663688,
                "preferredName": "Budi Preethi",
                "firstName": "Budi",
                "lastName": "Preethi"
            },
            {
                "id": 37087466263,
                "preferredName": "Chinthala Ramesh",
                "firstName": "Chinthala",
                "lastName": "Ramesh"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560125",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560125",
        "articleTitle": "Back Page",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": []
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560286",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560286",
        "articleTitle": "Message from General Chair",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 739905320258999,
                "preferredName": "Navin Kumar",
                "firstName": "Navin",
                "lastName": "Kumar"
            },
            {
                "id": 38237506700,
                "preferredName": "Ayan Datta",
                "firstName": "Ayan",
                "lastName": "Datta"
            },
            {
                "id": 37407917100,
                "preferredName": "Mufti Mahmud",
                "firstName": "Mufti",
                "lastName": "Mahmud"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560303",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560303",
        "articleTitle": "About the Conference",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": []
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560203",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560203",
        "articleTitle": "Commitee",
        "volume": null,
        "issue": null,
        "startPage": "5",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": []
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560287",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560287",
        "articleTitle": "Message from TPC Co-Chairs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": [
            {
                "id": 37085870644,
                "preferredName": "Sandeep Singh Chauhan",
                "firstName": "Sandeep",
                "lastName": "Singh Chauhan"
            },
            {
                "id": 885820761256493,
                "preferredName": "Aloke Das",
                "firstName": "Aloke",
                "lastName": "Das"
            },
            {
                "id": 965640475836679,
                "preferredName": "Chintala Ramesh",
                "firstName": "Chintala",
                "lastName": "Ramesh"
            },
            {
                "id": 37085648695,
                "preferredName": "Javed GS",
                "firstName": "Javed",
                "lastName": "GS"
            },
            {
                "id": 37089923969,
                "preferredName": "Upendra Mohan Bhatt",
                "firstName": "Upendra",
                "lastName": "Mohan Bhatt"
            }
        ]
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560179",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560179",
        "articleTitle": "Keynote Speakers",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "17",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": []
    },
    {
        "publicationNumber": "10560064",
        "doi": "10.1109/VLSISATA61709.2024.10560239",
        "publicationYear": "2024",
        "publicationDate": "17-18 May 2024",
        "articleNumber": "10560239",
        "articleTitle": "Cover Page",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)",
        "authors": []
    }
]