<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <name preferredWidth="344" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Qsys Interconnect,Library/Basic Functions/On Chip Memory,Project,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Basic Functions,Library,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Library/University Program/Generic IO,Library/University Program" />
 <window width="1920" height="1030" x="0" y="0" />
 <generation synthesis="VHDL" />
</preferences>
