; ModuleID = '<stdin>'
source_filename = "<stdin>"
target triple = "x86_64-unknown"

define <2 x double> @test_v2f64(<2 x double> %a, <2 x double> %b) #0 {
  %1 = shufflevector <2 x double> %a, <2 x double> %b, <2 x i32> <i32 0, i32 2>
  %2 = shufflevector <2 x double> %a, <2 x double> %b, <2 x i32> <i32 1, i32 3>
  %3 = fadd <2 x double> %1, %2
  ret <2 x double> %3
}

define <4 x float> @test_v4f32(<4 x float> %a, <4 x float> %b) #0 {
  %1 = shufflevector <4 x float> %a, <4 x float> %b, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
  %2 = shufflevector <4 x float> %a, <4 x float> %b, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
  %3 = fadd <4 x float> %1, %2
  ret <4 x float> %3
}

define <2 x i64> @test_v2i64(<2 x i64> %a, <2 x i64> %b) #0 {
  %1 = shufflevector <2 x i64> %a, <2 x i64> %b, <2 x i32> <i32 0, i32 2>
  %2 = shufflevector <2 x i64> %a, <2 x i64> %b, <2 x i32> <i32 1, i32 3>
  %3 = add <2 x i64> %1, %2
  ret <2 x i64> %3
}

define <4 x i32> @test_v4i32(<4 x i32> %a, <4 x i32> %b) #0 {
  %1 = shufflevector <4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
  %2 = shufflevector <4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
  %3 = add <4 x i32> %1, %2
  ret <4 x i32> %3
}

define <8 x i16> @test_v8i16(<8 x i16> %a, <8 x i16> %b) #0 {
  %1 = shufflevector <8 x i16> %a, <8 x i16> %b, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
  %2 = shufflevector <8 x i16> %a, <8 x i16> %b, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
  %3 = add <8 x i16> %1, %2
  ret <8 x i16> %3
}

define <4 x double> @test_v4f64(<4 x double> %a, <4 x double> %b) #0 {
  %1 = shufflevector <4 x double> %a, <4 x double> %b, <4 x i32> <i32 0, i32 4, i32 2, i32 6>
  %2 = shufflevector <4 x double> %a, <4 x double> %b, <4 x i32> <i32 1, i32 5, i32 3, i32 7>
  %3 = fadd <4 x double> %1, %2
  ret <4 x double> %3
}

define <8 x float> @test_v8f32(<8 x float> %a, <8 x float> %b) #0 {
  %1 = shufflevector <8 x float> %a, <8 x float> %b, <8 x i32> <i32 0, i32 2, i32 8, i32 10, i32 4, i32 6, i32 12, i32 14>
  %2 = shufflevector <8 x float> %a, <8 x float> %b, <8 x i32> <i32 1, i32 3, i32 9, i32 11, i32 5, i32 7, i32 13, i32 15>
  %3 = fadd <8 x float> %1, %2
  ret <8 x float> %3
}

define <4 x i64> @test_v4i64(<4 x i64> %a, <4 x i64> %b) #0 {
  %1 = shufflevector <4 x i64> %a, <4 x i64> %b, <4 x i32> <i32 0, i32 4, i32 2, i32 6>
  %2 = shufflevector <4 x i64> %a, <4 x i64> %b, <4 x i32> <i32 1, i32 5, i32 3, i32 7>
  %3 = add <4 x i64> %1, %2
  ret <4 x i64> %3
}

define <8 x i32> @test_v8i32(<8 x i32> %a, <8 x i32> %b) #0 {
  %1 = shufflevector <8 x i32> %a, <8 x i32> %b, <8 x i32> <i32 0, i32 2, i32 8, i32 10, i32 4, i32 6, i32 12, i32 14>
  %2 = shufflevector <8 x i32> %a, <8 x i32> %b, <8 x i32> <i32 1, i32 3, i32 9, i32 11, i32 5, i32 7, i32 13, i32 15>
  %3 = add <8 x i32> %1, %2
  ret <8 x i32> %3
}

define <16 x i16> @test_v16i16(<16 x i16> %a, <16 x i16> %b) #0 {
  %1 = shufflevector <16 x i16> %a, <16 x i16> %b, <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 8, i32 10, i32 12, i32 14, i32 24, i32 26, i32 28, i32 30>
  %2 = shufflevector <16 x i16> %a, <16 x i16> %b, <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 9, i32 11, i32 13, i32 15, i32 25, i32 27, i32 29, i32 31>
  %3 = add <16 x i16> %1, %2
  ret <16 x i16> %3
}

attributes #0 = { "target-cpu"="core-avx2" }
