$comment
	File created using the following command:
		vcd file class04_activity01.msim.vcd -direction
$end
$date
	Tue Sep 12 12:14:50 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_LEDR [9] $end
$var wire 1 _ ww_LEDR [8] $end
$var wire 1 ` ww_LEDR [7] $end
$var wire 1 a ww_LEDR [6] $end
$var wire 1 b ww_LEDR [5] $end
$var wire 1 c ww_LEDR [4] $end
$var wire 1 d ww_LEDR [3] $end
$var wire 1 e ww_LEDR [2] $end
$var wire 1 f ww_LEDR [1] $end
$var wire 1 g ww_LEDR [0] $end
$var wire 1 h ww_EntradaB_ULA [7] $end
$var wire 1 i ww_EntradaB_ULA [6] $end
$var wire 1 j ww_EntradaB_ULA [5] $end
$var wire 1 k ww_EntradaB_ULA [4] $end
$var wire 1 l ww_EntradaB_ULA [3] $end
$var wire 1 m ww_EntradaB_ULA [2] $end
$var wire 1 n ww_EntradaB_ULA [1] $end
$var wire 1 o ww_EntradaB_ULA [0] $end
$var wire 1 p ww_Palavra_Controle [5] $end
$var wire 1 q ww_Palavra_Controle [4] $end
$var wire 1 r ww_Palavra_Controle [3] $end
$var wire 1 s ww_Palavra_Controle [2] $end
$var wire 1 t ww_Palavra_Controle [1] $end
$var wire 1 u ww_Palavra_Controle [0] $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 { \KEY[0]~input_o\ $end
$var wire 1 | \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 } \PC|DOUT[0]~0_combout\ $end
$var wire 1 ~ \incrementaPC|Add0~1_sumout\ $end
$var wire 1 !! \incrementaPC|Add0~2\ $end
$var wire 1 "! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 #! \incrementaPC|Add0~6\ $end
$var wire 1 $! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 %! \incrementaPC|Add0~10\ $end
$var wire 1 &! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 '! \incrementaPC|Add0~14\ $end
$var wire 1 (! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 )! \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 *! \incrementaPC|Add0~18\ $end
$var wire 1 +! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ,! \incrementaPC|Add0~22\ $end
$var wire 1 -! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 .! \incrementaPC|Add0~26\ $end
$var wire 1 /! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 0! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 1! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 2! \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 3! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 4! \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 5! \ROM1|memROM~1_combout\ $end
$var wire 1 6! \DEC|Equal5~1_combout\ $end
$var wire 1 7! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 8! \DEC|Equal5~0_combout\ $end
$var wire 1 9! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 :! \ROM1|memROM~7_combout\ $end
$var wire 1 ;! \ROM1|memROM~3_combout\ $end
$var wire 1 <! \ROM1|memROM~5_combout\ $end
$var wire 1 =! \DEC|saida[0]~3_combout\ $end
$var wire 1 >! \RAM1|ram~88_combout\ $end
$var wire 1 ?! \RAM1|ram~17_q\ $end
$var wire 1 @! \ROM1|memROM~4_combout\ $end
$var wire 1 A! \RAM1|ram~89_combout\ $end
$var wire 1 B! \RAM1|ram~25_q\ $end
$var wire 1 C! \RAM1|ram~90_combout\ $end
$var wire 1 D! \ULA1|Add0~34_cout\ $end
$var wire 1 E! \ULA1|Add0~1_sumout\ $end
$var wire 1 F! \RAM1|ram~81_combout\ $end
$var wire 1 G! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 H! \DEC|saida[3]~4_combout\ $end
$var wire 1 I! \ROM1|memROM~2_combout\ $end
$var wire 1 J! \ROM1|memROM~0_combout\ $end
$var wire 1 K! \DEC|saida[4]~1_combout\ $end
$var wire 1 L! \ROM1|memROM~6_combout\ $end
$var wire 1 M! \RAM1|ram~26_q\ $end
$var wire 1 N! \RAM1|ram~18_q\ $end
$var wire 1 O! \RAM1|ram~91_combout\ $end
$var wire 1 P! \ULA1|Add0~2\ $end
$var wire 1 Q! \ULA1|Add0~5_sumout\ $end
$var wire 1 R! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 S! \RAM1|ram~27_q\ $end
$var wire 1 T! \RAM1|ram~19_q\ $end
$var wire 1 U! \RAM1|ram~82_combout\ $end
$var wire 1 V! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 W! \RAM1|ram~92_combout\ $end
$var wire 1 X! \ULA1|Add0~6\ $end
$var wire 1 Y! \ULA1|Add0~9_sumout\ $end
$var wire 1 Z! \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 [! \DEC|saida[4]~2_combout\ $end
$var wire 1 \! \RAM1|ram~20_q\ $end
$var wire 1 ]! \RAM1|ram~28_q\ $end
$var wire 1 ^! \RAM1|ram~83_combout\ $end
$var wire 1 _! \RAM1|ram~93_combout\ $end
$var wire 1 `! \ULA1|Add0~10\ $end
$var wire 1 a! \ULA1|Add0~13_sumout\ $end
$var wire 1 b! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 c! \RAM1|ram~29_q\ $end
$var wire 1 d! \RAM1|ram~21_q\ $end
$var wire 1 e! \RAM1|ram~84_combout\ $end
$var wire 1 f! \RAM1|ram~94_combout\ $end
$var wire 1 g! \ULA1|Add0~14\ $end
$var wire 1 h! \ULA1|Add0~17_sumout\ $end
$var wire 1 i! \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 j! \RAM1|ram~30_q\ $end
$var wire 1 k! \RAM1|ram~22_q\ $end
$var wire 1 l! \RAM1|ram~85_combout\ $end
$var wire 1 m! \RAM1|ram~95_combout\ $end
$var wire 1 n! \ULA1|Add0~18\ $end
$var wire 1 o! \ULA1|Add0~21_sumout\ $end
$var wire 1 p! \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 q! \RAM1|ram~31_q\ $end
$var wire 1 r! \RAM1|ram~23_q\ $end
$var wire 1 s! \RAM1|ram~86_combout\ $end
$var wire 1 t! \RAM1|ram~96_combout\ $end
$var wire 1 u! \ULA1|Add0~22\ $end
$var wire 1 v! \ULA1|Add0~25_sumout\ $end
$var wire 1 w! \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 x! \RAM1|ram~24_q\ $end
$var wire 1 y! \RAM1|ram~32_q\ $end
$var wire 1 z! \RAM1|ram~87_combout\ $end
$var wire 1 {! \RAM1|ram~97_combout\ $end
$var wire 1 |! \ULA1|Add0~26\ $end
$var wire 1 }! \ULA1|Add0~29_sumout\ $end
$var wire 1 ~! \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 !" \DEC|saida[4]~0_combout\ $end
$var wire 1 "" \REGA|DOUT\ [7] $end
$var wire 1 #" \REGA|DOUT\ [6] $end
$var wire 1 $" \REGA|DOUT\ [5] $end
$var wire 1 %" \REGA|DOUT\ [4] $end
$var wire 1 &" \REGA|DOUT\ [3] $end
$var wire 1 '" \REGA|DOUT\ [2] $end
$var wire 1 (" \REGA|DOUT\ [1] $end
$var wire 1 )" \REGA|DOUT\ [0] $end
$var wire 1 *" \PC|DOUT\ [8] $end
$var wire 1 +" \PC|DOUT\ [7] $end
$var wire 1 ," \PC|DOUT\ [6] $end
$var wire 1 -" \PC|DOUT\ [5] $end
$var wire 1 ." \PC|DOUT\ [4] $end
$var wire 1 /" \PC|DOUT\ [3] $end
$var wire 1 0" \PC|DOUT\ [2] $end
$var wire 1 1" \PC|DOUT\ [1] $end
$var wire 1 2" \PC|DOUT\ [0] $end
$var wire 1 3" \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 4" \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 5" \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 6" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 7" \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 8" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 9" \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 :" \DEC|ALT_INV_Equal5~1_combout\ $end
$var wire 1 ;" \DEC|ALT_INV_saida[0]~3_combout\ $end
$var wire 1 <" \DEC|ALT_INV_Equal5~0_combout\ $end
$var wire 1 =" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 >" \RAM1|ALT_INV_ram~97_combout\ $end
$var wire 1 ?" \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 @" \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 A" \RAM1|ALT_INV_ram~94_combout\ $end
$var wire 1 B" \RAM1|ALT_INV_ram~93_combout\ $end
$var wire 1 C" \DEC|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 D" \RAM1|ALT_INV_ram~92_combout\ $end
$var wire 1 E" \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 F" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 G" \RAM1|ALT_INV_ram~90_combout\ $end
$var wire 1 H" \RAM1|ALT_INV_ram~87_combout\ $end
$var wire 1 I" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 J" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 K" \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 L" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 M" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 N" \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 Q" \RAM1|ALT_INV_ram~84_combout\ $end
$var wire 1 R" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~83_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~82_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 ^" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 _" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 `" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 a" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 b" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 d" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 e" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 f" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 g" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 h" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 i" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 j" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 k" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 l" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 m" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 n" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 o" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 p" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 q" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 r" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 s" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 t" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 u" \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
xv
xw
xx
xy
xz
0{
0|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
18!
09!
0:!
0;!
1<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
1H!
0I!
0J!
1K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
1X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
0<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
0_"
0`"
1a"
1b"
0c"
1d"
x*
x+
x,
0-
xQ
xR
xS
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
1p
1q
1r
0s
0t
0u
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
0"
0#
0$
0%
0&
1'
0(
0)
1.
0/
00
01
02
03
04
05
06
07
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#10000
1-
1T
1{
1|
12"
17!
1'"
1Z!
0s"
09"
0m"
0}
1~
08!
1:!
0<!
1=!
0@!
1I!
0Y!
1`!
0b"
1`"
0;"
1_"
0="
1<"
1e
1]
0a!
1g!
1;!
1>!
0V!
1Y!
0K!
15
1F
0h!
1n!
0a"
1u
0p
0>!
1A!
0o!
1u!
1=
08
0q
0m
0v!
1|!
09
0'
0}!
#20000
0-
0T
0{
0|
#30000
1-
1T
1{
1|
02"
11"
11!
07!
1S!
0X"
19"
08"
0l"
1m"
1}
18!
1<!
0=!
0A!
0I!
1L!
1U!
1W!
0D"
0W"
0F"
1b"
1;"
0_"
0<"
1\
0]
1E!
0P!
1G!
1R!
0U!
0W!
1K!
1Q!
0X!
0F
1E
1D"
1W"
0u
1p
0Y!
0Q!
0=
18
1q
1n
1o
19
1)
1(
#40000
0-
0T
0{
0|
#50000
1-
1T
1{
1|
12"
17!
1)"
1("
0'"
0Z!
1s"
0t"
0u"
09"
0m"
0}
0~
1!!
08!
0:!
0<!
1=!
1I!
0L!
0E!
1P!
1Q!
1Y!
0`!
1F"
0b"
0;"
1_"
1="
1<"
0e
1f
1g
1]
1a!
0g!
0Q!
1X!
1"!
1E!
0G!
0;!
0R!
1U!
1W!
1A!
0K!
1Q!
17
16
05
1F
0Y!
1`!
1h!
0n!
0D"
0W"
1a"
1u
0p
1>!
0A!
0U!
0W!
1V!
1Y!
0`!
1o!
0u!
0a!
1g!
1=
08
1D"
1W"
0q
0n
0o
0h!
1n!
1v!
0|!
1a!
0g!
0V!
0Y!
1`!
09
0)
0(
1h!
0n!
1}!
0o!
1u!
1m
0a!
1g!
0v!
1|!
1o!
0u!
1'
0h!
1n!
0m
1v!
0|!
0}!
0o!
1u!
0'
1}!
0v!
1|!
0}!
#60000
0-
0T
0{
0|
#70000
1-
1T
1{
1|
02"
01"
10"
10!
01!
07!
1?!
1N!
0["
0^"
19"
18"
07"
0k"
1l"
1m"
1}
0!!
0"!
1#!
0H!
1K!
1[!
1!"
16!
0=!
0>!
0I!
1J!
1C!
1F!
1O!
1R!
0E"
0\"
0G"
0d"
1b"
1;"
0:"
0C"
1[
0\
0]
1$!
1"!
0#!
0D!
1Y!
0`!
1a!
0g!
1h!
0n!
1o!
0u!
1v!
0|!
1}!
1G!
0F
0E
1D
0$!
1n
0u
1_
1s
1t
1q
0^
0r
0}!
0v!
0o!
0h!
0a!
0E!
1(
0=
1<
1;
0:
19
1/
0.
1o
1)
#80000
0-
0T
0{
0|
#90000
1-
1T
1{
1|
12"
17!
0)"
1'"
1Z!
0s"
1u"
09"
0m"
0}
1~
1E!
0P!
0Y!
1`!
1e
0g
1]
1a!
0Q!
07
15
1F
#100000
0-
0T
0{
0|
#110000
1-
1T
1{
1|
02"
11"
11!
07!
1)"
0("
0'"
0Z!
1&"
0r"
1s"
1t"
0u"
19"
08"
0l"
1m"
1}
06!
1:!
1I!
0E!
1P!
1Q!
0X!
1Y!
0`!
0a!
1g!
0b"
0="
1:"
1d
0e
0f
1g
1\
0]
1h!
1a!
0g!
0Y!
0Q!
1X!
1D!
1E!
0P!
1Q!
0X!
1Y!
0a!
1g!
0h!
1n!
1o!
1v!
1}!
1;!
17
06
05
14
0F
1E
0Y!
1`!
1h!
0n!
0a"
0_
0s
0o!
1u!
0h!
1n!
1Y!
0`!
0Q!
0E!
1P!
0C!
0F!
0O!
0R!
1U!
1W!
1o!
0u!
1a!
0/
0;
1Q!
0a!
0o!
1u!
0v!
1|!
0D"
0W"
1E"
1\"
1G"
1v!
0|!
1E!
0G!
0Q!
1X!
1V!
0Y!
0}!
0v!
1|!
1}!
0n
0}!
1Y!
0(
1m
0o
0)
1'
#120000
0-
0T
0{
0|
#130000
1-
1T
1{
1|
12"
17!
1'"
1Z!
0&"
1r"
0s"
09"
0m"
0}
0~
1!!
0:!
0I!
0J!
0Y!
1`!
1a!
0g!
1d"
1b"
1="
0d
1e
1]
1h!
0n!
0a!
1g!
0"!
1#!
0;!
0K!
0!"
15
04
1F
1$!
0h!
1n!
1o!
0u!
1a"
1C!
1F!
1O!
1R!
0U!
0W!
1v!
0|!
0o!
1u!
1D"
1W"
0E"
0\"
0G"
0t
0q
0v!
1|!
1}!
0E!
1G!
1Q!
0X!
0V!
1Y!
0<
09
0}!
1n
0Y!
1(
0m
1o
1)
0'
#140000
0-
0T
0{
0|
#150000
1-
1T
1{
1|
02"
01"
00"
1/"
00!
01!
07!
19!
06"
19"
18"
17"
0j"
1k"
1l"
1m"
1}
0!!
1"!
0#!
0$!
1%!
1Z
0[
0\
0]
1&!
1$!
0%!
0"!
0F
0E
0D
1C
0&!
#160000
0-
0T
0{
0|
#170000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#180000
0-
0T
0{
0|
#190000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1\
0]
0F
1E
#200000
0-
0T
0{
0|
#210000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
1]
1"!
1F
#220000
0-
0T
0{
0|
#230000
1-
1T
1{
1|
02"
01"
10"
10!
01!
07!
19"
18"
07"
0k"
1l"
1m"
1}
0!!
0"!
1#!
1[
0\
0]
0$!
1%!
1"!
0#!
0F
0E
1D
1$!
0%!
1&!
0&!
#240000
0-
0T
0{
0|
#250000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#260000
0-
0T
0{
0|
#270000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1\
0]
0F
1E
#280000
0-
0T
0{
0|
#290000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
1]
0"!
1#!
1F
0$!
1%!
1&!
#300000
0-
0T
0{
0|
#310000
1-
1T
1{
1|
02"
01"
00"
0/"
1."
00!
01!
13!
07!
09!
16"
19"
05"
18"
17"
0i"
1j"
1k"
1l"
1m"
1}
0!!
1"!
0#!
1$!
0%!
0&!
1'!
0[!
05!
18!
1<!
1@!
1H!
1K!
0`"
0_"
0<"
1c"
1C"
1Y
0Z
0[
0\
0]
1(!
1&!
0'!
0$!
0"!
08!
0<!
0@!
0H!
0K!
1[!
1E!
0Q!
1X!
0F!
0R!
0C!
0G!
0O!
1V!
1Y!
0`!
0F
0E
0D
0C
1B
0(!
1E"
1G"
1\"
0C"
1`"
1_"
1<"
1q
1^
1r
1p
1a!
0g!
0Y!
1`!
1F!
1R!
1C!
1O!
0V!
1Y!
1:
19
18
1.
0a!
1g!
1h!
0n!
0E"
0G"
0\"
1m
0o
0n
0q
0^
0r
0p
1G!
0E!
1Q!
0X!
1o!
0u!
0h!
1n!
0)
0(
1'
0:
09
08
0.
0m
1n
0o!
1u!
1v!
0|!
0Y!
1(
0'
1}!
0v!
1|!
1o
0}!
1)
#320000
0-
0T
0{
0|
#330000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1:!
1I!
0b"
0="
1]
1F
#340000
0-
0T
0{
0|
#350000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
0I!
1b"
1\
0]
0F
1E
#360000
0-
0T
0{
0|
#370000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
0:!
1I!
0b"
1="
1]
1"!
1F
#380000
0-
0T
0{
0|
#390000
1-
1T
1{
1|
02"
01"
10"
10!
01!
07!
19"
18"
07"
0k"
1l"
1m"
1}
0!!
0"!
1#!
0I!
1J!
0d"
1b"
1[
0\
0]
1$!
1"!
0#!
0F
0E
1D
0$!
#400000
0-
0T
0{
0|
#410000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#420000
0-
0T
0{
0|
#430000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1:!
1I!
0b"
0="
1\
0]
0F
1E
#440000
0-
0T
0{
0|
#450000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
0:!
0I!
0J!
1d"
1b"
1="
1]
0"!
1#!
1F
1$!
#460000
0-
0T
0{
0|
#470000
1-
1T
1{
1|
02"
01"
00"
1/"
00!
01!
07!
19!
06"
19"
18"
17"
0j"
1k"
1l"
1m"
1}
0!!
1"!
0#!
0$!
1%!
1Z
0[
0\
0]
0&!
1'!
1$!
0%!
0"!
0F
0E
0D
1C
1&!
0'!
1(!
0(!
#480000
0-
0T
0{
0|
#490000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#500000
0-
0T
0{
0|
#510000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1\
0]
0F
1E
#520000
0-
0T
0{
0|
#530000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
1]
1"!
1F
#540000
0-
0T
0{
0|
#550000
1-
1T
1{
1|
02"
01"
10"
10!
01!
07!
19"
18"
07"
0k"
1l"
1m"
1}
0!!
0"!
1#!
1[
0\
0]
0$!
1%!
1"!
0#!
0F
0E
1D
1$!
0%!
0&!
1'!
1(!
1&!
0'!
0(!
#560000
0-
0T
0{
0|
#570000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#580000
0-
0T
0{
0|
#590000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1\
0]
0F
1E
#600000
0-
0T
0{
0|
#610000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
1]
0"!
1#!
1F
0$!
1%!
0&!
1'!
1(!
#620000
0-
0T
0{
0|
#630000
1-
1T
1{
1|
02"
01"
00"
0/"
0."
1-"
1)!
00!
01!
03!
07!
09!
16"
19"
15"
18"
17"
0h"
1i"
1j"
1k"
1l"
1m"
1}
0!!
1"!
0#!
1$!
0%!
1&!
0'!
0(!
1*!
1X
0Y
0Z
0[
0\
0]
1+!
1(!
0*!
0&!
0$!
0"!
0F
0E
0D
0C
0B
1A
0+!
#640000
0-
0T
0{
0|
#650000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1:!
1I!
0b"
0="
1]
1F
#660000
0-
0T
0{
0|
#670000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
0I!
1b"
1\
0]
0F
1E
#680000
0-
0T
0{
0|
#690000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
0:!
1I!
0b"
1="
1]
1"!
1F
#700000
0-
0T
0{
0|
#710000
1-
1T
1{
1|
02"
01"
10"
10!
01!
07!
19"
18"
07"
0k"
1l"
1m"
1}
0!!
0"!
1#!
0I!
1J!
0d"
1b"
1[
0\
0]
1$!
1"!
0#!
0F
0E
1D
0$!
#720000
0-
0T
0{
0|
#730000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#740000
0-
0T
0{
0|
#750000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1:!
1I!
0b"
0="
1\
0]
0F
1E
#760000
0-
0T
0{
0|
#770000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
0:!
0I!
0J!
1d"
1b"
1="
1]
0"!
1#!
1F
1$!
#780000
0-
0T
0{
0|
#790000
1-
1T
1{
1|
02"
01"
00"
1/"
00!
01!
07!
19!
06"
19"
18"
17"
0j"
1k"
1l"
1m"
1}
0!!
1"!
0#!
0$!
1%!
1Z
0[
0\
0]
1&!
1$!
0%!
0"!
0F
0E
0D
1C
0&!
#800000
0-
0T
0{
0|
#810000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#820000
0-
0T
0{
0|
#830000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1\
0]
0F
1E
#840000
0-
0T
0{
0|
#850000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
1]
1"!
1F
#860000
0-
0T
0{
0|
#870000
1-
1T
1{
1|
02"
01"
10"
10!
01!
07!
19"
18"
07"
0k"
1l"
1m"
1}
0!!
0"!
1#!
1[
0\
0]
0$!
1%!
1"!
0#!
0F
0E
1D
1$!
0%!
1&!
0&!
#880000
0-
0T
0{
0|
#890000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1]
1F
#900000
0-
0T
0{
0|
#910000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
1\
0]
0F
1E
#920000
0-
0T
0{
0|
#930000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
0~
1!!
1]
0"!
1#!
1F
0$!
1%!
1&!
#940000
0-
0T
0{
0|
#950000
1-
1T
1{
1|
02"
01"
00"
0/"
1."
00!
01!
13!
07!
09!
16"
19"
05"
18"
17"
0i"
1j"
1k"
1l"
1m"
1}
0!!
1"!
0#!
1$!
0%!
0&!
1'!
1Y
0Z
0[
0\
0]
0(!
1*!
1&!
0'!
0$!
0"!
0F
0E
0D
0C
1B
1(!
0*!
1+!
0+!
#960000
0-
0T
0{
0|
#970000
1-
1T
1{
1|
12"
17!
09"
0m"
0}
1~
1:!
1I!
0b"
0="
1]
1F
#980000
0-
0T
0{
0|
#990000
1-
1T
1{
1|
02"
11"
11!
07!
19"
08"
0l"
1m"
1}
0I!
1b"
1\
0]
0F
1E
#1000000
