/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _00_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 7'h00;
    else _00_ <= { in_data[17:15], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign out_data[6:0] = _00_;
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } && in_data[52:49];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } && { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[177:163] && in_data[152:138];
  assign celloutsig_1_1z = { in_data[122:107], celloutsig_1_0z, celloutsig_1_0z } && in_data[156:139];
  assign celloutsig_1_2z = in_data[109:97] && { in_data[186:178], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[179:140], celloutsig_1_0z, celloutsig_1_3z } && { in_data[187:151], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } && { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_5z } && { in_data[106], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z } && in_data[147:143];
  assign celloutsig_1_11z = { in_data[109:97], celloutsig_1_3z, celloutsig_1_6z } && { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_12z = { in_data[132:129], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z } && { in_data[128:123], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_14z = { in_data[164:163], celloutsig_1_10z, celloutsig_1_5z } && { celloutsig_1_4z[3:1], celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_13z } && { celloutsig_1_4z[4:2], celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z } && { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_16z } && { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_8z } && { in_data[179:165], celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[26:22] < in_data[25:21];
  assign celloutsig_0_4z = in_data[73:68] < { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[121], celloutsig_1_0z, celloutsig_1_1z } < { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[33:25], celloutsig_0_0z } < in_data[90:81];
  assign celloutsig_1_6z = { celloutsig_1_4z[4:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } < { in_data[184:182], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[160:151], celloutsig_1_3z, celloutsig_1_0z } < { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[24:23], celloutsig_0_0z } < in_data[90:88];
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_4z } < { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_13z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_4z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_4z = in_data[162:158];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
