

================================================================
== Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.088 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       41|       41|  0.410 us|  0.410 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dct_1d_1_fu_154  |dct_1d_1  |        9|        9|  90.000 ns|  90.000 ns|    4|    4|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |       39|       39|        12|          4|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   28|    1257|    945|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     70|    -|
|Register         |        -|    -|     148|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    1405|   1043|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+----+------+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------+----------+---------+----+------+-----+-----+
    |grp_dct_1d_1_fu_154  |dct_1d_1  |        0|  28|  1257|  945|    0|
    +---------------------+----------+---------+----+------+-----+-----+
    |Total                |          |        0|  28|  1257|  945|    0|
    +---------------------+----------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_195_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln39_fu_177_p2  |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_46                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buf_2d_in_1_load_reg_271          |  16|   0|   16|          0|
    |buf_2d_in_2_load_reg_276          |  16|   0|   16|          0|
    |buf_2d_in_3_load_reg_281          |  16|   0|   16|          0|
    |buf_2d_in_4_load_reg_286          |  16|   0|   16|          0|
    |buf_2d_in_5_load_reg_291          |  16|   0|   16|          0|
    |buf_2d_in_6_load_reg_296          |  16|   0|   16|          0|
    |buf_2d_in_7_load_reg_301          |  16|   0|   16|          0|
    |buf_2d_in_load_reg_266            |  16|   0|   16|          0|
    |grp_dct_1d_1_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_216                       |   4|   0|    4|          0|
    |i_fu_46                           |   4|   0|    4|          0|
    |icmp_ln39_reg_222                 |   1|   0|    1|          0|
    |icmp_ln39_reg_222_pp0_iter1_reg   |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 148|   0|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop|  return value|
|buf_2d_in_address0    |  out|    3|   ap_memory|                  buf_2d_in|         array|
|buf_2d_in_ce0         |  out|    1|   ap_memory|                  buf_2d_in|         array|
|buf_2d_in_q0          |   in|   16|   ap_memory|                  buf_2d_in|         array|
|buf_2d_in_1_address0  |  out|    3|   ap_memory|                buf_2d_in_1|         array|
|buf_2d_in_1_ce0       |  out|    1|   ap_memory|                buf_2d_in_1|         array|
|buf_2d_in_1_q0        |   in|   16|   ap_memory|                buf_2d_in_1|         array|
|buf_2d_in_2_address0  |  out|    3|   ap_memory|                buf_2d_in_2|         array|
|buf_2d_in_2_ce0       |  out|    1|   ap_memory|                buf_2d_in_2|         array|
|buf_2d_in_2_q0        |   in|   16|   ap_memory|                buf_2d_in_2|         array|
|buf_2d_in_3_address0  |  out|    3|   ap_memory|                buf_2d_in_3|         array|
|buf_2d_in_3_ce0       |  out|    1|   ap_memory|                buf_2d_in_3|         array|
|buf_2d_in_3_q0        |   in|   16|   ap_memory|                buf_2d_in_3|         array|
|buf_2d_in_4_address0  |  out|    3|   ap_memory|                buf_2d_in_4|         array|
|buf_2d_in_4_ce0       |  out|    1|   ap_memory|                buf_2d_in_4|         array|
|buf_2d_in_4_q0        |   in|   16|   ap_memory|                buf_2d_in_4|         array|
|buf_2d_in_5_address0  |  out|    3|   ap_memory|                buf_2d_in_5|         array|
|buf_2d_in_5_ce0       |  out|    1|   ap_memory|                buf_2d_in_5|         array|
|buf_2d_in_5_q0        |   in|   16|   ap_memory|                buf_2d_in_5|         array|
|buf_2d_in_6_address0  |  out|    3|   ap_memory|                buf_2d_in_6|         array|
|buf_2d_in_6_ce0       |  out|    1|   ap_memory|                buf_2d_in_6|         array|
|buf_2d_in_6_q0        |   in|   16|   ap_memory|                buf_2d_in_6|         array|
|buf_2d_in_7_address0  |  out|    3|   ap_memory|                buf_2d_in_7|         array|
|buf_2d_in_7_ce0       |  out|    1|   ap_memory|                buf_2d_in_7|         array|
|buf_2d_in_7_q0        |   in|   16|   ap_memory|                buf_2d_in_7|         array|
|row_outbuf_address0   |  out|    6|   ap_memory|                 row_outbuf|         array|
|row_outbuf_ce0        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_we0        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_d0         |  out|   16|   ap_memory|                 row_outbuf|         array|
|row_outbuf_address1   |  out|    6|   ap_memory|                 row_outbuf|         array|
|row_outbuf_ce1        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_we1        |  out|    1|   ap_memory|                 row_outbuf|         array|
|row_outbuf_d1         |  out|   16|   ap_memory|                 row_outbuf|         array|
+----------------------+-----+-----+------------+---------------------------+--------------+

