# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MOORE_3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Actividad3-1_Equipo3/MOORE_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:52 on Mar 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Actividad3-1_Equipo3/MOORE_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MOORE_3
# -- Compiling architecture Behavior of MOORE_3
# End time: 15:54:52 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Actividad3-1_Equipo3/tb_MOORE_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:52 on Mar 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Actividad3-1_Equipo3/tb_MOORE_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package std_logic_textio
# -- Compiling entity tb_MOORE_3
# -- Compiling architecture test_architecture of tb_MOORE_3
# End time: 15:54:52 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_MOORE_3
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_MOORE_3 
# Start time: 15:54:53 on Mar 05,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_moore_3(test_architecture)
# Loading ieee.numeric_std(body)
# Loading work.moore_3(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: 0 ps expectL_3= UUU expectR_3= UUU lLights_3_tb= UUU rLights_3_tb= UUU
#    Time: 0 ps  Iteration: 0  Instance: /tb_moore_3
# ** Note: 0 ps expectL_3= 000 expectR_3= 000 lLights_3_tb= 000 rLights_3_tb= 000
#    Time: 0 ps  Iteration: 2  Instance: /tb_moore_3
# Break key hit
# Simulation stop requested.
# End time: 15:55:35 on Mar 05,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
