{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561930138329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561930138329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 18:28:58 2019 " "Processing started: Sun Jun 30 18:28:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561930138329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561930138329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AULA15 -c AULA15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AULA15 -c AULA15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561930138329 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561930139169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arch_FSM " "Found design unit 1: FSM-arch_FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140239 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch_comparador " "Found design unit 1: Comparador-arch_comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Comparador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-arch_somador " "Found design unit 1: Somador-arch_somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deslocador-arch_deslocador " "Found design unit 1: Deslocador-arch_deslocador" {  } { { "Deslocador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Deslocador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deslocador " "Found entity 1: Deslocador" {  } { { "Deslocador.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Deslocador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-arch_BancoRegistradores " "Found design unit 1: BancoRegistradores-arch_BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/BancoRegistradores.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140269 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Final-arch_FINAL " "Found design unit 1: Final-arch_FINAL" {  } { { "Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorcargaparalela.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorcargaparalela.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorCargaParalela-arch_RegistradorCargaParalela " "Found design unit 1: RegistradorCargaParalela-arch_RegistradorCargaParalela" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140289 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorCargaParalela " "Found entity 1: RegistradorCargaParalela" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "datapath.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140289 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Final-hardware " "Found design unit 1: tb_Final-hardware" {  } { { "tb_Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_Final.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140299 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Final " "Found entity 1: tb_Final" {  } { { "tb_Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_Final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_FSM-hardware " "Found design unit 1: tb_FSM-hardware" {  } { { "tb_FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_FSM.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140309 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM " "Found entity 1: tb_FSM" {  } { { "tb_FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/tb_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561930140309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561930140309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561930140399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:controller_connections " "Elaborating entity \"FSM\" for hierarchy \"FSM:controller_connections\"" {  } { { "Final.vhd" "controller_connections" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561930140419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_atual FSM.vhd(51) " "VHDL Process Statement warning at FSM.vhd(51): signal \"estado_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561930140419 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"w\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930140419 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp0_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp0_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930140419 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp1_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp2_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp2_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp3_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"tmp3_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "md_ld FSM.vhd(41) " "VHDL Process Statement warning at FSM.vhd(41): inferring latch(es) for signal or variable \"md_ld\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "md_ld FSM.vhd(41) " "Inferred latch for \"md_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp3_ld FSM.vhd(41) " "Inferred latch for \"tmp3_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp2_ld FSM.vhd(41) " "Inferred latch for \"tmp2_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_ld FSM.vhd(41) " "Inferred latch for \"tmp1_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp0_ld FSM.vhd(41) " "Inferred latch for \"tmp0_ld\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w FSM.vhd(41) " "Inferred latch for \"w\" at FSM.vhd(41)" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561930140429 "|Final|FSM:controller_connections"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datapath_connections " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datapath_connections\"" {  } { { "Final.vhd" "Datapath_connections" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561930140429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorCargaParalela datapath:Datapath_connections\|RegistradorCargaParalela:register_tmp0 " "Elaborating entity \"RegistradorCargaParalela\" for hierarchy \"datapath:Datapath_connections\|RegistradorCargaParalela:register_tmp0\"" {  } { { "datapath.vhd" "register_tmp0" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561930140489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:controller_connections\|w " "Latch FSM:controller_connections\|w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:controller_connections\|estado_atual.S7 " "Ports D and ENA on the latch are fed by the same signal FSM:controller_connections\|estado_atual.S7" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561930141419 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561930141419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561930141789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561930141789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561930141909 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561930141909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561930141909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561930141909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561930142019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 18:29:02 2019 " "Processing ended: Sun Jun 30 18:29:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561930142019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561930142019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561930142019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561930142019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561930144089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561930144089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 18:29:03 2019 " "Processing started: Sun Jun 30 18:29:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561930144089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561930144089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AULA15 -c AULA15 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AULA15 -c AULA15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561930144089 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561930144298 ""}
{ "Info" "0" "" "Project  = AULA15" {  } {  } 0 0 "Project  = AULA15" 0 0 "Fitter" 0 0 1561930144298 ""}
{ "Info" "0" "" "Revision = AULA15" {  } {  } 0 0 "Revision = AULA15" 0 0 "Fitter" 0 0 1561930144298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1561930144458 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AULA15 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"AULA15\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561930144479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561930144528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561930144528 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561930144758 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561930144778 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561930145178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561930145178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561930145178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561930145178 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561930145188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561930145188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561930145188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561930145188 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561930145358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AULA15.sdc " "Synopsys Design Constraints File file not found: 'AULA15.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561930145358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561930145358 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561930145358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_in (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:controller_connections\|estado_atual.S0 " "Destination node FSM:controller_connections\|estado_atual.S0" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:controller_connections|estado_atual.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:controller_connections\|estado_atual.S6 " "Destination node FSM:controller_connections\|estado_atual.S6" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:controller_connections|estado_atual.S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:controller_connections\|estado_atual.S7 " "Destination node FSM:controller_connections\|estado_atual.S7" {  } { { "FSM.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/FSM.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:controller_connections|estado_atual.S7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[5\] " "Destination node datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[5\]" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:Datapath_connections|RegistradorCargaParalela:register_md|result1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[4\] " "Destination node datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[4\]" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:Datapath_connections|RegistradorCargaParalela:register_md|result1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[3\] " "Destination node datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[3\]" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:Datapath_connections|RegistradorCargaParalela:register_md|result1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[2\] " "Destination node datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[2\]" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:Datapath_connections|RegistradorCargaParalela:register_md|result1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[1\] " "Destination node datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[1\]" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:Datapath_connections|RegistradorCargaParalela:register_md|result1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[0\] " "Destination node datapath:Datapath_connections\|RegistradorCargaParalela:register_md\|result1\[0\]" {  } { { "RegistradorCargaParalela.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/RegistradorCargaParalela.vhd" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datapath:Datapath_connections|RegistradorCargaParalela:register_md|result1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561930145368 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561930145368 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "Final.vhd" "" { Text "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/Final.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561930145368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561930145438 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561930145448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561930145458 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561930145458 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561930145458 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561930145468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561930145988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561930146048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561930146058 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561930146308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561930146308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561930146368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561930146888 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561930146888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561930147048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561930147048 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561930147048 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561930147048 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561930147058 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_out 0 " "Pin \"w_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561930147058 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1561930147058 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561930147138 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561930147158 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561930147228 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561930147368 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1561930147398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/output_files/AULA15.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/output_files/AULA15.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561930147518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561930148078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 18:29:08 2019 " "Processing ended: Sun Jun 30 18:29:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561930148078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561930148078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561930148078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561930148078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561930149518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561930149518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 18:29:09 2019 " "Processing started: Sun Jun 30 18:29:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561930149518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561930149518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AULA15 -c AULA15 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AULA15 -c AULA15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561930149518 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561930150188 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561930150238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561930150768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 18:29:10 2019 " "Processing ended: Sun Jun 30 18:29:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561930150768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561930150768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561930150768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561930150768 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561930151728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561930152938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561930152938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 18:29:12 2019 " "Processing started: Sun Jun 30 18:29:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561930152938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561930152938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AULA15 -c AULA15 " "Command: quartus_sta AULA15 -c AULA15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561930152938 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561930153138 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561930153418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561930153468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561930153468 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1561930153587 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AULA15.sdc " "Synopsys Design Constraints File file not found: 'AULA15.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1561930153737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561930153737 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153737 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WT_in\[0\] WT_in\[0\] " "create_clock -period 1.000 -name WT_in\[0\] WT_in\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153737 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153737 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561930153747 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1561930153797 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561930153817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.704 " "Worst-case setup slack is -3.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704       -40.877 clk_in  " "   -3.704       -40.877 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.172         0.000 WT_in\[0\]  " "    2.172         0.000 WT_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561930153827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.125 " "Worst-case hold slack is -2.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125        -2.125 WT_in\[0\]  " "   -2.125        -2.125 WT_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741         0.000 clk_in  " "    0.741         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561930153837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561930153847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561930153857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -70.205 clk_in  " "   -1.941       -70.205 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 WT_in\[0\]  " "   -1.777        -1.777 WT_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561930153867 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561930153967 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1561930153967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561930153987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.734 " "Worst-case setup slack is -0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734        -3.815 clk_in  " "   -0.734        -3.815 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904         0.000 WT_in\[0\]  " "    0.904         0.000 WT_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930153997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561930153997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.177 " "Worst-case hold slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177        -0.177 WT_in\[0\]  " "   -0.177        -0.177 WT_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 clk_in  " "    0.029         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561930154007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561930154017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561930154027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -47.380 clk_in  " "   -1.380       -47.380 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 WT_in\[0\]  " "   -1.222        -1.222 WT_in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561930154047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561930154047 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561930154197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561930154267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561930154267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561930154507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 18:29:14 2019 " "Processing ended: Sun Jun 30 18:29:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561930154507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561930154507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561930154507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561930154507 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561930155977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561930155977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 18:29:15 2019 " "Processing started: Sun Jun 30 18:29:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561930155977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561930155977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AULA15 -c AULA15 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AULA15 -c AULA15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561930155987 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "AULA15.vho\", \"AULA15_fast.vho AULA15_vhd.sdo AULA15_vhd_fast.sdo C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/simulation/modelsim/ simulation " "Generated files \"AULA15.vho\", \"AULA15_fast.vho\", \"AULA15_vhd.sdo\" and \"AULA15_vhd_fast.sdo\" in directory \"C:/Users/Usuario/Desktop/SD/Aula 15/continuação/final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1561930156677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561930156827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 18:29:16 2019 " "Processing ended: Sun Jun 30 18:29:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561930156827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561930156827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561930156827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561930156827 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561930157577 ""}
