#ifndef MAIN_H_
#define MAIN_H_

/* Reset and Clock Control registers */
typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t AHBENR;
	volatile uint32_t APB2ENR;
	volatile uint32_t APB1ENR;
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
} RCC_TypeDef;

/* General Purpose I/O registers */
typedef struct
{
	volatile uint32_t CRL;
	volatile uint32_t CRH;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t BRR;
	volatile uint32_t LCKR;
} GPIO_TypeDef;

/* USART registers */
typedef struct
{
	volatile uint32_t SR;
	volatile uint32_t DR;
	volatile uint32_t BRR;
	volatile uint32_t CR1;
	volatile uint32_t CR2;
	volatile uint32_t CR3;
	volatile uint32_t GTPR;
} USART_TypeDef;

#define RCC_BASE	0x40021000UL//	RCC base address
#define GPIOA_BASE	0x40010800UL//	GPIO Port A base address
#define USART_BASE	0x40013800UL//  USART1 base address

#define RCC         (( RCC_TypeDef		*)	RCC_BASE 	)
#define GPIOA		(( GPIO_TypeDef		*)	GPIOA_BASE 	)
#define USART1		(( USART_TypeDef 	*)	USART_BASE 	)

#endif /* MAIN_H_ */
