// Seed: 1180537987
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    output wire id_3,
    output wor id_4,
    input tri1 id_5
);
  assign id_2 = id_5;
  always_latch
  `define pp_7 0
endmodule
module module_1 #(
    parameter id_10 = 32'd72,
    parameter id_11 = 32'd62,
    parameter id_22 = 32'd87
) (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    output wire id_9,
    input supply0 _id_10,
    input supply0 _id_11,
    input supply1 id_12,
    output wand id_13,
    input uwire id_14,
    input wire id_15,
    output supply0 id_16,
    input tri id_17,
    input tri id_18,
    input uwire id_19[-1 : id_11],
    output tri id_20
);
  logic [7:0][1] _id_22;
  ;
  assign id_22 = id_15;
  wire id_23, id_24[id_10 : id_22];
  module_0 modCall_1 (
      id_3,
      id_12,
      id_20,
      id_20,
      id_9,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
