{"Source Block": ["oh/src/spi/hdl/spi_master_io.v@33:43@HdlIdDef", "   //###############\n   reg [1:0] \t   spi_state;\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tclkfall1;\t\t// From oh_clockdiv of oh_clockdiv.v\n   wire\t\t\tclkout1;\t\t// From oh_clockdiv of oh_clockdiv.v\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master_io.v@30:40", "\n   //###############\n   //# LOCAL WIRES\n   //###############\n   reg [1:0] \t   spi_state;\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   \n   /*AUTOWIRE*/\n"], ["oh/src/spi/hdl/spi_master_io.v@32:42", "   //# LOCAL WIRES\n   //###############\n   reg [1:0] \t   spi_state;\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tclkfall1;\t\t// From oh_clockdiv of oh_clockdiv.v\n"], ["oh/src/spi/hdl/spi_master_io.v@31:41", "   //###############\n   //# LOCAL WIRES\n   //###############\n   reg [1:0] \t   spi_state;\n   reg \t\t   fifo_empty_reg;\n   reg \t\t   load_byte;   \n   wire [7:0] \t   data_out;\n   wire [15:0] \t   clkphase0;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"]], "Diff Content": {"Delete": [], "Add": [[38, "   wire \t   period_match;\n"], [38, "   wire \t   phase_match;\n"], [38, "   wire \t   clkout;\n"], [38, "   wire \t   clkchange;\n"], [38, "   wire \t   data_done;\n"], [38, "   wire \t   spi_wait;\n"], [38, "   wire \t   shift;\n"]]}}