## Generated SDC file "RFInerlockRTM_a.out.sdc"

## Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, the Altera Quartus II License Agreement,
## the Altera MegaCore Function License Agreement, or other 
## applicable license agreement, including, without limitation, 
## that your use is for the sole purpose of programming logic 
## devices manufactured by Altera and sold by Altera or its 
## authorized distributors.  Please refer to the applicable 
## agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 14.0.2 Build 209 09/17/2014 SJ Web Edition"

## DATE    "Thu Nov 10 14:51:46 2016"

##
## DEVICE  "5M2210ZF256C5"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {clock} -period 8.000 -waveform { 0.000 4.000 } [get_ports {Accel_Trig Beam_I_Over Beam_V_Over Clock ClrFault Cmd_Clk Cmd_SDI Cmd_SDO FaultOut Fwd_Over Mod_Fault Mode RTM_In1 RTM_Out0 RTM_Out1 Refl_Over Slow_In0 Slow_In1 Slow_Out0 Slow_Out1 Spare_In Spare_Out StndBy_Trig TestPoint[0] TestPoint[1] TestPoint[2] TestPoint[3] n_Beam_I_Under n_Cmd_CS n_DeTune n_DeTune_Req n_Ext_Intlk n_Lower_Detuned n_Lower_Tuned n_Mod_Trigger n_Motor_Not_Detuned n_Motor_Not_Tuned n_RFOFF n_Tune n_Tune_Req n_Upper_Detuned n_Upper_Tuned}]


#**************************************************************
# Create Generated Clock
#**************************************************************



#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************



#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************



#**************************************************************
# Set Clock Groups
#**************************************************************



#**************************************************************
# Set False Path
#**************************************************************



#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************



#**************************************************************
# Set Minimum Delay
#**************************************************************



#**************************************************************
# Set Input Transition
#**************************************************************

