{"vcs1":{"timestamp_begin":1695533813.724740093, "rt":17.91, "ut":16.07, "st":0.70}}
{"vcselab":{"timestamp_begin":1695533831.732525927, "rt":1.83, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1695533833.640839679, "rt":0.47, "ut":0.29, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695533812.977457139}
{"VCS_COMP_START_TIME": 1695533812.977457139}
{"VCS_COMP_END_TIME": 1695533834.286280381}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 386452}}
{"stitch_vcselab": {"peak_mem": 227836}}
