Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Fri Feb  5 00:57:47 2021
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design       : stream_adapt
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

Delay10_delOut_reg/C
Delay11_delOut_reg/C
Delay12_delOut_reg/C
Delay13_delOut_reg/C
Delay14_delOut_reg/C
Delay1_delOut_reg/C
Delay2_delOut_reg/C
Delay3_lowered_out_reg/C
Delay4_delOut_reg/C
Delay5_lowered_out_reg/C
Delay6_delOut_reg/C
Delay7_lowered_ctrl_delay_out_reg/C
Delay7_lowered_out_reg/C
Delay8_delOut_reg/C
Delay9_delOut_reg/C
Delay_lowered_out_reg/C
ended_flag_delOut_reg/C
frame_counter_out1_reg[0]/C
frame_counter_out1_reg[10]/C
frame_counter_out1_reg[11]/C
frame_counter_out1_reg[12]/C
frame_counter_out1_reg[13]/C
frame_counter_out1_reg[14]/C
frame_counter_out1_reg[15]/C
frame_counter_out1_reg[1]/C
frame_counter_out1_reg[2]/C
frame_counter_out1_reg[3]/C
frame_counter_out1_reg[4]/C
frame_counter_out1_reg[5]/C
frame_counter_out1_reg[6]/C
frame_counter_out1_reg[7]/C
frame_counter_out1_reg[8]/C
frame_counter_out1_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

Delay10_delOut_reg/CE
Delay10_delOut_reg/CLR
Delay10_delOut_reg/D
Delay11_delOut_reg/CE
Delay11_delOut_reg/CLR
Delay11_delOut_reg/D
Delay12_delOut_reg/CE
Delay12_delOut_reg/CLR
Delay12_delOut_reg/D
Delay13_delOut_reg/CE
Delay13_delOut_reg/CLR
Delay13_delOut_reg/D
Delay14_delOut_reg/CE
Delay14_delOut_reg/CLR
Delay14_delOut_reg/D
Delay1_delOut_reg/CE
Delay1_delOut_reg/CLR
Delay1_delOut_reg/D
Delay2_delOut_reg/CE
Delay2_delOut_reg/CLR
Delay2_delOut_reg/D
Delay3_lowered_out_reg/CE
Delay3_lowered_out_reg/CLR
Delay3_lowered_out_reg/D
Delay4_delOut_reg/CE
Delay4_delOut_reg/CLR
Delay4_delOut_reg/D
Delay5_lowered_out_reg/CE
Delay5_lowered_out_reg/CLR
Delay5_lowered_out_reg/D
Delay6_delOut_reg/CE
Delay6_delOut_reg/CLR
Delay6_delOut_reg/D
Delay7_lowered_ctrl_delay_out_reg/CE
Delay7_lowered_ctrl_delay_out_reg/CLR
Delay7_lowered_ctrl_delay_out_reg/D
Delay7_lowered_out_reg/CE
Delay7_lowered_out_reg/CLR
Delay7_lowered_out_reg/D
Delay8_delOut_reg/CE
Delay8_delOut_reg/CLR
Delay8_delOut_reg/D
Delay9_delOut_reg/CE
Delay9_delOut_reg/CLR
Delay9_delOut_reg/D
Delay_lowered_out_reg/CE
Delay_lowered_out_reg/CLR
Delay_lowered_out_reg/D
ended_flag_delOut_reg/CE
ended_flag_delOut_reg/CLR
ended_flag_delOut_reg/D
frame_counter_out1_reg[0]/CE
frame_counter_out1_reg[0]/CLR
frame_counter_out1_reg[0]/D
frame_counter_out1_reg[10]/CE
frame_counter_out1_reg[10]/CLR
frame_counter_out1_reg[10]/D
frame_counter_out1_reg[11]/CE
frame_counter_out1_reg[11]/CLR
frame_counter_out1_reg[11]/D
frame_counter_out1_reg[12]/CE
frame_counter_out1_reg[12]/CLR
frame_counter_out1_reg[12]/D
frame_counter_out1_reg[13]/CE
frame_counter_out1_reg[13]/CLR
frame_counter_out1_reg[13]/D
frame_counter_out1_reg[14]/CE
frame_counter_out1_reg[14]/CLR
frame_counter_out1_reg[14]/D
frame_counter_out1_reg[15]/CE
frame_counter_out1_reg[15]/CLR
frame_counter_out1_reg[15]/D
frame_counter_out1_reg[1]/CE
frame_counter_out1_reg[1]/CLR
frame_counter_out1_reg[1]/D
frame_counter_out1_reg[2]/CE
frame_counter_out1_reg[2]/CLR
frame_counter_out1_reg[2]/D
frame_counter_out1_reg[3]/CE
frame_counter_out1_reg[3]/CLR
frame_counter_out1_reg[3]/D
frame_counter_out1_reg[4]/CE
frame_counter_out1_reg[4]/CLR
frame_counter_out1_reg[4]/D
frame_counter_out1_reg[5]/CE
frame_counter_out1_reg[5]/CLR
frame_counter_out1_reg[5]/D
frame_counter_out1_reg[6]/CE
frame_counter_out1_reg[6]/CLR
frame_counter_out1_reg[6]/D
frame_counter_out1_reg[7]/CE
frame_counter_out1_reg[7]/CLR
frame_counter_out1_reg[7]/D
frame_counter_out1_reg[8]/CE
frame_counter_out1_reg[8]/CLR
frame_counter_out1_reg[8]/D
frame_counter_out1_reg[9]/CE
frame_counter_out1_reg[9]/CLR
frame_counter_out1_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

clk_enable
end_rsvd
reset_x
start
valid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

out_rsvd

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  101          inf        0.000                      0                  101           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame_counter_out1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_rsvd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.148ns  (logic 0.828ns (19.962%)  route 3.320ns (80.038%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE                         0.000     0.000 r  frame_counter_out1_reg[10]/C
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  frame_counter_out1_reg[10]/Q
                         net (fo=2, routed)           0.998     1.454    frame_counter_out1_reg_n_0_[10]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124     1.578 r  out_rsvd_INST_0_i_7/O
                         net (fo=2, routed)           0.583     2.161    out_rsvd_INST_0_i_7_n_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.124     2.285 r  out_rsvd_INST_0_i_4/O
                         net (fo=2, routed)           0.765     3.051    out_rsvd_INST_0_i_4_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.175 r  out_rsvd_INST_0/O
                         net (fo=0)                   0.973     4.148    out_rsvd
                                                                      r  out_rsvd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame_counter_out1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_rsvd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.148ns  (logic 0.828ns (19.962%)  route 3.320ns (80.038%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE                         0.000     0.000 r  frame_counter_out1_reg[10]/C
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  frame_counter_out1_reg[10]/Q
                         net (fo=2, routed)           0.998     1.454    frame_counter_out1_reg_n_0_[10]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124     1.578 f  out_rsvd_INST_0_i_7/O
                         net (fo=2, routed)           0.583     2.161    out_rsvd_INST_0_i_7_n_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.124     2.285 f  out_rsvd_INST_0_i_4/O
                         net (fo=2, routed)           0.765     3.051    out_rsvd_INST_0_i_4_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.175 r  out_rsvd_INST_0/O
                         net (fo=0)                   0.973     4.148    out_rsvd
                                                                      r  out_rsvd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame_counter_out1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_rsvd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.148ns  (logic 0.828ns (19.962%)  route 3.320ns (80.038%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE                         0.000     0.000 r  frame_counter_out1_reg[10]/C
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  frame_counter_out1_reg[10]/Q
                         net (fo=2, routed)           0.998     1.454    frame_counter_out1_reg_n_0_[10]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124     1.578 r  out_rsvd_INST_0_i_7/O
                         net (fo=2, routed)           0.583     2.161    out_rsvd_INST_0_i_7_n_0
    SLICE_X31Y73         LUT5 (Prop_lut5_I1_O)        0.124     2.285 r  out_rsvd_INST_0_i_4/O
                         net (fo=2, routed)           0.765     3.051    out_rsvd_INST_0_i_4_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I5_O)        0.124     3.175 f  out_rsvd_INST_0/O
                         net (fo=0)                   0.973     4.148    out_rsvd
                                                                      f  out_rsvd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Delay7_lowered_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Delay1_delOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.226ns (69.507%)  route 0.099ns (30.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  Delay7_lowered_ctrl_delay_out_reg/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  Delay7_lowered_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           0.099     0.227    Delay_lowered_ctrl_delay_out
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.098     0.325 r  Delay1_delOut_i_1/O
                         net (fo=1, routed)           0.000     0.325    Delay1_delOut_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  Delay1_delOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Delay7_lowered_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Delay1_delOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.226ns (69.507%)  route 0.099ns (30.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  Delay7_lowered_ctrl_delay_out_reg/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Delay7_lowered_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           0.099     0.227    Delay_lowered_ctrl_delay_out
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.098     0.325 f  Delay1_delOut_i_1/O
                         net (fo=1, routed)           0.000     0.325    Delay1_delOut_i_1_n_0
    SLICE_X29Y76         FDCE                                         f  Delay1_delOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Delay7_lowered_ctrl_delay_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Delay4_delOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.229ns (69.786%)  route 0.099ns (30.214%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  Delay7_lowered_ctrl_delay_out_reg/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  Delay7_lowered_ctrl_delay_out_reg/Q
                         net (fo=4, routed)           0.099     0.227    Delay_lowered_ctrl_delay_out
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.101     0.328 r  Delay4_delOut_i_1/O
                         net (fo=1, routed)           0.000     0.328    Delay4_delOut_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  Delay4_delOut_reg/D
  -------------------------------------------------------------------    -------------------





