$comment
	File created using the following command:
		vcd file Elevador_BetaV4.msim.vcd -direction
$end
$date
	Wed May 24 19:19:17 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Elevador_BetaV4_vlg_vec_tst $end
$var reg 5 ! BC [4:0] $end
$var reg 5 " BE [4:0] $end
$var reg 1 # CLK $end
$var wire 1 $ FIFO [2] $end
$var wire 1 % FIFO [1] $end
$var wire 1 & FIFO [0] $end
$var wire 1 ' Igual $end
$var wire 1 ( Maior $end
$var wire 1 ) Menor $end
$var wire 1 * OA $end
$var wire 1 + OB $end
$var wire 1 , OC $end
$var wire 1 - OD $end
$var wire 1 . OE $end
$var wire 1 / OF $end
$var wire 1 0 OG $end
$var wire 1 1 SA [2] $end
$var wire 1 2 SA [1] $end
$var wire 1 3 SA [0] $end

$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : Menor~output_o $end
$var wire 1 ; SA[2]~output_o $end
$var wire 1 < SA[1]~output_o $end
$var wire 1 = SA[0]~output_o $end
$var wire 1 > FIFO[2]~output_o $end
$var wire 1 ? FIFO[1]~output_o $end
$var wire 1 @ FIFO[0]~output_o $end
$var wire 1 A Igual~output_o $end
$var wire 1 B Maior~output_o $end
$var wire 1 C OA~output_o $end
$var wire 1 D OB~output_o $end
$var wire 1 E OC~output_o $end
$var wire 1 F OD~output_o $end
$var wire 1 G OE~output_o $end
$var wire 1 H OF~output_o $end
$var wire 1 I OG~output_o $end
$var wire 1 J CLK~input_o $end
$var wire 1 K CLK~inputclkctrl_outclk $end
$var wire 1 L BE[3]~input_o $end
$var wire 1 M inst1|inst6|inst7~combout $end
$var wire 1 N inst1|inst6|inst~q $end
$var wire 1 O inst1|inst6|inst8~0_combout $end
$var wire 1 P inst1|inst6|inst1~q $end
$var wire 1 Q BE[4]~input_o $end
$var wire 1 R inst1|inst5|inst7~combout $end
$var wire 1 S inst1|inst5|inst~q $end
$var wire 1 T inst1|inst5|inst8~0_combout $end
$var wire 1 U inst1|inst5|inst1~q $end
$var wire 1 V BE[0]~input_o $end
$var wire 1 W inst1|inst9|inst7~combout $end
$var wire 1 X inst1|inst9|inst~q $end
$var wire 1 Y inst1|inst9|inst8~0_combout $end
$var wire 1 Z inst1|inst9|inst1~q $end
$var wire 1 [ BE[2]~input_o $end
$var wire 1 \ inst1|inst7|inst7~combout $end
$var wire 1 ] inst1|inst7|inst~q $end
$var wire 1 ^ inst1|inst7|inst8~0_combout $end
$var wire 1 _ inst1|inst7|inst1~q $end
$var wire 1 ` BE[1]~input_o $end
$var wire 1 a inst1|inst8|inst7~combout $end
$var wire 1 b inst1|inst8|inst~q $end
$var wire 1 c inst1|inst8|inst8~0_combout $end
$var wire 1 d inst1|inst8|inst1~q $end
$var wire 1 e inst5|inst6|inst|$00000|auto_generated|result_node[2]~8_combout $end
$var wire 1 f BC[4]~input_o $end
$var wire 1 g inst1|inst4|inst7~combout $end
$var wire 1 h inst1|inst4|inst~q $end
$var wire 1 i inst1|inst4|inst8~0_combout $end
$var wire 1 j inst1|inst4|inst1~q $end
$var wire 1 k BC[3]~input_o $end
$var wire 1 l inst1|inst3|inst7~combout $end
$var wire 1 m inst1|inst3|inst~q $end
$var wire 1 n inst1|inst3|inst8~0_combout $end
$var wire 1 o inst1|inst3|inst1~q $end
$var wire 1 p BC[2]~input_o $end
$var wire 1 q inst1|inst2|inst7~combout $end
$var wire 1 r inst1|inst2|inst~q $end
$var wire 1 s inst1|inst2|inst8~0_combout $end
$var wire 1 t inst1|inst2|inst1~q $end
$var wire 1 u inst5|inst6|inst|$00000|auto_generated|result_node[2]~6_combout $end
$var wire 1 v BC[1]~input_o $end
$var wire 1 w inst1|inst1|inst7~combout $end
$var wire 1 x inst1|inst1|inst~q $end
$var wire 1 y inst1|inst1|inst8~0_combout $end
$var wire 1 z inst1|inst1|inst1~q $end
$var wire 1 { BC[0]~input_o $end
$var wire 1 | inst1|inst|inst7~combout $end
$var wire 1 } inst1|inst|inst~q $end
$var wire 1 ~ inst1|inst|inst8~0_combout $end
$var wire 1 !! inst1|inst|inst1~q $end
$var wire 1 "! inst5|inst6|inst|$00000|auto_generated|result_node[2]~5_combout $end
$var wire 1 #! inst5|inst6|inst|$00000|auto_generated|result_node[2]~7_combout $end
$var wire 1 $! inst5|inst6|inst|$00000|auto_generated|result_node[2]~4_combout $end
$var wire 1 %! inst5|inst6|inst|$00000|auto_generated|result_node[2]~9_combout $end
$var wire 1 &! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout $end
$var wire 1 '! inst5|inst6|inst|$00000|auto_generated|result_node[0]~15_combout $end
$var wire 1 (! inst5|inst6|inst|$00000|auto_generated|result_node[0]~16_combout $end
$var wire 1 )! inst5|inst6|inst|$00000|auto_generated|result_node[1]~2_combout $end
$var wire 1 *! inst5|inst6|inst|$00000|auto_generated|result_node[1]~1_combout $end
$var wire 1 +! inst5|inst6|inst|$00000|auto_generated|result_node[1]~17_combout $end
$var wire 1 ,! inst5|inst6|inst|$00000|auto_generated|result_node[1]~18_combout $end
$var wire 1 -! inst5|inst6|inst|$00000|auto_generated|result_node[1]~0_combout $end
$var wire 1 .! inst5|inst6|inst|$00000|auto_generated|result_node[1]~3_combout $end
$var wire 1 /! inst5|inst6|inst|$00000|auto_generated|result_node[0]~12_combout $end
$var wire 1 0! inst5|inst6|inst|$00000|auto_generated|result_node[0]~11_combout $end
$var wire 1 1! inst5|inst6|inst|$00000|auto_generated|result_node[0]~10_combout $end
$var wire 1 2! inst5|inst6|inst|$00000|auto_generated|result_node[0]~13_combout $end
$var wire 1 3! inst5|inst2~combout $end
$var wire 1 4! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT $end
$var wire 1 5! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout $end
$var wire 1 6! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout $end
$var wire 1 7! inst|inst1|fstate.A4~2_combout $end
$var wire 1 8! inst|inst1|fstate.A4~q $end
$var wire 1 9! inst|inst1|Selector3~0_combout $end
$var wire 1 :! inst|inst1|Selector3~1_combout $end
$var wire 1 ;! inst|inst1|fstate.A3~q $end
$var wire 1 <! inst5|inst6|inst|$00000|auto_generated|result_node[0]~14_combout $end
$var wire 1 =! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout $end
$var wire 1 >! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT $end
$var wire 1 ?! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout $end
$var wire 1 @! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT $end
$var wire 1 A! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout $end
$var wire 1 B! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT $end
$var wire 1 C! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout $end
$var wire 1 D! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout $end
$var wire 1 E! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT $end
$var wire 1 F! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout $end
$var wire 1 G! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT $end
$var wire 1 H! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout $end
$var wire 1 I! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT $end
$var wire 1 J! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout $end
$var wire 1 K! inst2|sub|113~0_combout $end
$var wire 1 L! inst|inst1|SA2~0_combout $end
$var wire 1 M! inst2|sub|88~5_combout $end
$var wire 1 N! inst2|sub|88~4_combout $end
$var wire 1 O! inst2|sub|84~combout $end
$var wire 1 P! inst|inst1|Selector2~0_combout $end
$var wire 1 Q! inst|inst1|Selector2~1_combout $end
$var wire 1 R! inst|inst1|fstate.A2~q $end
$var wire 1 S! inst|inst1|SA1~0_combout $end
$var wire 1 T! inst2|sub|109~0_combout $end
$var wire 1 U! inst|inst1|fstate.B~0_combout $end
$var wire 1 V! inst|inst1|fstate.B~q $end
$var wire 1 W! inst|inst1|Selector0~0_combout $end
$var wire 1 X! inst|inst1|Selector0~1_combout $end
$var wire 1 Y! inst|inst1|fstate.T~q $end
$var wire 1 Z! inst|inst1|Selector1~0_combout $end
$var wire 1 [! inst|inst1|Selector1~1_combout $end
$var wire 1 \! inst|inst1|fstate.A1~q $end
$var wire 1 ]! inst|inst1|WideOr5~0_combout $end
$var wire 1 ^! inst2|sub|109~1_combout $end
$var wire 1 _! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout $end
$var wire 1 `! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout $end
$var wire 1 a! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q $end
$var wire 1 b! inst8|myFIFO|auto_generated|dpfifo|valid_rreq~0_combout $end
$var wire 1 c! inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout $end
$var wire 1 d! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT $end
$var wire 1 e! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout $end
$var wire 1 f! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT $end
$var wire 1 g! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout $end
$var wire 1 h! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout $end
$var wire 1 i! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout $end
$var wire 1 j! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout $end
$var wire 1 k! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q $end
$var wire 1 l! inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout $end
$var wire 1 m! inst2|sub|85~combout $end
$var wire 1 n! inst|inst2|auto_generated|op_1~4_combout $end
$var wire 1 o! inst|inst4~combout $end
$var wire 1 p! inst|inst2|auto_generated|op_1~5_combout $end
$var wire 1 q! inst14|81~combout $end
$var wire 1 r! inst14|82~0_combout $end
$var wire 1 s! inst14|5~0_combout $end
$var wire 1 t! inst14|84~0_combout $end
$var wire 1 u! inst14|85~combout $end
$var wire 1 v! inst14|86~0_combout $end
$var wire 1 w! inst14|87~combout $end
$var wire 1 x! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] $end
$var wire 1 y! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1] $end
$var wire 1 z! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] $end
$var wire 1 {! inst|inst2|auto_generated|pipeline_dffe [2] $end
$var wire 1 |! inst|inst2|auto_generated|pipeline_dffe [1] $end
$var wire 1 }! inst|inst2|auto_generated|pipeline_dffe [0] $end
$var wire 1 ~! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $end
$var wire 1 !" inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] $end
$var wire 1 "" inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] $end
$var wire 1 #" inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $end
$var wire 1 $" inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $end
$var wire 1 %" inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $end
$var wire 1 &" inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $end
$var wire 1 '" inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $end
$var wire 1 (" inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $end
$var wire 1 )" inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] $end
$var wire 1 *" inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] $end
$var wire 1 +" inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $end
$var wire 1 ," inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 -" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 ." inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 /" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 0" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 1" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 2" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 3" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 4" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 5" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 6" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 7" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 8" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 9" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 :" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 ;" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 <" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 =" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 >" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 ?" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 @" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 A" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 B" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 C" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 D" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 E" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 F" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 G" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 H" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 I" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 J" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 K" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 L" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 M" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 N" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 O" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
b1 "
0#
0&
0%
0$
1'
0(
0)
0*
0+
0,
0-
0.
0/
10
03
02
01
04
15
x6
17
18
19
0:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
1e
1f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
15!
16!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
1@!
0A!
0B!
0C!
1D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
1^!
0_!
0`!
0a!
0b!
0c!
1d!
1e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
1m!
1n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0z!
0y!
0x!
0}!
0|!
0{!
0#"
0""
0!"
0~!
0'"
0&"
0%"
0$"
0+"
0*"
0)"
0("
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
$end
#20000
1#
b0 !
b0 "
1J
0V
0f
1K
0Y
0i
1j
1Z
12!
1u
1*!
1'!
1g
1W
1<!
13!
1(!
1l!
1c!
1`!
1f!
04!
0d!
0g!
05!
0e!
#40000
b1 !
b10000 "
0#
1Q
1{
0J
0K
1T
1~
#60000
b0 !
b0 "
1#
0Q
0{
1J
1K
0T
0~
1'"
1a!
1#"
1!!
0j
1h
0Z
1X
1U
06!
1d!
1b!
1_!
1>!
1/!
02!
0u
1$!
1#!
11!
0&!
0=!
1|
0g
0W
1R
0_!
0c!
0#!
1%!
1e!
1?!
#80000
0#
0J
0K
#100000
1#
1J
1K
1+"
1""
0#"
0!!
1}
0h
0X
0U
1S
1E!
0@!
0>!
0/!
01!
0*!
0'!
0$!
0D!
0?!
1=!
0|
0R
1@!
0(!
0%!
1F!
1A!
1?!
0<!
03!
0A!
0l!
1c!
0`!
0f!
0d!
14!
1f!
1g!
0e!
04!
15!
0g!
05!
#100001
1O"
1z!
1@
0m!
0b!
1N!
1&
0^!
1U!
0A
1:
0c!
1_!
1)
0'
1O!
1X!
1B
1m!
1(
1`!
0:
0)
#120000
0#
0J
0K
#140000
1#
1J
1K
1Y!
1V!
0}
0S
0]!
1[!
0n!
0X!
1=
1o!
1b!
0M!
13
0p!
1^!
1A
1c!
0N!
0_!
1W!
1'
0[!
0O!
0`!
1X!
0B
0(
#160000
0#
0J
0K
#180000
1#
1J
1K
0'"
0a!
1*"
0+"
16!
1d!
0b!
0G!
0E!
1&!
0F!
1D!
0f!
0c!
1G!
1e!
1H!
1F!
14!
1g!
0H!
15!
#180001
1M"
1x!
1>
0T!
1N!
1$
0m!
0^!
1O!
1B
0A
1:
0W!
1m!
1)
0'
1(
1[!
0:
0)
0X!
#200000
0#
0J
0K
#220000
1#
1J
1K
1\!
0Y!
1]!
1S!
1Q!
0[!
1<
0=
03
12
#240000
0#
0J
0K
#260000
1#
1J
1K
1}!
0\!
1R!
0]!
1v!
1u!
1t!
1q!
1n!
0Q!
1:!
1C
1F
1G
1H
1=
13
1/
1.
1-
1*
#280000
0#
0J
0K
#300000
1#
1J
1K
0}!
1|!
0R!
1;!
1]!
0w!
0u!
0t!
1s!
0q!
0S!
0:!
1L!
17!
1;
0<
0C
1E
0F
0G
0I
0=
1M!
1T!
0N!
03
00
0.
0-
1,
0*
02
11
1N!
0O!
0B
0m!
1P!
0(
1O!
07!
1B
1:
1m!
0P!
1)
1(
1Q!
17!
0:
0)
0Q!
#320000
0#
0J
0K
#340000
1#
1J
1K
1}!
0;!
18!
0]!
1u!
0s!
0n!
0E
1G
1=
0M!
13
1.
0,
1p!
1^!
1A
0N!
1'
0O!
0B
0(
#360000
0#
0J
0K
#380000
1#
1J
1K
1{!
0}!
0|!
0v!
1t!
1q!
1C
1F
0H
0/
1-
1*
#400000
0#
0J
0K
#420000
1#
1J
1K
#440000
0#
0J
0K
#460000
1#
1J
1K
#480000
0#
0J
0K
#500000
1#
1J
1K
#520000
0#
0J
0K
#540000
1#
1J
1K
#560000
0#
0J
0K
#580000
1#
1J
1K
#600000
0#
0J
0K
#620000
1#
1J
1K
#640000
0#
0J
0K
#660000
1#
1J
1K
#680000
0#
0J
0K
#700000
1#
1J
1K
#720000
0#
0J
0K
#740000
1#
1J
1K
#760000
0#
0J
0K
#780000
1#
1J
1K
#800000
0#
0J
0K
#820000
1#
1J
1K
#840000
0#
0J
0K
#860000
1#
1J
1K
#880000
0#
0J
0K
#900000
1#
1J
1K
#920000
0#
0J
0K
#940000
1#
1J
1K
#960000
0#
0J
0K
#980000
1#
1J
1K
#1000000
