// Seed: 648852281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_31(
      .id_0(id_1), .id_1(id_6), .id_2(id_27)
  );
  assign id_16 = 1;
  wire id_32;
  wire id_33;
  wire id_34;
  wire id_35;
  id_36(
      .id_0(1), .id_1(1), .id_2(id_19), .id_3(id_21)
  );
endmodule : id_37
module module_1 (
    output uwire id_0,
    input  uwire id_1
    , id_4,
    input  tri   id_2
);
  tri id_5, id_6 = 1'd0, id_7;
  nand (id_0, id_2, id_7, id_1, id_6, id_4, id_8);
  id_8(
      1
  ); module_0(
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_8,
      id_4,
      id_7,
      id_5,
      id_4,
      id_5,
      id_5,
      id_8,
      id_8,
      id_5,
      id_5,
      id_4,
      id_5
  );
  assign id_0 = 1;
endmodule
