// Seed: 350611179
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10
);
  wire [-1 : 1] id_12, id_13, id_14;
  parameter id_15 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd62,
    parameter id_14 = 32'd75,
    parameter id_17 = 32'd88,
    parameter id_6  = 32'd19,
    parameter id_8  = 32'd10
) (
    output tri0  id_0,
    output wire  id_1,
    output tri0  id_2,
    output tri   id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri   _id_6
);
  assign id_1 = -1 - 1;
  wire _id_8;
  localparam id_9 = 1;
  wire id_10, id_11;
  localparam id_12 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_8 = 0;
  wire id_13, _id_14;
  parameter id_15 = id_12;
  localparam id_16 = -1;
  wire _id_17;
  wire id_18;
  wire id_19;
  wire [id_12 : -1] id_20[id_17 : 1 'd0];
  logic id_21;
  ;
  uwire [  -1 : ""] id_22;
  wire  [id_14 : 1] id_23;
  parameter id_24 = id_12;
  assign id_22 = -1;
  logic id_25;
  wire [id_6 : id_8] id_26, id_27;
  wire id_28, id_29;
endmodule
