INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:12:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer24/outs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.248ns (19.524%)  route 5.144ns (80.476%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
    SLICE_X8Y139         FDRE                                         r  buffer24/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer24/outs_reg[0]/Q
                         net (fo=17, routed)          0.481     1.243    buffer24/Q[0]
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.043     1.286 r  buffer24/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.240     1.525    buffer24/A_storeAddr[6]_INST_0_i_2_n_0
    SLICE_X6Y138         LUT3 (Prop_lut3_I1_O)        0.043     1.568 r  buffer24/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.568    cmpi1/S[3]
    SLICE_X6Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.741 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.741    cmpi1/result0_carry_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.863 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=40, routed)          0.758     2.621    fork26/control/generateBlocks[1].regblock/CO[0]
    SLICE_X12Y150        LUT6 (Prop_lut6_I1_O)        0.127     2.748 f  fork26/control/generateBlocks[1].regblock/transmitValue_i_3__18/O
                         net (fo=13, routed)          0.523     3.271    init0/control/dataReg_reg[0]_2
    SLICE_X12Y152        LUT3 (Prop_lut3_I1_O)        0.048     3.319 f  init0/control/fullReg_i_3__9/O
                         net (fo=3, routed)           0.241     3.560    init0/control/fullReg_i_3__9_n_0
    SLICE_X12Y151        LUT6 (Prop_lut6_I3_O)        0.132     3.692 f  init0/control/transmitValue_i_3__10/O
                         net (fo=2, routed)           0.506     4.198    fork27/control/generateBlocks[1].regblock/transmitValue_reg_8
    SLICE_X11Y150        LUT4 (Prop_lut4_I1_O)        0.048     4.246 f  fork27/control/generateBlocks[1].regblock/transmitValue_i_2__21/O
                         net (fo=4, routed)           0.440     4.687    fork27/control/generateBlocks[3].regblock/transmitValue_reg_7
    SLICE_X12Y151        LUT4 (Prop_lut4_I3_O)        0.129     4.816 f  fork27/control/generateBlocks[3].regblock/transmitValue_i_4/O
                         net (fo=1, routed)           0.368     5.184    buffer7/control/transmitValue_reg_1
    SLICE_X12Y150        LUT6 (Prop_lut6_I3_O)        0.043     5.227 f  buffer7/control/transmitValue_i_2__0/O
                         net (fo=4, routed)           0.613     5.839    buffer24/control/transmitValue_reg_3
    SLICE_X8Y148         LUT6 (Prop_lut6_I1_O)        0.043     5.882 r  buffer24/control/transmitValue_i_3/O
                         net (fo=16, routed)          0.509     6.392    control_merge2/fork_valid/generateBlocks[1].regblock/outputValid_reg_1
    SLICE_X9Y142         LUT4 (Prop_lut4_I3_O)        0.043     6.435 r  control_merge2/fork_valid/generateBlocks[1].regblock/outs[7]_i_1/O
                         net (fo=8, routed)           0.465     6.900    buffer24/E[0]
    SLICE_X7Y139         FDRE                                         r  buffer24/outs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=593, unset)          0.483    11.683    buffer24/clk
    SLICE_X7Y139         FDRE                                         r  buffer24/outs_reg[4]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X7Y139         FDRE (Setup_fdre_C_CE)      -0.194    11.453    buffer24/outs_reg[4]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  4.553    




