ARM GAS  /tmp/ccIwcyPl.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccIwcyPl.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 70 3
ARM GAS  /tmp/ccIwcyPl.s 			page 3


  46 0006 0023     		movs	r3, #0
  47 0008 7B60     		str	r3, [r7, #4]
  48 000a 124B     		ldr	r3, .L2
  49 000c 5B6C     		ldr	r3, [r3, #68]
  50 000e 114A     		ldr	r2, .L2
  51 0010 43F48043 		orr	r3, r3, #16384
  52 0014 5364     		str	r3, [r2, #68]
  53 0016 0F4B     		ldr	r3, .L2
  54 0018 5B6C     		ldr	r3, [r3, #68]
  55 001a 03F48043 		and	r3, r3, #16384
  56 001e 7B60     		str	r3, [r7, #4]
  57 0020 7B68     		ldr	r3, [r7, #4]
  58              	.LBE2:
  59              	.LBB3:
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  60              		.loc 1 71 3
  61 0022 0023     		movs	r3, #0
  62 0024 3B60     		str	r3, [r7]
  63 0026 0B4B     		ldr	r3, .L2
  64 0028 1B6C     		ldr	r3, [r3, #64]
  65 002a 0A4A     		ldr	r2, .L2
  66 002c 43F08053 		orr	r3, r3, #268435456
  67 0030 1364     		str	r3, [r2, #64]
  68 0032 084B     		ldr	r3, .L2
  69 0034 1B6C     		ldr	r3, [r3, #64]
  70 0036 03F08053 		and	r3, r3, #268435456
  71 003a 3B60     		str	r3, [r7]
  72 003c 3B68     		ldr	r3, [r7]
  73              	.LBE3:
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 75 3
  75 003e 0022     		movs	r2, #0
  76 0040 0F21     		movs	r1, #15
  77 0042 6FF00100 		mvn	r0, #1
  78 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 80 1
  80 004a 00BF     		nop
  81 004c 0837     		adds	r7, r7, #8
  82              	.LCFI3:
  83              		.cfi_def_cfa_offset 8
  84 004e BD46     		mov	sp, r7
  85              	.LCFI4:
  86              		.cfi_def_cfa_register 13
  87              		@ sp needed
  88 0050 80BD     		pop	{r7, pc}
  89              	.L3:
  90 0052 00BF     		.align	2
  91              	.L2:
  92 0054 00380240 		.word	1073887232
ARM GAS  /tmp/ccIwcyPl.s 			page 4


  93              		.cfi_endproc
  94              	.LFE235:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LFB236:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 105              		.loc 1 89 1
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 56
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109 0000 80B5     		push	{r7, lr}
 110              	.LCFI5:
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 8EB0     		sub	sp, sp, #56
 115              	.LCFI6:
 116              		.cfi_def_cfa_offset 64
 117 0004 00AF     		add	r7, sp, #0
 118              	.LCFI7:
 119              		.cfi_def_cfa_register 7
 120 0006 7860     		str	r0, [r7, #4]
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 90 20
 122 0008 07F12403 		add	r3, r7, #36
 123 000c 0022     		movs	r2, #0
 124 000e 1A60     		str	r2, [r3]
 125 0010 5A60     		str	r2, [r3, #4]
 126 0012 9A60     		str	r2, [r3, #8]
 127 0014 DA60     		str	r2, [r3, #12]
 128 0016 1A61     		str	r2, [r3, #16]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 129              		.loc 1 91 10
 130 0018 7B68     		ldr	r3, [r7, #4]
 131 001a 1B68     		ldr	r3, [r3]
 132              		.loc 1 91 5
 133 001c 504A     		ldr	r2, .L8
 134 001e 9342     		cmp	r3, r2
 135 0020 4AD1     		bne	.L5
 136              	.LBB4:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
ARM GAS  /tmp/ccIwcyPl.s 			page 5


  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 137              		.loc 1 97 5
 138 0022 0023     		movs	r3, #0
 139 0024 3B62     		str	r3, [r7, #32]
 140 0026 4F4B     		ldr	r3, .L8+4
 141 0028 5B6C     		ldr	r3, [r3, #68]
 142 002a 4E4A     		ldr	r2, .L8+4
 143 002c 43F48073 		orr	r3, r3, #256
 144 0030 5364     		str	r3, [r2, #68]
 145 0032 4C4B     		ldr	r3, .L8+4
 146 0034 5B6C     		ldr	r3, [r3, #68]
 147 0036 03F48073 		and	r3, r3, #256
 148 003a 3B62     		str	r3, [r7, #32]
 149 003c 3B6A     		ldr	r3, [r7, #32]
 150              	.LBE4:
 151              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 152              		.loc 1 99 5
 153 003e 0023     		movs	r3, #0
 154 0040 FB61     		str	r3, [r7, #28]
 155 0042 484B     		ldr	r3, .L8+4
 156 0044 1B6B     		ldr	r3, [r3, #48]
 157 0046 474A     		ldr	r2, .L8+4
 158 0048 43F00103 		orr	r3, r3, #1
 159 004c 1363     		str	r3, [r2, #48]
 160 004e 454B     		ldr	r3, .L8+4
 161 0050 1B6B     		ldr	r3, [r3, #48]
 162 0052 03F00103 		and	r3, r3, #1
 163 0056 FB61     		str	r3, [r7, #28]
 164 0058 FB69     		ldr	r3, [r7, #28]
 165              	.LBE5:
 166              	.LBB6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 167              		.loc 1 100 5
 168 005a 0023     		movs	r3, #0
 169 005c BB61     		str	r3, [r7, #24]
 170 005e 414B     		ldr	r3, .L8+4
 171 0060 1B6B     		ldr	r3, [r3, #48]
 172 0062 404A     		ldr	r2, .L8+4
 173 0064 43F00403 		orr	r3, r3, #4
 174 0068 1363     		str	r3, [r2, #48]
 175 006a 3E4B     		ldr	r3, .L8+4
 176 006c 1B6B     		ldr	r3, [r3, #48]
 177 006e 03F00403 		and	r3, r3, #4
 178 0072 BB61     		str	r3, [r7, #24]
 179 0074 BB69     		ldr	r3, [r7, #24]
 180              	.LBE6:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 103:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 104:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC1_IN15
 105:Core/Src/stm32f4xx_hal_msp.c ****     */
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = FC_VOLT_Pin|CAP_VOLT_Pin;
 181              		.loc 1 106 25
 182 0076 5023     		movs	r3, #80
ARM GAS  /tmp/ccIwcyPl.s 			page 6


 183 0078 7B62     		str	r3, [r7, #36]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 184              		.loc 1 107 26
 185 007a 0323     		movs	r3, #3
 186 007c BB62     		str	r3, [r7, #40]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 108 26
 188 007e 0023     		movs	r3, #0
 189 0080 FB62     		str	r3, [r7, #44]
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 109 5
 191 0082 07F12403 		add	r3, r7, #36
 192 0086 1946     		mov	r1, r3
 193 0088 3748     		ldr	r0, .L8+8
 194 008a FFF7FEFF 		bl	HAL_GPIO_Init
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = FC_CURR_Pin;
 195              		.loc 1 111 25
 196 008e 2023     		movs	r3, #32
 197 0090 7B62     		str	r3, [r7, #36]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 198              		.loc 1 112 26
 199 0092 0323     		movs	r3, #3
 200 0094 BB62     		str	r3, [r7, #40]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 113 26
 202 0096 0023     		movs	r3, #0
 203 0098 FB62     		str	r3, [r7, #44]
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(FC_CURR_GPIO_Port, &GPIO_InitStruct);
 204              		.loc 1 114 5
 205 009a 07F12403 		add	r3, r7, #36
 206 009e 1946     		mov	r1, r3
 207 00a0 3248     		ldr	r0, .L8+12
 208 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
 117:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 209              		.loc 1 117 5
 210 00a6 0022     		movs	r2, #0
 211 00a8 0521     		movs	r1, #5
 212 00aa 1220     		movs	r0, #18
 213 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 214              		.loc 1 118 5
 215 00b0 1220     		movs	r0, #18
 216 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 122:Core/Src/stm32f4xx_hal_msp.c ****   }
 123:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 124:Core/Src/stm32f4xx_hal_msp.c ****   {
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 129:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
ARM GAS  /tmp/ccIwcyPl.s 			page 7


 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC2_IN5
 135:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC2_IN7
 136:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC2_IN14
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = MOTOR_CURR_Pin|CAP_CURR_Pin;
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 141:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = MTR_VOLT_Pin;
 144:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 145:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 146:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(MTR_VOLT_GPIO_Port, &GPIO_InitStruct);
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 interrupt Init */
 149:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 150:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 154:Core/Src/stm32f4xx_hal_msp.c ****   }
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** }
 217              		.loc 1 156 1
 218 00b6 4EE0     		b	.L7
 219              	.L5:
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 220              		.loc 1 123 15
 221 00b8 7B68     		ldr	r3, [r7, #4]
 222 00ba 1B68     		ldr	r3, [r3]
 123:Core/Src/stm32f4xx_hal_msp.c ****   {
 223              		.loc 1 123 10
 224 00bc 2C4A     		ldr	r2, .L8+16
 225 00be 9342     		cmp	r3, r2
 226 00c0 49D1     		bne	.L7
 227              	.LBB7:
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 228              		.loc 1 129 5
 229 00c2 0023     		movs	r3, #0
 230 00c4 7B61     		str	r3, [r7, #20]
 231 00c6 274B     		ldr	r3, .L8+4
 232 00c8 5B6C     		ldr	r3, [r3, #68]
 233 00ca 264A     		ldr	r2, .L8+4
 234 00cc 43F40073 		orr	r3, r3, #512
 235 00d0 5364     		str	r3, [r2, #68]
 236 00d2 244B     		ldr	r3, .L8+4
 237 00d4 5B6C     		ldr	r3, [r3, #68]
 238 00d6 03F40073 		and	r3, r3, #512
 239 00da 7B61     		str	r3, [r7, #20]
 240 00dc 7B69     		ldr	r3, [r7, #20]
 241              	.LBE7:
 242              	.LBB8:
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/ccIwcyPl.s 			page 8


 243              		.loc 1 131 5
 244 00de 0023     		movs	r3, #0
 245 00e0 3B61     		str	r3, [r7, #16]
 246 00e2 204B     		ldr	r3, .L8+4
 247 00e4 1B6B     		ldr	r3, [r3, #48]
 248 00e6 1F4A     		ldr	r2, .L8+4
 249 00e8 43F00103 		orr	r3, r3, #1
 250 00ec 1363     		str	r3, [r2, #48]
 251 00ee 1D4B     		ldr	r3, .L8+4
 252 00f0 1B6B     		ldr	r3, [r3, #48]
 253 00f2 03F00103 		and	r3, r3, #1
 254 00f6 3B61     		str	r3, [r7, #16]
 255 00f8 3B69     		ldr	r3, [r7, #16]
 256              	.LBE8:
 257              	.LBB9:
 132:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 258              		.loc 1 132 5
 259 00fa 0023     		movs	r3, #0
 260 00fc FB60     		str	r3, [r7, #12]
 261 00fe 194B     		ldr	r3, .L8+4
 262 0100 1B6B     		ldr	r3, [r3, #48]
 263 0102 184A     		ldr	r2, .L8+4
 264 0104 43F00403 		orr	r3, r3, #4
 265 0108 1363     		str	r3, [r2, #48]
 266 010a 164B     		ldr	r3, .L8+4
 267 010c 1B6B     		ldr	r3, [r3, #48]
 268 010e 03F00403 		and	r3, r3, #4
 269 0112 FB60     		str	r3, [r7, #12]
 270 0114 FB68     		ldr	r3, [r7, #12]
 271              	.LBE9:
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 272              		.loc 1 138 25
 273 0116 A023     		movs	r3, #160
 274 0118 7B62     		str	r3, [r7, #36]
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 139 26
 276 011a 0323     		movs	r3, #3
 277 011c BB62     		str	r3, [r7, #40]
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 278              		.loc 1 140 26
 279 011e 0023     		movs	r3, #0
 280 0120 FB62     		str	r3, [r7, #44]
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 281              		.loc 1 141 5
 282 0122 07F12403 		add	r3, r7, #36
 283 0126 1946     		mov	r1, r3
 284 0128 0F48     		ldr	r0, .L8+8
 285 012a FFF7FEFF 		bl	HAL_GPIO_Init
 143:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 286              		.loc 1 143 25
 287 012e 1023     		movs	r3, #16
 288 0130 7B62     		str	r3, [r7, #36]
 144:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 144 26
 290 0132 0323     		movs	r3, #3
 291 0134 BB62     		str	r3, [r7, #40]
 145:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(MTR_VOLT_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccIwcyPl.s 			page 9


 292              		.loc 1 145 26
 293 0136 0023     		movs	r3, #0
 294 0138 FB62     		str	r3, [r7, #44]
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 295              		.loc 1 146 5
 296 013a 07F12403 		add	r3, r7, #36
 297 013e 1946     		mov	r1, r3
 298 0140 0A48     		ldr	r0, .L8+12
 299 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 149:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 300              		.loc 1 149 5
 301 0146 0022     		movs	r2, #0
 302 0148 0521     		movs	r1, #5
 303 014a 1220     		movs	r0, #18
 304 014c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 305              		.loc 1 150 5
 306 0150 1220     		movs	r0, #18
 307 0152 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 308              	.L7:
 309              		.loc 1 156 1
 310 0156 00BF     		nop
 311 0158 3837     		adds	r7, r7, #56
 312              	.LCFI8:
 313              		.cfi_def_cfa_offset 8
 314 015a BD46     		mov	sp, r7
 315              	.LCFI9:
 316              		.cfi_def_cfa_register 13
 317              		@ sp needed
 318 015c 80BD     		pop	{r7, pc}
 319              	.L9:
 320 015e 00BF     		.align	2
 321              	.L8:
 322 0160 00200140 		.word	1073815552
 323 0164 00380240 		.word	1073887232
 324 0168 00000240 		.word	1073872896
 325 016c 00080240 		.word	1073874944
 326 0170 00210140 		.word	1073815808
 327              		.cfi_endproc
 328              	.LFE236:
 330              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_ADC_MspDeInit
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	HAL_ADC_MspDeInit:
 338              	.LFB237:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c **** /**
 159:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 160:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 161:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 162:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32f4xx_hal_msp.c **** */
 164:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 165:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /tmp/ccIwcyPl.s 			page 10


 339              		.loc 1 165 1
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 8
 342              		@ frame_needed = 1, uses_anonymous_args = 0
 343 0000 80B5     		push	{r7, lr}
 344              	.LCFI10:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 7, -8
 347              		.cfi_offset 14, -4
 348 0002 82B0     		sub	sp, sp, #8
 349              	.LCFI11:
 350              		.cfi_def_cfa_offset 16
 351 0004 00AF     		add	r7, sp, #0
 352              	.LCFI12:
 353              		.cfi_def_cfa_register 7
 354 0006 7860     		str	r0, [r7, #4]
 166:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 355              		.loc 1 166 10
 356 0008 7B68     		ldr	r3, [r7, #4]
 357 000a 1B68     		ldr	r3, [r3]
 358              		.loc 1 166 5
 359 000c 144A     		ldr	r2, .L14
 360 000e 9342     		cmp	r3, r2
 361 0010 0ED1     		bne	.L11
 167:Core/Src/stm32f4xx_hal_msp.c ****   {
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 171:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 362              		.loc 1 172 5
 363 0012 144B     		ldr	r3, .L14+4
 364 0014 5B6C     		ldr	r3, [r3, #68]
 365 0016 134A     		ldr	r2, .L14+4
 366 0018 23F48073 		bic	r3, r3, #256
 367 001c 5364     		str	r3, [r2, #68]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 176:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 177:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC1_IN15
 178:Core/Src/stm32f4xx_hal_msp.c ****     */
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, FC_VOLT_Pin|CAP_VOLT_Pin);
 368              		.loc 1 179 5
 369 001e 5021     		movs	r1, #80
 370 0020 1148     		ldr	r0, .L14+8
 371 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(FC_CURR_GPIO_Port, FC_CURR_Pin);
 372              		.loc 1 181 5
 373 0026 2021     		movs	r1, #32
 374 0028 1048     		ldr	r0, .L14+12
 375 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1:ADC_IRQn disable */
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**
ARM GAS  /tmp/ccIwcyPl.s 			page 11


 186:Core/Src/stm32f4xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC_IRQn" interrupt
 187:Core/Src/stm32f4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 188:Core/Src/stm32f4xx_hal_msp.c ****     */
 189:Core/Src/stm32f4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC_IRQn); */
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1:ADC_IRQn disable */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 195:Core/Src/stm32f4xx_hal_msp.c ****   }
 196:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 197:Core/Src/stm32f4xx_hal_msp.c ****   {
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 201:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 202:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 205:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC2_IN5
 206:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC2_IN7
 207:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC2_IN14
 208:Core/Src/stm32f4xx_hal_msp.c ****     */
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, MOTOR_CURR_Pin|CAP_CURR_Pin);
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(MTR_VOLT_GPIO_Port, MTR_VOLT_Pin);
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 interrupt DeInit */
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2:ADC_IRQn disable */
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**
 216:Core/Src/stm32f4xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC_IRQn" interrupt
 217:Core/Src/stm32f4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 218:Core/Src/stm32f4xx_hal_msp.c ****     */
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC_IRQn); */
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2:ADC_IRQn disable */
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 225:Core/Src/stm32f4xx_hal_msp.c ****   }
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c **** }
 376              		.loc 1 227 1
 377 002e 12E0     		b	.L13
 378              	.L11:
 196:Core/Src/stm32f4xx_hal_msp.c ****   {
 379              		.loc 1 196 15
 380 0030 7B68     		ldr	r3, [r7, #4]
 381 0032 1B68     		ldr	r3, [r3]
 196:Core/Src/stm32f4xx_hal_msp.c ****   {
 382              		.loc 1 196 10
 383 0034 0E4A     		ldr	r2, .L14+16
 384 0036 9342     		cmp	r3, r2
 385 0038 0DD1     		bne	.L13
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 386              		.loc 1 202 5
 387 003a 0A4B     		ldr	r3, .L14+4
ARM GAS  /tmp/ccIwcyPl.s 			page 12


 388 003c 5B6C     		ldr	r3, [r3, #68]
 389 003e 094A     		ldr	r2, .L14+4
 390 0040 23F40073 		bic	r3, r3, #512
 391 0044 5364     		str	r3, [r2, #68]
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 392              		.loc 1 209 5
 393 0046 A021     		movs	r1, #160
 394 0048 0748     		ldr	r0, .L14+8
 395 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 396              		.loc 1 211 5
 397 004e 1021     		movs	r1, #16
 398 0050 0648     		ldr	r0, .L14+12
 399 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 400              	.L13:
 401              		.loc 1 227 1
 402 0056 00BF     		nop
 403 0058 0837     		adds	r7, r7, #8
 404              	.LCFI13:
 405              		.cfi_def_cfa_offset 8
 406 005a BD46     		mov	sp, r7
 407              	.LCFI14:
 408              		.cfi_def_cfa_register 13
 409              		@ sp needed
 410 005c 80BD     		pop	{r7, pc}
 411              	.L15:
 412 005e 00BF     		.align	2
 413              	.L14:
 414 0060 00200140 		.word	1073815552
 415 0064 00380240 		.word	1073887232
 416 0068 00000240 		.word	1073872896
 417 006c 00080240 		.word	1073874944
 418 0070 00210140 		.word	1073815808
 419              		.cfi_endproc
 420              	.LFE237:
 422              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 423              		.align	1
 424              		.global	HAL_CAN_MspInit
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	HAL_CAN_MspInit:
 430              	.LFB238:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c **** /**
 230:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
 231:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 232:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 233:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 234:Core/Src/stm32f4xx_hal_msp.c **** */
 235:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 236:Core/Src/stm32f4xx_hal_msp.c **** {
 431              		.loc 1 236 1
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 40
 434              		@ frame_needed = 1, uses_anonymous_args = 0
 435 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccIwcyPl.s 			page 13


 436              	.LCFI15:
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 8AB0     		sub	sp, sp, #40
 441              	.LCFI16:
 442              		.cfi_def_cfa_offset 48
 443 0004 00AF     		add	r7, sp, #0
 444              	.LCFI17:
 445              		.cfi_def_cfa_register 7
 446 0006 7860     		str	r0, [r7, #4]
 237:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 447              		.loc 1 237 20
 448 0008 07F11403 		add	r3, r7, #20
 449 000c 0022     		movs	r2, #0
 450 000e 1A60     		str	r2, [r3]
 451 0010 5A60     		str	r2, [r3, #4]
 452 0012 9A60     		str	r2, [r3, #8]
 453 0014 DA60     		str	r2, [r3, #12]
 454 0016 1A61     		str	r2, [r3, #16]
 238:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 455              		.loc 1 238 10
 456 0018 7B68     		ldr	r3, [r7, #4]
 457 001a 1B68     		ldr	r3, [r3]
 458              		.loc 1 238 5
 459 001c 254A     		ldr	r2, .L19
 460 001e 9342     		cmp	r3, r2
 461 0020 44D1     		bne	.L18
 462              	.LBB10:
 239:Core/Src/stm32f4xx_hal_msp.c ****   {
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 243:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 244:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 463              		.loc 1 244 5
 464 0022 0023     		movs	r3, #0
 465 0024 3B61     		str	r3, [r7, #16]
 466 0026 244B     		ldr	r3, .L19+4
 467 0028 1B6C     		ldr	r3, [r3, #64]
 468 002a 234A     		ldr	r2, .L19+4
 469 002c 43F00073 		orr	r3, r3, #33554432
 470 0030 1364     		str	r3, [r2, #64]
 471 0032 214B     		ldr	r3, .L19+4
 472 0034 1B6C     		ldr	r3, [r3, #64]
 473 0036 03F00073 		and	r3, r3, #33554432
 474 003a 3B61     		str	r3, [r7, #16]
 475 003c 3B69     		ldr	r3, [r7, #16]
 476              	.LBE10:
 477              	.LBB11:
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 478              		.loc 1 246 5
 479 003e 0023     		movs	r3, #0
 480 0040 FB60     		str	r3, [r7, #12]
 481 0042 1D4B     		ldr	r3, .L19+4
 482 0044 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccIwcyPl.s 			page 14


 483 0046 1C4A     		ldr	r2, .L19+4
 484 0048 43F00203 		orr	r3, r3, #2
 485 004c 1363     		str	r3, [r2, #48]
 486 004e 1A4B     		ldr	r3, .L19+4
 487 0050 1B6B     		ldr	r3, [r3, #48]
 488 0052 03F00203 		and	r3, r3, #2
 489 0056 FB60     		str	r3, [r7, #12]
 490 0058 FB68     		ldr	r3, [r7, #12]
 491              	.LBE11:
 247:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 248:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 249:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 250:Core/Src/stm32f4xx_hal_msp.c ****     */
 251:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 492              		.loc 1 251 25
 493 005a 4FF44073 		mov	r3, #768
 494 005e 7B61     		str	r3, [r7, #20]
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 495              		.loc 1 252 26
 496 0060 0223     		movs	r3, #2
 497 0062 BB61     		str	r3, [r7, #24]
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 498              		.loc 1 253 26
 499 0064 0023     		movs	r3, #0
 500 0066 FB61     		str	r3, [r7, #28]
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 501              		.loc 1 254 27
 502 0068 0323     		movs	r3, #3
 503 006a 3B62     		str	r3, [r7, #32]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 504              		.loc 1 255 31
 505 006c 0923     		movs	r3, #9
 506 006e 7B62     		str	r3, [r7, #36]
 256:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 507              		.loc 1 256 5
 508 0070 07F11403 		add	r3, r7, #20
 509 0074 1946     		mov	r1, r3
 510 0076 1148     		ldr	r0, .L19+8
 511 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 512              		.loc 1 259 5
 513 007c 0022     		movs	r2, #0
 514 007e 0521     		movs	r1, #5
 515 0080 1320     		movs	r0, #19
 516 0082 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 260:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 517              		.loc 1 260 5
 518 0086 1320     		movs	r0, #19
 519 0088 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 261:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 520              		.loc 1 261 5
 521 008c 0022     		movs	r2, #0
 522 008e 0521     		movs	r1, #5
 523 0090 1420     		movs	r0, #20
 524 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccIwcyPl.s 			page 15


 262:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 525              		.loc 1 262 5
 526 0096 1420     		movs	r0, #20
 527 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 263:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 528              		.loc 1 263 5
 529 009c 0022     		movs	r2, #0
 530 009e 0521     		movs	r1, #5
 531 00a0 1520     		movs	r0, #21
 532 00a2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 533              		.loc 1 264 5
 534 00a6 1520     		movs	r0, #21
 535 00a8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 536              	.L18:
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 268:Core/Src/stm32f4xx_hal_msp.c ****   }
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c **** }
 537              		.loc 1 270 1
 538 00ac 00BF     		nop
 539 00ae 2837     		adds	r7, r7, #40
 540              	.LCFI18:
 541              		.cfi_def_cfa_offset 8
 542 00b0 BD46     		mov	sp, r7
 543              	.LCFI19:
 544              		.cfi_def_cfa_register 13
 545              		@ sp needed
 546 00b2 80BD     		pop	{r7, pc}
 547              	.L20:
 548              		.align	2
 549              	.L19:
 550 00b4 00640040 		.word	1073767424
 551 00b8 00380240 		.word	1073887232
 552 00bc 00040240 		.word	1073873920
 553              		.cfi_endproc
 554              	.LFE238:
 556              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 557              		.align	1
 558              		.global	HAL_CAN_MspDeInit
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 563              	HAL_CAN_MspDeInit:
 564              	.LFB239:
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c **** /**
 273:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 274:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 275:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 276:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 277:Core/Src/stm32f4xx_hal_msp.c **** */
 278:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 279:Core/Src/stm32f4xx_hal_msp.c **** {
 565              		.loc 1 279 1
ARM GAS  /tmp/ccIwcyPl.s 			page 16


 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 8
 568              		@ frame_needed = 1, uses_anonymous_args = 0
 569 0000 80B5     		push	{r7, lr}
 570              	.LCFI20:
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 7, -8
 573              		.cfi_offset 14, -4
 574 0002 82B0     		sub	sp, sp, #8
 575              	.LCFI21:
 576              		.cfi_def_cfa_offset 16
 577 0004 00AF     		add	r7, sp, #0
 578              	.LCFI22:
 579              		.cfi_def_cfa_register 7
 580 0006 7860     		str	r0, [r7, #4]
 280:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 581              		.loc 1 280 10
 582 0008 7B68     		ldr	r3, [r7, #4]
 583 000a 1B68     		ldr	r3, [r3]
 584              		.loc 1 280 5
 585 000c 0D4A     		ldr	r2, .L24
 586 000e 9342     		cmp	r3, r2
 587 0010 13D1     		bne	.L23
 281:Core/Src/stm32f4xx_hal_msp.c ****   {
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 285:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 588              		.loc 1 286 5
 589 0012 0D4B     		ldr	r3, .L24+4
 590 0014 1B6C     		ldr	r3, [r3, #64]
 591 0016 0C4A     		ldr	r2, .L24+4
 592 0018 23F00073 		bic	r3, r3, #33554432
 593 001c 1364     		str	r3, [r2, #64]
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 289:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 290:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 291:Core/Src/stm32f4xx_hal_msp.c ****     */
 292:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 594              		.loc 1 292 5
 595 001e 4FF44071 		mov	r1, #768
 596 0022 0A48     		ldr	r0, .L24+8
 597 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 295:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 598              		.loc 1 295 5
 599 0028 1320     		movs	r0, #19
 600 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 296:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 601              		.loc 1 296 5
 602 002e 1420     		movs	r0, #20
 603 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 604              		.loc 1 297 5
ARM GAS  /tmp/ccIwcyPl.s 			page 17


 605 0034 1520     		movs	r0, #21
 606 0036 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 607              	.L23:
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c ****   }
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c **** }
 608              		.loc 1 303 1
 609 003a 00BF     		nop
 610 003c 0837     		adds	r7, r7, #8
 611              	.LCFI23:
 612              		.cfi_def_cfa_offset 8
 613 003e BD46     		mov	sp, r7
 614              	.LCFI24:
 615              		.cfi_def_cfa_register 13
 616              		@ sp needed
 617 0040 80BD     		pop	{r7, pc}
 618              	.L25:
 619 0042 00BF     		.align	2
 620              	.L24:
 621 0044 00640040 		.word	1073767424
 622 0048 00380240 		.word	1073887232
 623 004c 00040240 		.word	1073873920
 624              		.cfi_endproc
 625              	.LFE239:
 627              		.text
 628              	.Letext0:
 629              		.file 2 "/usr/local/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_ty
 630              		.file 3 "/usr/local/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 631              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 632              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 633              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 634              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 635              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 636              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 637              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
ARM GAS  /tmp/ccIwcyPl.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccIwcyPl.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccIwcyPl.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccIwcyPl.s:92     .text.HAL_MspInit:0000000000000054 $d
     /tmp/ccIwcyPl.s:97     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccIwcyPl.s:103    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccIwcyPl.s:322    .text.HAL_ADC_MspInit:0000000000000160 $d
     /tmp/ccIwcyPl.s:331    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccIwcyPl.s:337    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccIwcyPl.s:414    .text.HAL_ADC_MspDeInit:0000000000000060 $d
     /tmp/ccIwcyPl.s:423    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccIwcyPl.s:429    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccIwcyPl.s:550    .text.HAL_CAN_MspInit:00000000000000b4 $d
     /tmp/ccIwcyPl.s:557    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccIwcyPl.s:563    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccIwcyPl.s:621    .text.HAL_CAN_MspDeInit:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
