library IEEE;
use IEEE.std_logic_1164.ALL;

architecture behaviour of test_bens is
begin

dikkevector <= "01010101010101010101010000000000000000000000101010101010101010100101111111111111111111110101010101010101010101000000000000000000000010101010101010101010010111111111111111111111010101010101010101010100000000000000000000001010101010101010101001";

end behaviour;

