

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_79_1'
================================================================
* Date:           Wed Feb  5 12:49:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.616 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20482|    20482|  0.143 ms|  0.143 ms|  20482|  20482|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1  |    20480|    20480|         5|          5|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    506|    -|
|Register         |        -|    -|    1285|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1285|    784|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_16_4_32_1_1_U497  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U498  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0| 130|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_674_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln79_fu_576_p2   |         +|   0|  0|  14|          13|           1|
    |sub_ln44_fu_684_p2   |         -|   0|  0|  39|          32|          32|
    |icmp_ln43_fu_680_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln79_fu_570_p2  |      icmp|   0|  0|  17|          13|          14|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 148|         122|         111|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |DataRAM_10_address0   |  14|          3|    8|         24|
    |DataRAM_10_d0         |  14|          3|   32|         96|
    |DataRAM_11_address0   |  14|          3|    8|         24|
    |DataRAM_11_d0         |  14|          3|   32|         96|
    |DataRAM_12_address0   |  14|          3|    8|         24|
    |DataRAM_12_d0         |  14|          3|   32|         96|
    |DataRAM_13_address0   |  14|          3|    8|         24|
    |DataRAM_13_d0         |  14|          3|   32|         96|
    |DataRAM_14_address0   |  14|          3|    8|         24|
    |DataRAM_14_d0         |  14|          3|   32|         96|
    |DataRAM_15_address0   |  14|          3|    8|         24|
    |DataRAM_15_d0         |  14|          3|   32|         96|
    |DataRAM_1_address0    |  14|          3|    8|         24|
    |DataRAM_1_d0          |  14|          3|   32|         96|
    |DataRAM_2_address0    |  14|          3|    8|         24|
    |DataRAM_2_d0          |  14|          3|   32|         96|
    |DataRAM_3_address0    |  14|          3|    8|         24|
    |DataRAM_3_d0          |  14|          3|   32|         96|
    |DataRAM_4_address0    |  14|          3|    8|         24|
    |DataRAM_4_d0          |  14|          3|   32|         96|
    |DataRAM_5_address0    |  14|          3|    8|         24|
    |DataRAM_5_d0          |  14|          3|   32|         96|
    |DataRAM_6_address0    |  14|          3|    8|         24|
    |DataRAM_6_d0          |  14|          3|   32|         96|
    |DataRAM_7_address0    |  14|          3|    8|         24|
    |DataRAM_7_d0          |  14|          3|   32|         96|
    |DataRAM_8_address0    |  14|          3|    8|         24|
    |DataRAM_8_d0          |  14|          3|   32|         96|
    |DataRAM_9_address0    |  14|          3|    8|         24|
    |DataRAM_9_d0          |  14|          3|   32|         96|
    |DataRAM_address0      |  14|          3|    8|         24|
    |DataRAM_d0            |  14|          3|   32|         96|
    |ap_NS_fsm             |  31|          6|    1|          6|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|   13|         26|
    |i_fu_132              |   9|          2|   13|         26|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 506|        108|  668|       1980|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_reg_770   |   8|   0|    8|          0|
    |DataRAM_10_load_reg_930   |  32|   0|   32|          0|
    |DataRAM_11_addr_reg_775   |   8|   0|    8|          0|
    |DataRAM_11_load_reg_935   |  32|   0|   32|          0|
    |DataRAM_12_addr_reg_780   |   8|   0|    8|          0|
    |DataRAM_12_load_reg_940   |  32|   0|   32|          0|
    |DataRAM_13_addr_reg_785   |   8|   0|    8|          0|
    |DataRAM_13_load_reg_945   |  32|   0|   32|          0|
    |DataRAM_14_addr_reg_790   |   8|   0|    8|          0|
    |DataRAM_14_load_reg_950   |  32|   0|   32|          0|
    |DataRAM_15_addr_reg_795   |   8|   0|    8|          0|
    |DataRAM_15_load_reg_955   |  32|   0|   32|          0|
    |DataRAM_16_load_reg_960   |  32|   0|   32|          0|
    |DataRAM_17_load_reg_965   |  32|   0|   32|          0|
    |DataRAM_18_load_reg_970   |  32|   0|   32|          0|
    |DataRAM_19_load_reg_975   |  32|   0|   32|          0|
    |DataRAM_1_addr_reg_725    |   8|   0|    8|          0|
    |DataRAM_1_load_reg_885    |  32|   0|   32|          0|
    |DataRAM_20_load_reg_980   |  32|   0|   32|          0|
    |DataRAM_21_load_reg_985   |  32|   0|   32|          0|
    |DataRAM_22_load_reg_990   |  32|   0|   32|          0|
    |DataRAM_23_load_reg_995   |  32|   0|   32|          0|
    |DataRAM_24_load_reg_1000  |  32|   0|   32|          0|
    |DataRAM_25_load_reg_1005  |  32|   0|   32|          0|
    |DataRAM_26_load_reg_1010  |  32|   0|   32|          0|
    |DataRAM_27_load_reg_1015  |  32|   0|   32|          0|
    |DataRAM_28_load_reg_1020  |  32|   0|   32|          0|
    |DataRAM_29_load_reg_1025  |  32|   0|   32|          0|
    |DataRAM_2_addr_reg_730    |   8|   0|    8|          0|
    |DataRAM_2_load_reg_890    |  32|   0|   32|          0|
    |DataRAM_30_load_reg_1030  |  32|   0|   32|          0|
    |DataRAM_31_load_reg_1035  |  32|   0|   32|          0|
    |DataRAM_3_addr_reg_735    |   8|   0|    8|          0|
    |DataRAM_3_load_reg_895    |  32|   0|   32|          0|
    |DataRAM_4_addr_reg_740    |   8|   0|    8|          0|
    |DataRAM_4_load_reg_900    |  32|   0|   32|          0|
    |DataRAM_5_addr_reg_745    |   8|   0|    8|          0|
    |DataRAM_5_load_reg_905    |  32|   0|   32|          0|
    |DataRAM_6_addr_reg_750    |   8|   0|    8|          0|
    |DataRAM_6_load_reg_910    |  32|   0|   32|          0|
    |DataRAM_7_addr_reg_755    |   8|   0|    8|          0|
    |DataRAM_7_load_reg_915    |  32|   0|   32|          0|
    |DataRAM_8_addr_reg_760    |   8|   0|    8|          0|
    |DataRAM_8_load_reg_920    |  32|   0|   32|          0|
    |DataRAM_9_addr_reg_765    |   8|   0|    8|          0|
    |DataRAM_9_load_reg_925    |  32|   0|   32|          0|
    |DataRAM_addr_reg_720      |   8|   0|    8|          0|
    |DataRAM_load_reg_880      |  32|   0|   32|          0|
    |add_ln40_reg_1040         |  32|   0|   32|          0|
    |add_ln79_reg_709          |  13|   0|   13|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |empty_reg_714             |   4|   0|    4|          0|
    |i_fu_132                  |  13|   0|   13|          0|
    |icmp_ln43_reg_1062        |   1|   0|    1|          0|
    |icmp_ln79_reg_705         |   1|   0|    1|          0|
    |sub_ln44_reg_1066         |  32|   0|   32|          0|
    |zext_ln79_cast_reg_699    |  31|   0|   32|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1285|   0| 1286|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_79_1|  return value|
|zext_ln79            |   in|   31|     ap_none|                        zext_ln79|        scalar|
|DataRAM_address0     |  out|    8|   ap_memory|                          DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                          DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                          DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                          DataRAM|         array|
|DataRAM_q0           |   in|   32|   ap_memory|                          DataRAM|         array|
|DataRAM_1_address0   |  out|    8|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_2_address0   |  out|    8|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_q0         |   in|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_3_address0   |  out|    8|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_q0         |   in|   32|   ap_memory|                        DataRAM_3|         array|
|DataRAM_4_address0   |  out|    8|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_5_address0   |  out|    8|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_q0         |   in|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_6_address0   |  out|    8|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_q0         |   in|   32|   ap_memory|                        DataRAM_6|         array|
|DataRAM_7_address0   |  out|    8|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_8_address0   |  out|    8|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_q0         |   in|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_9_address0   |  out|    8|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_ce0        |  out|    1|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_we0        |  out|    1|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_d0         |  out|   32|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_q0         |   in|   32|   ap_memory|                        DataRAM_9|         array|
|DataRAM_10_address0  |  out|    8|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_11_address0  |  out|    8|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_q0        |   in|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_12_address0  |  out|    8|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_ce0       |  out|    1|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_we0       |  out|    1|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_d0        |  out|   32|   ap_memory|                       DataRAM_12|         array|
|DataRAM_12_q0        |   in|   32|   ap_memory|                       DataRAM_12|         array|
|DataRAM_13_address0  |  out|    8|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_ce0       |  out|    1|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_we0       |  out|    1|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_d0        |  out|   32|   ap_memory|                       DataRAM_13|         array|
|DataRAM_13_q0        |   in|   32|   ap_memory|                       DataRAM_13|         array|
|DataRAM_14_address0  |  out|    8|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_ce0       |  out|    1|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_we0       |  out|    1|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_d0        |  out|   32|   ap_memory|                       DataRAM_14|         array|
|DataRAM_14_q0        |   in|   32|   ap_memory|                       DataRAM_14|         array|
|DataRAM_15_address0  |  out|    8|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_ce0       |  out|    1|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_we0       |  out|    1|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_d0        |  out|   32|   ap_memory|                       DataRAM_15|         array|
|DataRAM_15_q0        |   in|   32|   ap_memory|                       DataRAM_15|         array|
|DataRAM_16_address0  |  out|    8|   ap_memory|                       DataRAM_16|         array|
|DataRAM_16_ce0       |  out|    1|   ap_memory|                       DataRAM_16|         array|
|DataRAM_16_q0        |   in|   32|   ap_memory|                       DataRAM_16|         array|
|DataRAM_17_address0  |  out|    8|   ap_memory|                       DataRAM_17|         array|
|DataRAM_17_ce0       |  out|    1|   ap_memory|                       DataRAM_17|         array|
|DataRAM_17_q0        |   in|   32|   ap_memory|                       DataRAM_17|         array|
|DataRAM_18_address0  |  out|    8|   ap_memory|                       DataRAM_18|         array|
|DataRAM_18_ce0       |  out|    1|   ap_memory|                       DataRAM_18|         array|
|DataRAM_18_q0        |   in|   32|   ap_memory|                       DataRAM_18|         array|
|DataRAM_19_address0  |  out|    8|   ap_memory|                       DataRAM_19|         array|
|DataRAM_19_ce0       |  out|    1|   ap_memory|                       DataRAM_19|         array|
|DataRAM_19_q0        |   in|   32|   ap_memory|                       DataRAM_19|         array|
|DataRAM_20_address0  |  out|    8|   ap_memory|                       DataRAM_20|         array|
|DataRAM_20_ce0       |  out|    1|   ap_memory|                       DataRAM_20|         array|
|DataRAM_20_q0        |   in|   32|   ap_memory|                       DataRAM_20|         array|
|DataRAM_21_address0  |  out|    8|   ap_memory|                       DataRAM_21|         array|
|DataRAM_21_ce0       |  out|    1|   ap_memory|                       DataRAM_21|         array|
|DataRAM_21_q0        |   in|   32|   ap_memory|                       DataRAM_21|         array|
|DataRAM_22_address0  |  out|    8|   ap_memory|                       DataRAM_22|         array|
|DataRAM_22_ce0       |  out|    1|   ap_memory|                       DataRAM_22|         array|
|DataRAM_22_q0        |   in|   32|   ap_memory|                       DataRAM_22|         array|
|DataRAM_23_address0  |  out|    8|   ap_memory|                       DataRAM_23|         array|
|DataRAM_23_ce0       |  out|    1|   ap_memory|                       DataRAM_23|         array|
|DataRAM_23_q0        |   in|   32|   ap_memory|                       DataRAM_23|         array|
|DataRAM_24_address0  |  out|    8|   ap_memory|                       DataRAM_24|         array|
|DataRAM_24_ce0       |  out|    1|   ap_memory|                       DataRAM_24|         array|
|DataRAM_24_q0        |   in|   32|   ap_memory|                       DataRAM_24|         array|
|DataRAM_25_address0  |  out|    8|   ap_memory|                       DataRAM_25|         array|
|DataRAM_25_ce0       |  out|    1|   ap_memory|                       DataRAM_25|         array|
|DataRAM_25_q0        |   in|   32|   ap_memory|                       DataRAM_25|         array|
|DataRAM_26_address0  |  out|    8|   ap_memory|                       DataRAM_26|         array|
|DataRAM_26_ce0       |  out|    1|   ap_memory|                       DataRAM_26|         array|
|DataRAM_26_q0        |   in|   32|   ap_memory|                       DataRAM_26|         array|
|DataRAM_27_address0  |  out|    8|   ap_memory|                       DataRAM_27|         array|
|DataRAM_27_ce0       |  out|    1|   ap_memory|                       DataRAM_27|         array|
|DataRAM_27_q0        |   in|   32|   ap_memory|                       DataRAM_27|         array|
|DataRAM_28_address0  |  out|    8|   ap_memory|                       DataRAM_28|         array|
|DataRAM_28_ce0       |  out|    1|   ap_memory|                       DataRAM_28|         array|
|DataRAM_28_q0        |   in|   32|   ap_memory|                       DataRAM_28|         array|
|DataRAM_29_address0  |  out|    8|   ap_memory|                       DataRAM_29|         array|
|DataRAM_29_ce0       |  out|    1|   ap_memory|                       DataRAM_29|         array|
|DataRAM_29_q0        |   in|   32|   ap_memory|                       DataRAM_29|         array|
|DataRAM_30_address0  |  out|    8|   ap_memory|                       DataRAM_30|         array|
|DataRAM_30_ce0       |  out|    1|   ap_memory|                       DataRAM_30|         array|
|DataRAM_30_q0        |   in|   32|   ap_memory|                       DataRAM_30|         array|
|DataRAM_31_address0  |  out|    8|   ap_memory|                       DataRAM_31|         array|
|DataRAM_31_ce0       |  out|    1|   ap_memory|                       DataRAM_31|         array|
|DataRAM_31_q0        |   in|   32|   ap_memory|                       DataRAM_31|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

