IP_Psum_DATA_Spad_BRAM.v,verilog,xil_defaultlib,../../../../PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/sim/IP_Psum_DATA_Spad_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
