{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460833622870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.1 Build 166 11/26/2013 SJ Full Version " "Version 13.1.1 Build 166 11/26/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460833622874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 15:07:02 2016 " "Processing started: Sat Apr 16 15:07:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460833622874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460833622874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460833622875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460833623781 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 SoCKit_top.v(585) " "Verilog HDL Expression warning at SoCKit_top.v(585): truncated literal to match 20 bits" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 585 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460833624061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_Top " "Found entity 1: SoCKit_Top" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3/synthesis/lab3.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/lab3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_irq_mapper " "Found entity 1: lab3_irq_mapper" {  } { { "lab3/synthesis/submodules/lab3_irq_mapper.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0 " "Found entity 1: lab3_mm_interconnect_0" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624173 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: lab3_mm_interconnect_0_rsp_xbar_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: lab3_mm_interconnect_0_rsp_xbar_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: lab3_mm_interconnect_0_cmd_xbar_mux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: lab3_mm_interconnect_0_cmd_xbar_demux" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460833624234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460833624234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_id_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_id_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624236 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_id_router " "Found entity 2: lab3_mm_interconnect_0_id_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460833624243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at lab3_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460833624244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_mm_interconnect_0_addr_router_default_decode " "Found entity 1: lab3_mm_interconnect_0_addr_router_default_decode" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624245 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_mm_interconnect_0_addr_router " "Found entity 2: lab3_mm_interconnect_0_addr_router" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/character.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "lab3/synthesis/submodules/character.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/character.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624319 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_LED.sv(27) " "Verilog HDL information at VGA_LED.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1460833624326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED " "Found entity 1: VGA_LED" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/VGA_LED_Emulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/VGA_LED_Emulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LED_Emulator " "Found entity 1: VGA_LED_Emulator" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0 " "Found entity 1: lab3_master_0" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_p2b_adapter " "Found entity 1: lab3_master_0_p2b_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_b2p_adapter " "Found entity 1: lab3_master_0_b2p_adapter" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_master_0_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_master_0_timing_adt " "Found entity 1: lab3_master_0_timing_adt" {  } { { "lab3/synthesis/submodules/lab3_master_0_timing_adt.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624441 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624441 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "lab3/synthesis/submodules/altera_pli_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0 " "Found entity 1: lab3_hps_0" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io " "Found entity 1: lab3_hps_0_hps_io" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_hps_io_border " "Found entity 1: lab3_hps_0_hps_io_border" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_hps_0_fpga_interfaces " "Found entity 1: lab3_hps_0_fpga_interfaces" {  } { { "lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/character.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833624916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833624916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833624918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833624919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_Top " "Elaborating entity \"SoCKit_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460833625363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SoCKit_top.v(586) " "Verilog HDL assignment warning at SoCKit_top.v(586): truncated value with size 32 to match size of target (20)" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833625366 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n SoCKit_top.v(403) " "Output port \"HSMC_CLKOUT_n\" at SoCKit_top.v(403) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625369 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p SoCKit_top.v(404) " "Output port \"HSMC_CLKOUT_p\" at SoCKit_top.v(404) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625369 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKit_top.v(304) " "Output port \"AUD_DACDAT\" at SoCKit_top.v(304) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625369 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKit_top.v(306) " "Output port \"AUD_I2C_SCLK\" at SoCKit_top.v(306) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625369 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKit_top.v(308) " "Output port \"AUD_MUTE\" at SoCKit_top.v(308) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 308 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625369 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKit_top.v(309) " "Output port \"AUD_XCK\" at SoCKit_top.v(309) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625369 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL SoCKit_top.v(332) " "Output port \"FAN_CTRL\" at SoCKit_top.v(332) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLK_OUT0 SoCKit_top.v(406) " "Output port \"HSMC_CLK_OUT0\" at SoCKit_top.v(406) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_top.v(415) " "Output port \"HSMC_SCL\" at SoCKit_top.v(415) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_top.v(450) " "Output port \"TEMP_CS_n\" at SoCKit_top.v(450) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 450 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_top.v(451) " "Output port \"TEMP_DIN\" at SoCKit_top.v(451) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 451 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_top.v(453) " "Output port \"TEMP_SCLK\" at SoCKit_top.v(453) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 453 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_top.v(458) " "Output port \"USB_EMPTY\" at SoCKit_top.v(458) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 458 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_top.v(459) " "Output port \"USB_FULL\" at SoCKit_top.v(459) has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 459 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625370 "|SoCKit_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:u0 " "Elaborating entity \"lab3\" for hierarchy \"lab3:u0\"" {  } { { "SoCKit_top.v" "u0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0 lab3:u0\|lab3_hps_0:hps_0 " "Elaborating entity \"lab3_hps_0\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\"" {  } { { "lab3/synthesis/lab3.v" "hps_0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/lab3.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_fpga_interfaces lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"lab3_hps_0_fpga_interfaces\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "fpga_interfaces" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_hps_io lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io " "Elaborating entity \"lab3_hps_0_hps_io\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0.v" "hps_io" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_hps_0_hps_io_border lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border " "Elaborating entity \"lab3_hps_0_hps_io_border\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io.v" "border" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0_hps_io.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833625740 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625742 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625756 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1460833625761 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833625849 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1460833625858 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833625859 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1460833625871 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833625871 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/user3/spring16/sl3881/HFT/src/fpga/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/user3/spring16/sl3881/HFT/src/fpga/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1460833625978 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/user3/spring16/sl3881/HFT/src/fpga/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/user3/spring16/sl3881/HFT/src/fpga/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1460833625980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833626019 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833626020 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626037 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833626056 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833626056 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833626056 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1460833626056 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626458 ""}  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460833626458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833626632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833626632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833626689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833627043 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1460833627045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833627069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833627155 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833627155 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833627155 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833627155 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833627156 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833627156 "|SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833627938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"lab3:u0\|lab3_hps_0:hps_0\|lab3_hps_0_hps_io:hps_io\|lab3_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "lab3/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833627954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0 lab3:u0\|lab3_master_0:master_0 " "Elaborating entity \"lab3_master_0\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\"" {  } { { "lab3/synthesis/lab3.v" "master_0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/lab3.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833627971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833628061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628061 ""}  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460833628061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833628185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628186 ""}  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460833628186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833628254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628255 ""}  } { { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460833628255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab3/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "lab3/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "lab3/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_timing_adt lab3:u0\|lab3_master_0:master_0\|lab3_master_0_timing_adt:timing_adt " "Elaborating entity \"lab3_master_0_timing_adt\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_timing_adt:timing_adt\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "timing_adt" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "fifo" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "b2p" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "p2b" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "transacto" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "lab3/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_b2p_adapter lab3:u0\|lab3_master_0:master_0\|lab3_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"lab3_master_0_b2p_adapter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_b2p_adapter:b2p_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "b2p_adapter" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lab3_master_0_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at lab3_master_0_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628603 "|SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 lab3_master_0_b2p_adapter.v(40) " "Verilog HDL assignment warning at lab3_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833628603 "|SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_master_0_p2b_adapter lab3:u0\|lab3_master_0:master_0\|lab3_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"lab3_master_0_p2b_adapter\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|lab3_master_0_p2b_adapter:p2b_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "p2b_adapter" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "lab3/synthesis/submodules/lab3_master_0.v" "rst_controller" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_master_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab3:u0\|lab3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED lab3:u0\|VGA_LED:new_component_0 " "Elaborating entity \"VGA_LED\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\"" {  } { { "lab3/synthesis/lab3.v" "new_component_0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/lab3.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex0 VGA_LED.sv(20) " "Verilog HDL or VHDL warning at VGA_LED.sv(20): object \"hex0\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628678 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex1 VGA_LED.sv(20) " "Verilog HDL or VHDL warning at VGA_LED.sv(20): object \"hex1\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2 VGA_LED.sv(20) " "Verilog HDL or VHDL warning at VGA_LED.sv(20): object \"hex2\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex3 VGA_LED.sv(20) " "Verilog HDL or VHDL warning at VGA_LED.sv(20): object \"hex3\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex4 VGA_LED.sv(21) " "Verilog HDL or VHDL warning at VGA_LED.sv(21): object \"hex4\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex5 VGA_LED.sv(21) " "Verilog HDL or VHDL warning at VGA_LED.sv(21): object \"hex5\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex6 VGA_LED.sv(21) " "Verilog HDL or VHDL warning at VGA_LED.sv(21): object \"hex6\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex7 VGA_LED.sv(21) " "Verilog HDL or VHDL warning at VGA_LED.sv(21): object \"hex7\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833628679 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1460833628698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LED_Emulator lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator " "Elaborating entity \"VGA_LED_Emulator\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\"" {  } { { "lab3/synthesis/submodules/VGA_LED.sv" "led_emulator" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VGA_LED_Emulator.sv(104) " "Verilog HDL assignment warning at VGA_LED_Emulator.sv(104): truncated value with size 32 to match size of target (14)" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833628717 "|SoCKit_Top|lab3:u0|VGA_LED:new_component_0|VGA_LED_Emulator:led_emulator"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1460833628727 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1460833628727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha " "Elaborating entity \"character\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\"" {  } { { "lab3/synthesis/submodules/VGA_LED_Emulator.sv" "cha" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/VGA_LED_Emulator.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/character.v" "altsyncram_component" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/character.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\"" {  } { { "lab3/synthesis/submodules/character.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/character.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file character.mif " "Parameter \"init_file\" = \"character.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628854 ""}  } { { "lab3/synthesis/submodules/character.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/character.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460833628854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6to1 " "Found entity 1: altsyncram_6to1" {  } { { "db/altsyncram_6to1.tdf" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/altsyncram_6to1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833628977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833628977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6to1 lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated " "Elaborating entity \"altsyncram_6to1\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833628980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833629085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833629085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_6to1.tdf" "decode3" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/altsyncram_6to1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833629190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833629190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_6to1.tdf" "rden_decode" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/altsyncram_6to1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/mux_3hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833629306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833629306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\|mux_3hb:mux2 " "Elaborating entity \"mux_3hb\" for hierarchy \"lab3:u0\|VGA_LED:new_component_0\|VGA_LED_Emulator:led_emulator\|character:cha\|altsyncram:altsyncram_component\|altsyncram_6to1:auto_generated\|mux_3hb:mux2\"" {  } { { "db/altsyncram_6to1.tdf" "mux2" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/altsyncram_6to1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0 lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab3_mm_interconnect_0\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab3/synthesis/lab3.v" "mm_interconnect_0" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/lab3.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_component_0_avalon_slave_0_translator\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "new_component_0_avalon_slave_0_translator" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "master_0_master_translator_avalon_universal_master_0_agent" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "new_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_addr_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"lab3_mm_interconnect_0_addr_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "addr_router" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_addr_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_addr_router:addr_router\|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833629996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_id_router lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router " "Elaborating entity \"lab3_mm_interconnect_0_id_router\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "id_router" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_id_router_default_decode lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"lab3_mm_interconnect_0_id_router_default_decode\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_id_router:id_router\|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "burst_adapter" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(153) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(153): truncated value with size 4 to match size of target (2)" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833630181 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(257) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(257): truncated value with size 34 to match size of target (32)" {  } { { "lab3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_address_alignment.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1460833630182 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_xbar_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_cmd_xbar_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"lab3_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_xbar_demux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_mm_interconnect_0_rsp_xbar_mux lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"lab3_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "width_adapter" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833630467 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460833630467 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "lab3/synthesis/submodules/lab3_mm_interconnect_0.v" "width_adapter_001" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/lab3_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630566 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460833630599 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460833630599 "|SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab3:u0\|lab3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "lab3/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/submodules/altera_merlin_width_adapter.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_irq_mapper lab3:u0\|lab3_irq_mapper:irq_mapper " "Elaborating entity \"lab3_irq_mapper\" for hierarchy \"lab3:u0\|lab3_irq_mapper:irq_mapper\"" {  } { { "lab3/synthesis/lab3.v" "irq_mapper" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/lab3/synthesis/lab3.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833630672 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460833638224 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1460833638224 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1460833638224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833638317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab3:u0\|lab3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460833638318 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460833638318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460833638426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460833638426 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1460833640481 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 305 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_I2C_SDAT " "Bidir \"AUD_I2C_SDAT\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 407 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "Bidir \"HSMC_RX_n\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "Bidir \"HSMC_RX_n\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "Bidir \"HSMC_RX_n\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "Bidir \"HSMC_RX_n\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "Bidir \"HSMC_RX_n\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "Bidir \"HSMC_RX_n\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "Bidir \"HSMC_RX_n\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "Bidir \"HSMC_RX_n\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "Bidir \"HSMC_RX_n\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "Bidir \"HSMC_RX_n\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "Bidir \"HSMC_RX_n\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "Bidir \"HSMC_RX_n\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "Bidir \"HSMC_RX_n\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "Bidir \"HSMC_RX_n\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "Bidir \"HSMC_RX_n\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "Bidir \"HSMC_RX_n\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "Bidir \"HSMC_RX_n\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 413 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "Bidir \"HSMC_RX_p\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "Bidir \"HSMC_RX_p\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "Bidir \"HSMC_RX_p\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "Bidir \"HSMC_RX_p\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "Bidir \"HSMC_RX_p\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "Bidir \"HSMC_RX_p\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "Bidir \"HSMC_RX_p\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "Bidir \"HSMC_RX_p\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "Bidir \"HSMC_RX_p\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "Bidir \"HSMC_RX_p\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "Bidir \"HSMC_RX_p\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "Bidir \"HSMC_RX_p\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "Bidir \"HSMC_RX_p\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "Bidir \"HSMC_RX_p\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "Bidir \"HSMC_RX_p\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "Bidir \"HSMC_RX_p\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "Bidir \"HSMC_RX_p\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 414 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "Bidir \"HSMC_SDA\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 416 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "Bidir \"HSMC_TX_n\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "Bidir \"HSMC_TX_n\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "Bidir \"HSMC_TX_n\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "Bidir \"HSMC_TX_n\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "Bidir \"HSMC_TX_n\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "Bidir \"HSMC_TX_n\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "Bidir \"HSMC_TX_n\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "Bidir \"HSMC_TX_n\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "Bidir \"HSMC_TX_n\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "Bidir \"HSMC_TX_n\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "Bidir \"HSMC_TX_n\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "Bidir \"HSMC_TX_n\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "Bidir \"HSMC_TX_n\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "Bidir \"HSMC_TX_n\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "Bidir \"HSMC_TX_n\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "Bidir \"HSMC_TX_n\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "Bidir \"HSMC_TX_n\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "Bidir \"HSMC_TX_p\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "Bidir \"HSMC_TX_p\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "Bidir \"HSMC_TX_p\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "Bidir \"HSMC_TX_p\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "Bidir \"HSMC_TX_p\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "Bidir \"HSMC_TX_p\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "Bidir \"HSMC_TX_p\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "Bidir \"HSMC_TX_p\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "Bidir \"HSMC_TX_p\[8\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "Bidir \"HSMC_TX_p\[9\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "Bidir \"HSMC_TX_p\[10\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "Bidir \"HSMC_TX_p\[11\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "Bidir \"HSMC_TX_p\[12\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "Bidir \"HSMC_TX_p\[13\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "Bidir \"HSMC_TX_p\[14\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "Bidir \"HSMC_TX_p\[15\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "Bidir \"HSMC_TX_p\[16\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 418 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SCL " "Bidir \"SI5338_SCL\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 443 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SDA " "Bidir \"SI5338_SDA\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 444 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "Bidir \"USB_B2_DATA\[0\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "Bidir \"USB_B2_DATA\[1\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "Bidir \"USB_B2_DATA\[2\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "Bidir \"USB_B2_DATA\[3\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "Bidir \"USB_B2_DATA\[4\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "Bidir \"USB_B2_DATA\[5\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "Bidir \"USB_B2_DATA\[6\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "Bidir \"USB_B2_DATA\[7\]\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 457 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "Bidir \"USB_SCL\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 463 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "Bidir \"USB_SDA\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 464 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hps_io_hps_io_gpio_inst_GPIO00 " "Bidir \"hps_io_hps_io_gpio_inst_GPIO00\" has no driver" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 544 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1460833640670 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1460833640670 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 488 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 489 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 490 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 500 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 508 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 509 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 510 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 511 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 514 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 515 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 516 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 518 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 519 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 520 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 521 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 522 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 523 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 524 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 525 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 526 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 527 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 542 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 543 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833642470 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1460833642470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_I2C_SCLK GND " "Pin \"AUD_I2C_SCLK\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|AUD_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE GND " "Pin \"AUD_MUTE\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|AUD_MUTE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLK_OUT0 GND " "Pin \"HSMC_CLK_OUT0\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|HSMC_CLK_OUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n GND " "Pin \"TEMP_CS_n\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 450 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 451 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 458 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 459 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n VCC " "Pin \"VGA_SYNC_n\" is stuck at VCC" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 474 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833642475 "|SoCKit_Top|VGA_SYNC_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460833642475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833644470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460833645099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "lab3_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"lab3_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833645698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460833646357 "|SoCKit_Top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460833646357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833646670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460833649181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833649181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 401 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 401 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 402 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 402 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|HSMC_CLKIN_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLK_IN0 " "No output dependent on input pin \"HSMC_CLK_IN0\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 405 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|HSMC_CLK_IN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 421 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B3B " "No output dependent on input pin \"OSC_50_B3B\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|OSC_50_B3B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 432 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 433 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 436 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE_n " "No output dependent on input pin \"PCIE_WAKE_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 437 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|PCIE_WAKE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_n " "No output dependent on input pin \"RESET_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 440 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 452 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 456 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 460 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 461 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 462 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|USB_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "SoCKit_top.v" "" { Text "/home/user3/spring16/sl3881/HFT/src/fpga/SoCKit_top.v" 465 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460833650436 "|SoCKit_Top|USB_WR_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1460833650436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2403 " "Implemented 2403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460833650449 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460833650449 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "150 " "Implemented 150 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1460833650449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1403 " "Implemented 1403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460833650449 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1460833650449 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1460833650449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460833650449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 253 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460833650687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 15:07:30 2016 " "Processing ended: Sat Apr 16 15:07:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460833650687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460833650687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460833650687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460833650687 ""}
