# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd" \
"../../../../FinalLab.srcs/sim_1/new/TB_Multiplexer_2_3.vhd" \

# Do not sort compile order
nosort
