Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:50:54 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : mkPktMerge
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.102ns (17.466%)  route 0.482ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 3.389 - 1.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.716ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.655ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.784     2.803    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X41Y114                                                     r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_FDRE_C_Q)         0.102     2.905 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, routed)           0.482     3.387    fo/fifo_3/ram3/Q[4]
    RAMB18_X5Y46         RAMB18E2                                     r  fo/fifo_3/ram3/mem_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.559     3.389    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB18_X5Y46                                                      r  fo/fifo_3/ram3/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.293     3.682    
                         clock uncertainty           -0.035     3.647    
    RAMB18_X5Y46         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.333     3.314    fo/fifo_3/ram3/mem_reg_2
  -------------------------------------------------------------------
                         required time                          3.314    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.102ns (17.708%)  route 0.474ns (82.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 3.391 - 1.000 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.716ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.655ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.787     2.806    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X44Y115                                                     r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_FDRE_C_Q)         0.102     2.908 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=7, routed)           0.474     3.382    fo/fifo_3/ram3/Q[2]
    RAMB36_X4Y22         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.561     3.391    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X4Y22                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.293     3.684    
                         clock uncertainty           -0.035     3.649    
    RAMB36_X4Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.338     3.311    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.311    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.102ns (18.053%)  route 0.463ns (81.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 3.391 - 1.000 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.716ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.655ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.787     2.806    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X44Y115                                                     r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_FDRE_C_Q)         0.102     2.908 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=6, routed)           0.463     3.371    fo/fifo_3/ram3/Q[3]
    RAMB36_X4Y22         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.561     3.391    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X4Y22                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.293     3.684    
                         clock uncertainty           -0.035     3.649    
    RAMB36_X4Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.342     3.307    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.103ns (18.426%)  route 0.456ns (81.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 3.391 - 1.000 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.716ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.655ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.787     2.806    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X44Y114                                                     r  fo/fifo_3/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_FDRE_C_Q)         0.103     2.909 r  fo/fifo_3/rp_reg[0]/Q
                         net (fo=9, routed)           0.456     3.365    fo/fifo_3/ram3/Q[0]
    RAMB36_X4Y22         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.561     3.391    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X4Y22                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.293     3.684    
                         clock uncertainty           -0.035     3.649    
    RAMB36_X4Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.329     3.320    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.102ns (18.545%)  route 0.448ns (81.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 3.391 - 1.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.716ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.655ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.784     2.803    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X41Y114                                                     r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_FDRE_C_Q)         0.102     2.905 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, routed)           0.448     3.353    fo/fifo_3/ram3/Q[4]
    RAMB36_X4Y22         RAMB36E2                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.561     3.391    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X4Y22                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.293     3.684    
                         clock uncertainty           -0.035     3.649    
    RAMB36_X4Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.334     3.315    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.315    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.102ns (14.509%)  route 0.601ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 3.415 - 1.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.716ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.655ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.803     2.822    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X43Y113                                                     r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_FDRE_C_Q)         0.102     2.924 r  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, routed)         0.601     3.525    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRH0
    SLICE_X32Y115        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.585     3.415    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X32Y115                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism              0.293     3.708    
                         clock uncertainty           -0.035     3.672    
    SLICE_X32Y115        RAMD32 (Setup_RAMD32_CLK_WADR0)
                                                     -0.177     3.495    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.102ns (14.509%)  route 0.601ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 3.415 - 1.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.716ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.655ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.803     2.822    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X43Y113                                                     r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_FDRE_C_Q)         0.102     2.924 r  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, routed)         0.601     3.525    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRH0
    SLICE_X32Y115        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.585     3.415    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X32Y115                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1/CLK
                         clock pessimism              0.293     3.708    
                         clock uncertainty           -0.035     3.672    
    SLICE_X32Y115        RAMD32 (Setup_RAMD32_CLK_WADR0)
                                                     -0.177     3.495    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.102ns (14.509%)  route 0.601ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 3.415 - 1.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.716ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.655ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.803     2.822    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X43Y113                                                     r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_FDRE_C_Q)         0.102     2.924 r  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, routed)         0.601     3.525    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRH0
    SLICE_X32Y115        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.585     3.415    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X32Y115                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB/CLK
                         clock pessimism              0.293     3.708    
                         clock uncertainty           -0.035     3.672    
    SLICE_X32Y115        RAMD32 (Setup_RAMD32_CLK_WADR0)
                                                     -0.177     3.495    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.102ns (14.509%)  route 0.601ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 3.415 - 1.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.716ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.655ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.803     2.822    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X43Y113                                                     r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_FDRE_C_Q)         0.102     2.924 r  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, routed)         0.601     3.525    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRH0
    SLICE_X32Y115        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.585     3.415    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X32Y115                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism              0.293     3.708    
                         clock uncertainty           -0.035     3.672    
    SLICE_X32Y115        RAMD32 (Setup_RAMD32_CLK_WADR0)
                                                     -0.177     3.495    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.102ns (14.509%)  route 0.601ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 3.415 - 1.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.716ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.655ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.803     2.822    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X43Y113                                                     r  fi0/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_FDRE_C_Q)         0.102     2.924 r  fi0/fifo_1/wp_reg[0]/Q
                         net (fo=185, routed)         0.601     3.525    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRH0
    SLICE_X32Y115        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AG12                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK_IBUF_inst/I
    AG12                                                              r  CLK_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     1.451 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     1.480    CLK_IBUF_inst/OUT
    AG12                                                              r  CLK_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     1.503 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     1.771    CLK_IBUF
    BUFGCE_X1Y0                                                       r  CLK_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     1.830 r  CLK_IBUF_BUFG_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=355, routed)         1.585     3.415    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X32Y115                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMC/CLK
                         clock pessimism              0.293     3.708    
                         clock uncertainty           -0.035     3.672    
    SLICE_X32Y115        RAMD32 (Setup_RAMD32_CLK_WADR0)
                                                     -0.177     3.495    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMC
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 -0.029    




