   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.data.APBAHBPrescTable,"aw",%progbits
  19              		.align	2
  22              	APBAHBPrescTable:
  23 0000 00       		.byte	0
  24 0001 00       		.byte	0
  25 0002 00       		.byte	0
  26 0003 00       		.byte	0
  27 0004 01       		.byte	1
  28 0005 02       		.byte	2
  29 0006 03       		.byte	3
  30 0007 04       		.byte	4
  31 0008 01       		.byte	1
  32 0009 02       		.byte	2
  33 000a 03       		.byte	3
  34 000b 04       		.byte	4
  35 000c 06       		.byte	6
  36 000d 07       		.byte	7
  37 000e 08       		.byte	8
  38 000f 09       		.byte	9
  39              		.section	.data.ADCPrescTable,"aw",%progbits
  40              		.align	2
  43              	ADCPrescTable:
  44 0000 02       		.byte	2
  45 0001 04       		.byte	4
  46 0002 06       		.byte	6
  47 0003 08       		.byte	8
  48              		.section	.text.RCC_DeInit,"ax",%progbits
  49              		.align	2
  50              		.global	RCC_DeInit
  51              		.thumb
  52              		.thumb_func
  54              	RCC_DeInit:
  55              	.LFB29:
  56              		.file 1 "/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c"
   1:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
   2:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @attention
  10:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *
  11:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *
  18:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
  21:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  22:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  25:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
  27:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
  28:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  29:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
  32:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */ 
  33:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  34:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
  36:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
  37:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  38:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
  39:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @}
  40:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
  41:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  42:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
  44:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
  45:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  46:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  49:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  51:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  56:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  60:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  65:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  70:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  74:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  76:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  79:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #else
  83:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  87:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  89:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  90:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  94:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
  98:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 100:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 105:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 108:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 113:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 118:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 120:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 127:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #else
 131:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 134:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 147:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 148:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 151:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif
 156:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 162:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 165:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 168:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 171:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 174:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 177:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 178:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @}
 179:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */ 
 180:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 181:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
 183:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */ 
 184:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 185:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 186:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @}
 187:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */ 
 188:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 189:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
 191:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */ 
 192:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 193:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 196:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 197:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @}
 198:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 199:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 200:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
 202:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 203:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 204:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 205:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @}
 206:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 207:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 208:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @{
 210:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 211:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 212:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 213:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  None
 215:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 216:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 217:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
  57              		.loc 1 218 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  62 0000 80B4     		push	{r7}
  63              		.cfi_def_cfa_offset 4
  64              		.cfi_offset 7, -4
  65 0002 00AF     		add	r7, sp, #0
  66              		.cfi_def_cfa_register 7
 219:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  67              		.loc 1 220 0
  68 0004 134A     		ldr	r2, .L2
  69 0006 134B     		ldr	r3, .L2
  70 0008 1B68     		ldr	r3, [r3]
  71 000a 43F00103 		orr	r3, r3, #1
  72 000e 1360     		str	r3, [r2]
 221:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 222:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  73              		.loc 1 224 0
  74 0010 1049     		ldr	r1, .L2
  75 0012 104B     		ldr	r3, .L2
  76 0014 5A68     		ldr	r2, [r3, #4]
  77 0016 104B     		ldr	r3, .L2+4
  78 0018 1340     		ands	r3, r3, r2
  79 001a 4B60     		str	r3, [r1, #4]
 225:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #else
 226:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   
 229:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  80              		.loc 1 230 0
  81 001c 0D4A     		ldr	r2, .L2
  82 001e 0D4B     		ldr	r3, .L2
  83 0020 1B68     		ldr	r3, [r3]
  84 0022 23F08473 		bic	r3, r3, #17301504
  85 0026 23F48033 		bic	r3, r3, #65536
  86 002a 1360     		str	r3, [r2]
 231:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 232:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  87              		.loc 1 233 0
  88 002c 094A     		ldr	r2, .L2
  89 002e 094B     		ldr	r3, .L2
  90 0030 1B68     		ldr	r3, [r3]
  91 0032 23F48023 		bic	r3, r3, #262144
  92 0036 1360     		str	r3, [r2]
 234:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 235:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  93              		.loc 1 236 0
  94 0038 064A     		ldr	r2, .L2
  95 003a 064B     		ldr	r3, .L2
  96 003c 5B68     		ldr	r3, [r3, #4]
  97 003e 23F4FE03 		bic	r3, r3, #8323072
  98 0042 5360     		str	r3, [r2, #4]
 237:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 238:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 242:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 245:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 251:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #else
 254:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  99              		.loc 1 255 0
 100 0044 034B     		ldr	r3, .L2
 101 0046 4FF41F02 		mov	r2, #10420224
 102 004a 9A60     		str	r2, [r3, #8]
 256:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 258:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 103              		.loc 1 258 0
 104 004c BD46     		mov	sp, r7
 105              		.cfi_def_cfa_register 13
 106              		@ sp needed
 107 004e 5DF8047B 		ldr	r7, [sp], #4
 108              		.cfi_restore 7
 109              		.cfi_def_cfa_offset 0
 110 0052 7047     		bx	lr
 111              	.L3:
 112              		.align	2
 113              	.L2:
 114 0054 00100240 		.word	1073876992
 115 0058 0000FFF8 		.word	-117506048
 116              		.cfi_endproc
 117              	.LFE29:
 119              		.section	.text.RCC_HSEConfig,"ax",%progbits
 120              		.align	2
 121              		.global	RCC_HSEConfig
 122              		.thumb
 123              		.thumb_func
 125              	RCC_HSEConfig:
 126              	.LFB30:
 259:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 260:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 261:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 269:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 270:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 127              		.loc 1 271 0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 8
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0000 80B4     		push	{r7}
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 7, -4
 135 0002 83B0     		sub	sp, sp, #12
 136              		.cfi_def_cfa_offset 16
 137 0004 00AF     		add	r7, sp, #0
 138              		.cfi_def_cfa_register 7
 139 0006 7860     		str	r0, [r7, #4]
 272:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 140              		.loc 1 276 0
 141 0008 134A     		ldr	r2, .L9
 142 000a 134B     		ldr	r3, .L9
 143 000c 1B68     		ldr	r3, [r3]
 144 000e 23F48033 		bic	r3, r3, #65536
 145 0012 1360     		str	r3, [r2]
 277:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 146              		.loc 1 278 0
 147 0014 104A     		ldr	r2, .L9
 148 0016 104B     		ldr	r3, .L9
 149 0018 1B68     		ldr	r3, [r3]
 150 001a 23F48023 		bic	r3, r3, #262144
 151 001e 1360     		str	r3, [r2]
 279:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 152              		.loc 1 280 0
 153 0020 7B68     		ldr	r3, [r7, #4]
 154 0022 B3F5803F 		cmp	r3, #65536
 155 0026 03D0     		beq	.L6
 156 0028 B3F5802F 		cmp	r3, #262144
 157 002c 07D0     		beq	.L7
 281:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 282:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 286:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 287:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 290:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 291:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 292:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     default:
 293:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 158              		.loc 1 293 0
 159 002e 0DE0     		b	.L4
 160              	.L6:
 284:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 161              		.loc 1 284 0
 162 0030 094A     		ldr	r2, .L9
 163 0032 094B     		ldr	r3, .L9
 164 0034 1B68     		ldr	r3, [r3]
 165 0036 43F48033 		orr	r3, r3, #65536
 166 003a 1360     		str	r3, [r2]
 285:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 167              		.loc 1 285 0
 168 003c 06E0     		b	.L4
 169              	.L7:
 289:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 170              		.loc 1 289 0
 171 003e 064A     		ldr	r2, .L9
 172 0040 054B     		ldr	r3, .L9
 173 0042 1B68     		ldr	r3, [r3]
 174 0044 43F4A023 		orr	r3, r3, #327680
 175 0048 1360     		str	r3, [r2]
 290:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 176              		.loc 1 290 0
 177 004a 00BF     		nop
 178              	.L4:
 294:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
 295:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 179              		.loc 1 295 0
 180 004c 0C37     		adds	r7, r7, #12
 181              		.cfi_def_cfa_offset 4
 182 004e BD46     		mov	sp, r7
 183              		.cfi_def_cfa_register 13
 184              		@ sp needed
 185 0050 5DF8047B 		ldr	r7, [sp], #4
 186              		.cfi_restore 7
 187              		.cfi_def_cfa_offset 0
 188 0054 7047     		bx	lr
 189              	.L10:
 190 0056 00BF     		.align	2
 191              	.L9:
 192 0058 00100240 		.word	1073876992
 193              		.cfi_endproc
 194              	.LFE30:
 196              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 197              		.align	2
 198              		.global	RCC_WaitForHSEStartUp
 199              		.thumb
 200              		.thumb_func
 202              	RCC_WaitForHSEStartUp:
 203              	.LFB31:
 296:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 297:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 298:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  None
 300:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 304:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 204              		.loc 1 305 0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 8
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 7, -8
 211              		.cfi_offset 14, -4
 212 0002 82B0     		sub	sp, sp, #8
 213              		.cfi_def_cfa_offset 16
 214 0004 00AF     		add	r7, sp, #0
 215              		.cfi_def_cfa_register 7
 306:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 216              		.loc 1 306 0
 217 0006 0023     		movs	r3, #0
 218 0008 3B60     		str	r3, [r7]
 307:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 219              		.loc 1 307 0
 220 000a 0023     		movs	r3, #0
 221 000c FB71     		strb	r3, [r7, #7]
 308:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 222              		.loc 1 308 0
 223 000e 0023     		movs	r3, #0
 224 0010 BB71     		strb	r3, [r7, #6]
 225              	.L13:
 309:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   
 310:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   do
 312:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 313:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 226              		.loc 1 313 0 discriminator 2
 227 0012 3120     		movs	r0, #49
 228 0014 FFF7FEFF 		bl	RCC_GetFlagStatus
 229 0018 0346     		mov	r3, r0
 230 001a BB71     		strb	r3, [r7, #6]
 314:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 231              		.loc 1 314 0 discriminator 2
 232 001c 3B68     		ldr	r3, [r7]
 233 001e 0133     		adds	r3, r3, #1
 234 0020 3B60     		str	r3, [r7]
 315:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 235              		.loc 1 315 0 discriminator 2
 236 0022 3B68     		ldr	r3, [r7]
 237 0024 B3F5A06F 		cmp	r3, #1280
 238 0028 02D0     		beq	.L12
 239              		.loc 1 315 0 is_stmt 0 discriminator 1
 240 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 241 002c 002B     		cmp	r3, #0
 242 002e F0D0     		beq	.L13
 243              	.L12:
 316:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   
 317:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 244              		.loc 1 317 0 is_stmt 1
 245 0030 3120     		movs	r0, #49
 246 0032 FFF7FEFF 		bl	RCC_GetFlagStatus
 247 0036 0346     		mov	r3, r0
 248 0038 002B     		cmp	r3, #0
 249 003a 02D0     		beq	.L14
 318:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 319:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     status = SUCCESS;
 250              		.loc 1 319 0
 251 003c 0123     		movs	r3, #1
 252 003e FB71     		strb	r3, [r7, #7]
 253 0040 01E0     		b	.L15
 254              	.L14:
 320:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
 321:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
 322:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 323:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     status = ERROR;
 255              		.loc 1 323 0
 256 0042 0023     		movs	r3, #0
 257 0044 FB71     		strb	r3, [r7, #7]
 258              	.L15:
 324:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }  
 325:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   return (status);
 259              		.loc 1 325 0
 260 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 326:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 261              		.loc 1 326 0
 262 0048 1846     		mov	r0, r3
 263 004a 0837     		adds	r7, r7, #8
 264              		.cfi_def_cfa_offset 8
 265 004c BD46     		mov	sp, r7
 266              		.cfi_def_cfa_register 13
 267              		@ sp needed
 268 004e 80BD     		pop	{r7, pc}
 269              		.cfi_endproc
 270              	.LFE31:
 272              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 273              		.align	2
 274              		.global	RCC_AdjustHSICalibrationValue
 275              		.thumb
 276              		.thumb_func
 278              	RCC_AdjustHSICalibrationValue:
 279              	.LFB32:
 327:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 328:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 329:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 333:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 334:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 280              		.loc 1 335 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 16
 283              		@ frame_needed = 1, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285 0000 80B4     		push	{r7}
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 7, -4
 288 0002 85B0     		sub	sp, sp, #20
 289              		.cfi_def_cfa_offset 24
 290 0004 00AF     		add	r7, sp, #0
 291              		.cfi_def_cfa_register 7
 292 0006 0346     		mov	r3, r0
 293 0008 FB71     		strb	r3, [r7, #7]
 336:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 294              		.loc 1 336 0
 295 000a 0023     		movs	r3, #0
 296 000c FB60     		str	r3, [r7, #12]
 337:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 297              		.loc 1 339 0
 298 000e 0A4B     		ldr	r3, .L18
 299 0010 1B68     		ldr	r3, [r3]
 300 0012 FB60     		str	r3, [r7, #12]
 340:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 301              		.loc 1 341 0
 302 0014 FB68     		ldr	r3, [r7, #12]
 303 0016 23F0F803 		bic	r3, r3, #248
 304 001a FB60     		str	r3, [r7, #12]
 342:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 305              		.loc 1 343 0
 306 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 307 001e DB00     		lsls	r3, r3, #3
 308 0020 FA68     		ldr	r2, [r7, #12]
 309 0022 1343     		orrs	r3, r3, r2
 310 0024 FB60     		str	r3, [r7, #12]
 344:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 311              		.loc 1 345 0
 312 0026 044A     		ldr	r2, .L18
 313 0028 FB68     		ldr	r3, [r7, #12]
 314 002a 1360     		str	r3, [r2]
 346:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 315              		.loc 1 346 0
 316 002c 1437     		adds	r7, r7, #20
 317              		.cfi_def_cfa_offset 4
 318 002e BD46     		mov	sp, r7
 319              		.cfi_def_cfa_register 13
 320              		@ sp needed
 321 0030 5DF8047B 		ldr	r7, [sp], #4
 322              		.cfi_restore 7
 323              		.cfi_def_cfa_offset 0
 324 0034 7047     		bx	lr
 325              	.L19:
 326 0036 00BF     		.align	2
 327              	.L18:
 328 0038 00100240 		.word	1073876992
 329              		.cfi_endproc
 330              	.LFE32:
 332              		.section	.text.RCC_HSICmd,"ax",%progbits
 333              		.align	2
 334              		.global	RCC_HSICmd
 335              		.thumb
 336              		.thumb_func
 338              	RCC_HSICmd:
 339              	.LFB33:
 347:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 348:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 349:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 353:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 354:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 340              		.loc 1 355 0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 8
 343              		@ frame_needed = 1, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345 0000 80B4     		push	{r7}
 346              		.cfi_def_cfa_offset 4
 347              		.cfi_offset 7, -4
 348 0002 83B0     		sub	sp, sp, #12
 349              		.cfi_def_cfa_offset 16
 350 0004 00AF     		add	r7, sp, #0
 351              		.cfi_def_cfa_register 7
 352 0006 0346     		mov	r3, r0
 353 0008 FB71     		strb	r3, [r7, #7]
 356:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 354              		.loc 1 358 0
 355 000a 044A     		ldr	r2, .L21
 356 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 357 000e 1360     		str	r3, [r2]
 359:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 358              		.loc 1 359 0
 359 0010 0C37     		adds	r7, r7, #12
 360              		.cfi_def_cfa_offset 4
 361 0012 BD46     		mov	sp, r7
 362              		.cfi_def_cfa_register 13
 363              		@ sp needed
 364 0014 5DF8047B 		ldr	r7, [sp], #4
 365              		.cfi_restore 7
 366              		.cfi_def_cfa_offset 0
 367 0018 7047     		bx	lr
 368              	.L22:
 369 001a 00BF     		.align	2
 370              	.L21:
 371 001c 00004242 		.word	1111621632
 372              		.cfi_endproc
 373              	.LFE33:
 375              		.section	.text.RCC_PLLConfig,"ax",%progbits
 376              		.align	2
 377              		.global	RCC_PLLConfig
 378              		.thumb
 379              		.thumb_func
 381              	RCC_PLLConfig:
 382              	.LFB34:
 360:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 361:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 362:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 377:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 378:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 383              		.loc 1 379 0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 16
 386              		@ frame_needed = 1, uses_anonymous_args = 0
 387              		@ link register save eliminated.
 388 0000 80B4     		push	{r7}
 389              		.cfi_def_cfa_offset 4
 390              		.cfi_offset 7, -4
 391 0002 85B0     		sub	sp, sp, #20
 392              		.cfi_def_cfa_offset 24
 393 0004 00AF     		add	r7, sp, #0
 394              		.cfi_def_cfa_register 7
 395 0006 7860     		str	r0, [r7, #4]
 396 0008 3960     		str	r1, [r7]
 380:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 397              		.loc 1 380 0
 398 000a 0023     		movs	r3, #0
 399 000c FB60     		str	r3, [r7, #12]
 381:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 382:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 386:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 400              		.loc 1 386 0
 401 000e 0A4B     		ldr	r3, .L24
 402 0010 5B68     		ldr	r3, [r3, #4]
 403 0012 FB60     		str	r3, [r7, #12]
 387:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 404              		.loc 1 388 0
 405 0014 FB68     		ldr	r3, [r7, #12]
 406 0016 23F47C13 		bic	r3, r3, #4128768
 407 001a FB60     		str	r3, [r7, #12]
 389:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 408              		.loc 1 390 0
 409 001c 7A68     		ldr	r2, [r7, #4]
 410 001e 3B68     		ldr	r3, [r7]
 411 0020 1343     		orrs	r3, r3, r2
 412 0022 FA68     		ldr	r2, [r7, #12]
 413 0024 1343     		orrs	r3, r3, r2
 414 0026 FB60     		str	r3, [r7, #12]
 391:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 415              		.loc 1 392 0
 416 0028 034A     		ldr	r2, .L24
 417 002a FB68     		ldr	r3, [r7, #12]
 418 002c 5360     		str	r3, [r2, #4]
 393:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 419              		.loc 1 393 0
 420 002e 1437     		adds	r7, r7, #20
 421              		.cfi_def_cfa_offset 4
 422 0030 BD46     		mov	sp, r7
 423              		.cfi_def_cfa_register 13
 424              		@ sp needed
 425 0032 5DF8047B 		ldr	r7, [sp], #4
 426              		.cfi_restore 7
 427              		.cfi_def_cfa_offset 0
 428 0036 7047     		bx	lr
 429              	.L25:
 430              		.align	2
 431              	.L24:
 432 0038 00100240 		.word	1073876992
 433              		.cfi_endproc
 434              	.LFE34:
 436              		.section	.text.RCC_PLLCmd,"ax",%progbits
 437              		.align	2
 438              		.global	RCC_PLLCmd
 439              		.thumb
 440              		.thumb_func
 442              	RCC_PLLCmd:
 443              	.LFB35:
 394:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 395:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 396:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 400:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 401:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 444              		.loc 1 402 0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 8
 447              		@ frame_needed = 1, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 449 0000 80B4     		push	{r7}
 450              		.cfi_def_cfa_offset 4
 451              		.cfi_offset 7, -4
 452 0002 83B0     		sub	sp, sp, #12
 453              		.cfi_def_cfa_offset 16
 454 0004 00AF     		add	r7, sp, #0
 455              		.cfi_def_cfa_register 7
 456 0006 0346     		mov	r3, r0
 457 0008 FB71     		strb	r3, [r7, #7]
 403:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 406:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 458              		.loc 1 406 0
 459 000a 044A     		ldr	r2, .L27
 460 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 461 000e 1360     		str	r3, [r2]
 407:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 462              		.loc 1 407 0
 463 0010 0C37     		adds	r7, r7, #12
 464              		.cfi_def_cfa_offset 4
 465 0012 BD46     		mov	sp, r7
 466              		.cfi_def_cfa_register 13
 467              		@ sp needed
 468 0014 5DF8047B 		ldr	r7, [sp], #4
 469              		.cfi_restore 7
 470              		.cfi_def_cfa_offset 0
 471 0018 7047     		bx	lr
 472              	.L28:
 473 001a 00BF     		.align	2
 474              	.L27:
 475 001c 60004242 		.word	1111621728
 476              		.cfi_endproc
 477              	.LFE35:
 479              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 480              		.align	2
 481              		.global	RCC_SYSCLKConfig
 482              		.thumb
 483              		.thumb_func
 485              	RCC_SYSCLKConfig:
 486              	.LFB36:
 408:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 409:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 411:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note 
 413:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     devices.
 416:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note 
 421:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 425:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 426:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 428:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   
 430:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 434:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 439:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 442:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif
 443:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 444:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 446:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note 
 448:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 453:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 454:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 456:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 458:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 461:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 469:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 470:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 471:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note
 473:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 478:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 479:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 481:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 483:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 486:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 487:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 494:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 495:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 496:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 497:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note 
 499:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 504:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 505:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 507:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 510:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 512:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 513:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 514:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 515:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note 
 517:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 522:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 523:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 525:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 527:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 530:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 538:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 539:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 540:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 541:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 545:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 546:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 548:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 550:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 553:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 555:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 556:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 563:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 564:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 487              		.loc 1 565 0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 16
 490              		@ frame_needed = 1, uses_anonymous_args = 0
 491              		@ link register save eliminated.
 492 0000 80B4     		push	{r7}
 493              		.cfi_def_cfa_offset 4
 494              		.cfi_offset 7, -4
 495 0002 85B0     		sub	sp, sp, #20
 496              		.cfi_def_cfa_offset 24
 497 0004 00AF     		add	r7, sp, #0
 498              		.cfi_def_cfa_register 7
 499 0006 7860     		str	r0, [r7, #4]
 566:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 500              		.loc 1 566 0
 501 0008 0023     		movs	r3, #0
 502 000a FB60     		str	r3, [r7, #12]
 567:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 569:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 503              		.loc 1 569 0
 504 000c 094B     		ldr	r3, .L30
 505 000e 5B68     		ldr	r3, [r3, #4]
 506 0010 FB60     		str	r3, [r7, #12]
 570:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 507              		.loc 1 571 0
 508 0012 FB68     		ldr	r3, [r7, #12]
 509 0014 23F00303 		bic	r3, r3, #3
 510 0018 FB60     		str	r3, [r7, #12]
 572:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 511              		.loc 1 573 0
 512 001a FA68     		ldr	r2, [r7, #12]
 513 001c 7B68     		ldr	r3, [r7, #4]
 514 001e 1343     		orrs	r3, r3, r2
 515 0020 FB60     		str	r3, [r7, #12]
 574:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 516              		.loc 1 575 0
 517 0022 044A     		ldr	r2, .L30
 518 0024 FB68     		ldr	r3, [r7, #12]
 519 0026 5360     		str	r3, [r2, #4]
 576:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 520              		.loc 1 576 0
 521 0028 1437     		adds	r7, r7, #20
 522              		.cfi_def_cfa_offset 4
 523 002a BD46     		mov	sp, r7
 524              		.cfi_def_cfa_register 13
 525              		@ sp needed
 526 002c 5DF8047B 		ldr	r7, [sp], #4
 527              		.cfi_restore 7
 528              		.cfi_def_cfa_offset 0
 529 0030 7047     		bx	lr
 530              	.L31:
 531 0032 00BF     		.align	2
 532              	.L30:
 533 0034 00100240 		.word	1073876992
 534              		.cfi_endproc
 535              	.LFE36:
 537              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 538              		.align	2
 539              		.global	RCC_GetSYSCLKSource
 540              		.thumb
 541              		.thumb_func
 543              	RCC_GetSYSCLKSource:
 544              	.LFB37:
 577:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 578:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 579:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  None
 581:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 587:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 545              		.loc 1 588 0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 1, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 550 0000 80B4     		push	{r7}
 551              		.cfi_def_cfa_offset 4
 552              		.cfi_offset 7, -4
 553 0002 00AF     		add	r7, sp, #0
 554              		.cfi_def_cfa_register 7
 589:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 555              		.loc 1 589 0
 556 0004 054B     		ldr	r3, .L34
 557 0006 5B68     		ldr	r3, [r3, #4]
 558 0008 DBB2     		uxtb	r3, r3
 559 000a 03F00C03 		and	r3, r3, #12
 560 000e DBB2     		uxtb	r3, r3
 590:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 561              		.loc 1 590 0
 562 0010 1846     		mov	r0, r3
 563 0012 BD46     		mov	sp, r7
 564              		.cfi_def_cfa_register 13
 565              		@ sp needed
 566 0014 5DF8047B 		ldr	r7, [sp], #4
 567              		.cfi_restore 7
 568              		.cfi_def_cfa_offset 0
 569 0018 7047     		bx	lr
 570              	.L35:
 571 001a 00BF     		.align	2
 572              	.L34:
 573 001c 00100240 		.word	1073876992
 574              		.cfi_endproc
 575              	.LFE37:
 577              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 578              		.align	2
 579              		.global	RCC_HCLKConfig
 580              		.thumb
 581              		.thumb_func
 583              	RCC_HCLKConfig:
 584              	.LFB38:
 591:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 592:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 593:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 607:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 608:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 585              		.loc 1 609 0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 16
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0000 80B4     		push	{r7}
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 7, -4
 593 0002 85B0     		sub	sp, sp, #20
 594              		.cfi_def_cfa_offset 24
 595 0004 00AF     		add	r7, sp, #0
 596              		.cfi_def_cfa_register 7
 597 0006 7860     		str	r0, [r7, #4]
 610:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 598              		.loc 1 610 0
 599 0008 0023     		movs	r3, #0
 600 000a FB60     		str	r3, [r7, #12]
 611:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 613:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 601              		.loc 1 613 0
 602 000c 094B     		ldr	r3, .L37
 603 000e 5B68     		ldr	r3, [r3, #4]
 604 0010 FB60     		str	r3, [r7, #12]
 614:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 605              		.loc 1 615 0
 606 0012 FB68     		ldr	r3, [r7, #12]
 607 0014 23F0F003 		bic	r3, r3, #240
 608 0018 FB60     		str	r3, [r7, #12]
 616:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 609              		.loc 1 617 0
 610 001a FA68     		ldr	r2, [r7, #12]
 611 001c 7B68     		ldr	r3, [r7, #4]
 612 001e 1343     		orrs	r3, r3, r2
 613 0020 FB60     		str	r3, [r7, #12]
 618:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 614              		.loc 1 619 0
 615 0022 044A     		ldr	r2, .L37
 616 0024 FB68     		ldr	r3, [r7, #12]
 617 0026 5360     		str	r3, [r2, #4]
 620:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 618              		.loc 1 620 0
 619 0028 1437     		adds	r7, r7, #20
 620              		.cfi_def_cfa_offset 4
 621 002a BD46     		mov	sp, r7
 622              		.cfi_def_cfa_register 13
 623              		@ sp needed
 624 002c 5DF8047B 		ldr	r7, [sp], #4
 625              		.cfi_restore 7
 626              		.cfi_def_cfa_offset 0
 627 0030 7047     		bx	lr
 628              	.L38:
 629 0032 00BF     		.align	2
 630              	.L37:
 631 0034 00100240 		.word	1073876992
 632              		.cfi_endproc
 633              	.LFE38:
 635              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 636              		.align	2
 637              		.global	RCC_PCLK1Config
 638              		.thumb
 639              		.thumb_func
 641              	RCC_PCLK1Config:
 642              	.LFB39:
 621:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 622:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 623:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 633:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 634:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 643              		.loc 1 635 0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 16
 646              		@ frame_needed = 1, uses_anonymous_args = 0
 647              		@ link register save eliminated.
 648 0000 80B4     		push	{r7}
 649              		.cfi_def_cfa_offset 4
 650              		.cfi_offset 7, -4
 651 0002 85B0     		sub	sp, sp, #20
 652              		.cfi_def_cfa_offset 24
 653 0004 00AF     		add	r7, sp, #0
 654              		.cfi_def_cfa_register 7
 655 0006 7860     		str	r0, [r7, #4]
 636:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 656              		.loc 1 636 0
 657 0008 0023     		movs	r3, #0
 658 000a FB60     		str	r3, [r7, #12]
 637:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 639:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 659              		.loc 1 639 0
 660 000c 094B     		ldr	r3, .L40
 661 000e 5B68     		ldr	r3, [r3, #4]
 662 0010 FB60     		str	r3, [r7, #12]
 640:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 663              		.loc 1 641 0
 664 0012 FB68     		ldr	r3, [r7, #12]
 665 0014 23F4E063 		bic	r3, r3, #1792
 666 0018 FB60     		str	r3, [r7, #12]
 642:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 667              		.loc 1 643 0
 668 001a FA68     		ldr	r2, [r7, #12]
 669 001c 7B68     		ldr	r3, [r7, #4]
 670 001e 1343     		orrs	r3, r3, r2
 671 0020 FB60     		str	r3, [r7, #12]
 644:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 672              		.loc 1 645 0
 673 0022 044A     		ldr	r2, .L40
 674 0024 FB68     		ldr	r3, [r7, #12]
 675 0026 5360     		str	r3, [r2, #4]
 646:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 676              		.loc 1 646 0
 677 0028 1437     		adds	r7, r7, #20
 678              		.cfi_def_cfa_offset 4
 679 002a BD46     		mov	sp, r7
 680              		.cfi_def_cfa_register 13
 681              		@ sp needed
 682 002c 5DF8047B 		ldr	r7, [sp], #4
 683              		.cfi_restore 7
 684              		.cfi_def_cfa_offset 0
 685 0030 7047     		bx	lr
 686              	.L41:
 687 0032 00BF     		.align	2
 688              	.L40:
 689 0034 00100240 		.word	1073876992
 690              		.cfi_endproc
 691              	.LFE39:
 693              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 694              		.align	2
 695              		.global	RCC_PCLK2Config
 696              		.thumb
 697              		.thumb_func
 699              	RCC_PCLK2Config:
 700              	.LFB40:
 647:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 648:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 649:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 659:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 660:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 701              		.loc 1 661 0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 16
 704              		@ frame_needed = 1, uses_anonymous_args = 0
 705              		@ link register save eliminated.
 706 0000 80B4     		push	{r7}
 707              		.cfi_def_cfa_offset 4
 708              		.cfi_offset 7, -4
 709 0002 85B0     		sub	sp, sp, #20
 710              		.cfi_def_cfa_offset 24
 711 0004 00AF     		add	r7, sp, #0
 712              		.cfi_def_cfa_register 7
 713 0006 7860     		str	r0, [r7, #4]
 662:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 714              		.loc 1 662 0
 715 0008 0023     		movs	r3, #0
 716 000a FB60     		str	r3, [r7, #12]
 663:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 665:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 717              		.loc 1 665 0
 718 000c 094B     		ldr	r3, .L43
 719 000e 5B68     		ldr	r3, [r3, #4]
 720 0010 FB60     		str	r3, [r7, #12]
 666:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 721              		.loc 1 667 0
 722 0012 FB68     		ldr	r3, [r7, #12]
 723 0014 23F46053 		bic	r3, r3, #14336
 724 0018 FB60     		str	r3, [r7, #12]
 668:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 725              		.loc 1 669 0
 726 001a 7B68     		ldr	r3, [r7, #4]
 727 001c DB00     		lsls	r3, r3, #3
 728 001e FA68     		ldr	r2, [r7, #12]
 729 0020 1343     		orrs	r3, r3, r2
 730 0022 FB60     		str	r3, [r7, #12]
 670:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 731              		.loc 1 671 0
 732 0024 034A     		ldr	r2, .L43
 733 0026 FB68     		ldr	r3, [r7, #12]
 734 0028 5360     		str	r3, [r2, #4]
 672:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 735              		.loc 1 672 0
 736 002a 1437     		adds	r7, r7, #20
 737              		.cfi_def_cfa_offset 4
 738 002c BD46     		mov	sp, r7
 739              		.cfi_def_cfa_register 13
 740              		@ sp needed
 741 002e 5DF8047B 		ldr	r7, [sp], #4
 742              		.cfi_restore 7
 743              		.cfi_def_cfa_offset 0
 744 0032 7047     		bx	lr
 745              	.L44:
 746              		.align	2
 747              	.L43:
 748 0034 00100240 		.word	1073876992
 749              		.cfi_endproc
 750              	.LFE40:
 752              		.section	.text.RCC_ITConfig,"ax",%progbits
 753              		.align	2
 754              		.global	RCC_ITConfig
 755              		.thumb
 756              		.thumb_func
 758              	RCC_ITConfig:
 759              	.LFB41:
 673:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 674:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 675:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
 678:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   of the following values        
 680:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
 688:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   following values        
 690:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *       
 696:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 699:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 700:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 760              		.loc 1 701 0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 8
 763              		@ frame_needed = 1, uses_anonymous_args = 0
 764              		@ link register save eliminated.
 765 0000 80B4     		push	{r7}
 766              		.cfi_def_cfa_offset 4
 767              		.cfi_offset 7, -4
 768 0002 83B0     		sub	sp, sp, #12
 769              		.cfi_def_cfa_offset 16
 770 0004 00AF     		add	r7, sp, #0
 771              		.cfi_def_cfa_register 7
 772 0006 0346     		mov	r3, r0
 773 0008 0A46     		mov	r2, r1
 774 000a FB71     		strb	r3, [r7, #7]
 775 000c 1346     		mov	r3, r2
 776 000e BB71     		strb	r3, [r7, #6]
 702:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 704:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 777              		.loc 1 705 0
 778 0010 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 779 0012 002B     		cmp	r3, #0
 780 0014 08D0     		beq	.L46
 706:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 707:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 781              		.loc 1 708 0
 782 0016 0C49     		ldr	r1, .L48
 783 0018 0B4B     		ldr	r3, .L48
 784 001a 1B78     		ldrb	r3, [r3]
 785 001c DAB2     		uxtb	r2, r3
 786 001e FB79     		ldrb	r3, [r7, #7]
 787 0020 1343     		orrs	r3, r3, r2
 788 0022 DBB2     		uxtb	r3, r3
 789 0024 0B70     		strb	r3, [r1]
 790 0026 09E0     		b	.L45
 791              	.L46:
 709:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
 710:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
 711:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 712:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 792              		.loc 1 713 0
 793 0028 0749     		ldr	r1, .L48
 794 002a 074B     		ldr	r3, .L48
 795 002c 1B78     		ldrb	r3, [r3]
 796 002e DAB2     		uxtb	r2, r3
 797 0030 FB79     		ldrb	r3, [r7, #7]
 798 0032 DB43     		mvns	r3, r3
 799 0034 DBB2     		uxtb	r3, r3
 800 0036 1340     		ands	r3, r3, r2
 801 0038 DBB2     		uxtb	r3, r3
 802 003a 0B70     		strb	r3, [r1]
 803              	.L45:
 714:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
 715:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 804              		.loc 1 715 0
 805 003c 0C37     		adds	r7, r7, #12
 806              		.cfi_def_cfa_offset 4
 807 003e BD46     		mov	sp, r7
 808              		.cfi_def_cfa_register 13
 809              		@ sp needed
 810 0040 5DF8047B 		ldr	r7, [sp], #4
 811              		.cfi_restore 7
 812              		.cfi_def_cfa_offset 0
 813 0044 7047     		bx	lr
 814              	.L49:
 815 0046 00BF     		.align	2
 816              	.L48:
 817 0048 09100240 		.word	1073877001
 818              		.cfi_endproc
 819              	.LFE41:
 821              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 822              		.align	2
 823              		.global	RCC_USBCLKConfig
 824              		.thumb
 825              		.thumb_func
 827              	RCC_USBCLKConfig:
 828              	.LFB42:
 716:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 717:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 719:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *                                     clock source
 725:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 727:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 728:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 829              		.loc 1 729 0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 8
 832              		@ frame_needed = 1, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 834 0000 80B4     		push	{r7}
 835              		.cfi_def_cfa_offset 4
 836              		.cfi_offset 7, -4
 837 0002 83B0     		sub	sp, sp, #12
 838              		.cfi_def_cfa_offset 16
 839 0004 00AF     		add	r7, sp, #0
 840              		.cfi_def_cfa_register 7
 841 0006 7860     		str	r0, [r7, #4]
 730:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 732:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 733:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 842              		.loc 1 733 0
 843 0008 034A     		ldr	r2, .L51
 844 000a 7B68     		ldr	r3, [r7, #4]
 845 000c 1360     		str	r3, [r2]
 734:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 846              		.loc 1 734 0
 847 000e 0C37     		adds	r7, r7, #12
 848              		.cfi_def_cfa_offset 4
 849 0010 BD46     		mov	sp, r7
 850              		.cfi_def_cfa_register 13
 851              		@ sp needed
 852 0012 5DF8047B 		ldr	r7, [sp], #4
 853              		.cfi_restore 7
 854              		.cfi_def_cfa_offset 0
 855 0016 7047     		bx	lr
 856              	.L52:
 857              		.align	2
 858              	.L51:
 859 0018 D8004242 		.word	1111621848
 860              		.cfi_endproc
 861              	.LFE42:
 863              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 864              		.align	2
 865              		.global	RCC_ADCCLKConfig
 866              		.thumb
 867              		.thumb_func
 869              	RCC_ADCCLKConfig:
 870              	.LFB43:
 735:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #else
 736:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 737:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 745:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 746:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 748:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 751:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 753:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 755:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 756:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 765:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 766:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 871              		.loc 1 767 0
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 16
 874              		@ frame_needed = 1, uses_anonymous_args = 0
 875              		@ link register save eliminated.
 876 0000 80B4     		push	{r7}
 877              		.cfi_def_cfa_offset 4
 878              		.cfi_offset 7, -4
 879 0002 85B0     		sub	sp, sp, #20
 880              		.cfi_def_cfa_offset 24
 881 0004 00AF     		add	r7, sp, #0
 882              		.cfi_def_cfa_register 7
 883 0006 7860     		str	r0, [r7, #4]
 768:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 884              		.loc 1 768 0
 885 0008 0023     		movs	r3, #0
 886 000a FB60     		str	r3, [r7, #12]
 769:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 771:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 887              		.loc 1 771 0
 888 000c 094B     		ldr	r3, .L54
 889 000e 5B68     		ldr	r3, [r3, #4]
 890 0010 FB60     		str	r3, [r7, #12]
 772:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 891              		.loc 1 773 0
 892 0012 FB68     		ldr	r3, [r7, #12]
 893 0014 23F44043 		bic	r3, r3, #49152
 894 0018 FB60     		str	r3, [r7, #12]
 774:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 895              		.loc 1 775 0
 896 001a FA68     		ldr	r2, [r7, #12]
 897 001c 7B68     		ldr	r3, [r7, #4]
 898 001e 1343     		orrs	r3, r3, r2
 899 0020 FB60     		str	r3, [r7, #12]
 776:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 900              		.loc 1 777 0
 901 0022 044A     		ldr	r2, .L54
 902 0024 FB68     		ldr	r3, [r7, #12]
 903 0026 5360     		str	r3, [r2, #4]
 778:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 904              		.loc 1 778 0
 905 0028 1437     		adds	r7, r7, #20
 906              		.cfi_def_cfa_offset 4
 907 002a BD46     		mov	sp, r7
 908              		.cfi_def_cfa_register 13
 909              		@ sp needed
 910 002c 5DF8047B 		ldr	r7, [sp], #4
 911              		.cfi_restore 7
 912              		.cfi_def_cfa_offset 0
 913 0030 7047     		bx	lr
 914              	.L55:
 915 0032 00BF     		.align	2
 916              	.L54:
 917 0034 00100240 		.word	1073876992
 918              		.cfi_endproc
 919              	.LFE43:
 921              		.section	.text.RCC_LSEConfig,"ax",%progbits
 922              		.align	2
 923              		.global	RCC_LSEConfig
 924              		.thumb
 925              		.thumb_func
 927              	RCC_LSEConfig:
 928              	.LFB44:
 779:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 780:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 782:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note
 784:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 791:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 792:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 794:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 797:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 799:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 800:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 801:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note
 803:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 810:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 811:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 813:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 816:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 818:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 820:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 821:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 828:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 829:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 929              		.loc 1 830 0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 8
 932              		@ frame_needed = 1, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 934 0000 80B4     		push	{r7}
 935              		.cfi_def_cfa_offset 4
 936              		.cfi_offset 7, -4
 937 0002 83B0     		sub	sp, sp, #12
 938              		.cfi_def_cfa_offset 16
 939 0004 00AF     		add	r7, sp, #0
 940              		.cfi_def_cfa_register 7
 941 0006 0346     		mov	r3, r0
 942 0008 FB71     		strb	r3, [r7, #7]
 831:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 833:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 943              		.loc 1 835 0
 944 000a 0C4B     		ldr	r3, .L61
 945 000c 0022     		movs	r2, #0
 946 000e 1A70     		strb	r2, [r3]
 836:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 947              		.loc 1 837 0
 948 0010 0A4B     		ldr	r3, .L61
 949 0012 0022     		movs	r2, #0
 950 0014 1A70     		strb	r2, [r3]
 838:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 951              		.loc 1 839 0
 952 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 953 0018 012B     		cmp	r3, #1
 954 001a 02D0     		beq	.L58
 955 001c 042B     		cmp	r3, #4
 956 001e 04D0     		beq	.L59
 840:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 841:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 844:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 845:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 846:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 849:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;            
 850:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 851:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     default:
 852:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;      
 957              		.loc 1 852 0
 958 0020 07E0     		b	.L56
 959              	.L58:
 843:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 960              		.loc 1 843 0
 961 0022 064B     		ldr	r3, .L61
 962 0024 0122     		movs	r2, #1
 963 0026 1A70     		strb	r2, [r3]
 844:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 964              		.loc 1 844 0
 965 0028 03E0     		b	.L56
 966              	.L59:
 848:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;            
 967              		.loc 1 848 0
 968 002a 044B     		ldr	r3, .L61
 969 002c 0522     		movs	r2, #5
 970 002e 1A70     		strb	r2, [r3]
 849:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 971              		.loc 1 849 0
 972 0030 00BF     		nop
 973              	.L56:
 853:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
 854:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 974              		.loc 1 854 0
 975 0032 0C37     		adds	r7, r7, #12
 976              		.cfi_def_cfa_offset 4
 977 0034 BD46     		mov	sp, r7
 978              		.cfi_def_cfa_register 13
 979              		@ sp needed
 980 0036 5DF8047B 		ldr	r7, [sp], #4
 981              		.cfi_restore 7
 982              		.cfi_def_cfa_offset 0
 983 003a 7047     		bx	lr
 984              	.L62:
 985              		.align	2
 986              	.L61:
 987 003c 20100240 		.word	1073877024
 988              		.cfi_endproc
 989              	.LFE44:
 991              		.section	.text.RCC_LSICmd,"ax",%progbits
 992              		.align	2
 993              		.global	RCC_LSICmd
 994              		.thumb
 995              		.thumb_func
 997              	RCC_LSICmd:
 998              	.LFB45:
 855:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 856:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 857:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 861:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 862:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 999              		.loc 1 863 0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 8
 1002              		@ frame_needed = 1, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 1004 0000 80B4     		push	{r7}
 1005              		.cfi_def_cfa_offset 4
 1006              		.cfi_offset 7, -4
 1007 0002 83B0     		sub	sp, sp, #12
 1008              		.cfi_def_cfa_offset 16
 1009 0004 00AF     		add	r7, sp, #0
 1010              		.cfi_def_cfa_register 7
 1011 0006 0346     		mov	r3, r0
 1012 0008 FB71     		strb	r3, [r7, #7]
 864:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 866:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 1013              		.loc 1 866 0
 1014 000a 044A     		ldr	r2, .L64
 1015 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1016 000e 1360     		str	r3, [r2]
 867:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1017              		.loc 1 867 0
 1018 0010 0C37     		adds	r7, r7, #12
 1019              		.cfi_def_cfa_offset 4
 1020 0012 BD46     		mov	sp, r7
 1021              		.cfi_def_cfa_register 13
 1022              		@ sp needed
 1023 0014 5DF8047B 		ldr	r7, [sp], #4
 1024              		.cfi_restore 7
 1025              		.cfi_def_cfa_offset 0
 1026 0018 7047     		bx	lr
 1027              	.L65:
 1028 001a 00BF     		.align	2
 1029              	.L64:
 1030 001c 80044242 		.word	1111622784
 1031              		.cfi_endproc
 1032              	.LFE45:
 1034              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1035              		.align	2
 1036              		.global	RCC_RTCCLKConfig
 1037              		.thumb
 1038              		.thumb_func
 1040              	RCC_RTCCLKConfig:
 1041              	.LFB46:
 868:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 869:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 870:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 875:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 878:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 879:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1042              		.loc 1 880 0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 8
 1045              		@ frame_needed = 1, uses_anonymous_args = 0
 1046              		@ link register save eliminated.
 1047 0000 80B4     		push	{r7}
 1048              		.cfi_def_cfa_offset 4
 1049              		.cfi_offset 7, -4
 1050 0002 83B0     		sub	sp, sp, #12
 1051              		.cfi_def_cfa_offset 16
 1052 0004 00AF     		add	r7, sp, #0
 1053              		.cfi_def_cfa_register 7
 1054 0006 7860     		str	r0, [r7, #4]
 881:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 883:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1055              		.loc 1 884 0
 1056 0008 0549     		ldr	r1, .L67
 1057 000a 054B     		ldr	r3, .L67
 1058 000c 1A6A     		ldr	r2, [r3, #32]
 1059 000e 7B68     		ldr	r3, [r7, #4]
 1060 0010 1343     		orrs	r3, r3, r2
 1061 0012 0B62     		str	r3, [r1, #32]
 885:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1062              		.loc 1 885 0
 1063 0014 0C37     		adds	r7, r7, #12
 1064              		.cfi_def_cfa_offset 4
 1065 0016 BD46     		mov	sp, r7
 1066              		.cfi_def_cfa_register 13
 1067              		@ sp needed
 1068 0018 5DF8047B 		ldr	r7, [sp], #4
 1069              		.cfi_restore 7
 1070              		.cfi_def_cfa_offset 0
 1071 001c 7047     		bx	lr
 1072              	.L68:
 1073 001e 00BF     		.align	2
 1074              	.L67:
 1075 0020 00100240 		.word	1073876992
 1076              		.cfi_endproc
 1077              	.LFE46:
 1079              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1080              		.align	2
 1081              		.global	RCC_RTCCLKCmd
 1082              		.thumb
 1083              		.thumb_func
 1085              	RCC_RTCCLKCmd:
 1086              	.LFB47:
 886:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 887:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 888:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 892:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 893:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1087              		.loc 1 894 0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 8
 1090              		@ frame_needed = 1, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 1092 0000 80B4     		push	{r7}
 1093              		.cfi_def_cfa_offset 4
 1094              		.cfi_offset 7, -4
 1095 0002 83B0     		sub	sp, sp, #12
 1096              		.cfi_def_cfa_offset 16
 1097 0004 00AF     		add	r7, sp, #0
 1098              		.cfi_def_cfa_register 7
 1099 0006 0346     		mov	r3, r0
 1100 0008 FB71     		strb	r3, [r7, #7]
 895:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1101              		.loc 1 897 0
 1102 000a 044A     		ldr	r2, .L70
 1103 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1104 000e 1360     		str	r3, [r2]
 898:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1105              		.loc 1 898 0
 1106 0010 0C37     		adds	r7, r7, #12
 1107              		.cfi_def_cfa_offset 4
 1108 0012 BD46     		mov	sp, r7
 1109              		.cfi_def_cfa_register 13
 1110              		@ sp needed
 1111 0014 5DF8047B 		ldr	r7, [sp], #4
 1112              		.cfi_restore 7
 1113              		.cfi_def_cfa_offset 0
 1114 0018 7047     		bx	lr
 1115              	.L71:
 1116 001a 00BF     		.align	2
 1117              	.L70:
 1118 001c 3C044242 		.word	1111622716
 1119              		.cfi_endproc
 1120              	.LFE47:
 1122              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1123              		.align	2
 1124              		.global	RCC_GetClocksFreq
 1125              		.thumb
 1126              		.thumb_func
 1128              	RCC_GetClocksFreq:
 1129              	.LFB48:
 899:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 900:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
 901:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
 907:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
 908:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1130              		.loc 1 909 0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 24
 1133              		@ frame_needed = 1, uses_anonymous_args = 0
 1134              		@ link register save eliminated.
 1135 0000 80B4     		push	{r7}
 1136              		.cfi_def_cfa_offset 4
 1137              		.cfi_offset 7, -4
 1138 0002 87B0     		sub	sp, sp, #28
 1139              		.cfi_def_cfa_offset 32
 1140 0004 00AF     		add	r7, sp, #0
 1141              		.cfi_def_cfa_register 7
 1142 0006 7860     		str	r0, [r7, #4]
 910:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1143              		.loc 1 910 0
 1144 0008 0023     		movs	r3, #0
 1145 000a 7B61     		str	r3, [r7, #20]
 1146 000c 0023     		movs	r3, #0
 1147 000e 3B61     		str	r3, [r7, #16]
 1148 0010 0023     		movs	r3, #0
 1149 0012 FB60     		str	r3, [r7, #12]
 1150 0014 0023     		movs	r3, #0
 1151 0016 BB60     		str	r3, [r7, #8]
 911:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 912:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 916:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif
 919:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     
 920:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1152              		.loc 1 921 0
 1153 0018 4D4B     		ldr	r3, .L82
 1154 001a 5B68     		ldr	r3, [r3, #4]
 1155 001c 03F00C03 		and	r3, r3, #12
 1156 0020 7B61     		str	r3, [r7, #20]
 922:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   
 923:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   switch (tmp)
 1157              		.loc 1 923 0
 1158 0022 7B69     		ldr	r3, [r7, #20]
 1159 0024 042B     		cmp	r3, #4
 1160 0026 07D0     		beq	.L74
 1161 0028 082B     		cmp	r3, #8
 1162 002a 09D0     		beq	.L75
 1163 002c 002B     		cmp	r3, #0
 1164 002e 34D1     		bne	.L81
 924:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
 925:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1165              		.loc 1 926 0
 1166 0030 7B68     		ldr	r3, [r7, #4]
 1167 0032 484A     		ldr	r2, .L82+4
 1168 0034 1A60     		str	r2, [r3]
 927:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 1169              		.loc 1 927 0
 1170 0036 34E0     		b	.L77
 1171              	.L74:
 928:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1172              		.loc 1 929 0
 1173 0038 7B68     		ldr	r3, [r7, #4]
 1174 003a 464A     		ldr	r2, .L82+4
 1175 003c 1A60     		str	r2, [r3]
 930:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 1176              		.loc 1 930 0
 1177 003e 30E0     		b	.L77
 1178              	.L75:
 931:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
 933:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1179              		.loc 1 934 0
 1180 0040 434B     		ldr	r3, .L82
 1181 0042 5B68     		ldr	r3, [r3, #4]
 1182 0044 03F47013 		and	r3, r3, #3932160
 1183 0048 3B61     		str	r3, [r7, #16]
 935:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1184              		.loc 1 935 0
 1185 004a 414B     		ldr	r3, .L82
 1186 004c 5B68     		ldr	r3, [r3, #4]
 1187 004e 03F48033 		and	r3, r3, #65536
 1188 0052 FB60     		str	r3, [r7, #12]
 936:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 937:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1189              		.loc 1 938 0
 1190 0054 3B69     		ldr	r3, [r7, #16]
 1191 0056 9B0C     		lsrs	r3, r3, #18
 1192 0058 0233     		adds	r3, r3, #2
 1193 005a 3B61     		str	r3, [r7, #16]
 939:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 940:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1194              		.loc 1 940 0
 1195 005c FB68     		ldr	r3, [r7, #12]
 1196 005e 002B     		cmp	r3, #0
 1197 0060 06D1     		bne	.L78
 941:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 1198              		.loc 1 942 0
 1199 0062 3B69     		ldr	r3, [r7, #16]
 1200 0064 3C4A     		ldr	r2, .L82+8
 1201 0066 02FB03F2 		mul	r2, r2, r3
 1202 006a 7B68     		ldr	r3, [r7, #4]
 1203 006c 1A60     		str	r2, [r3]
 1204 006e 13E0     		b	.L79
 1205              	.L78:
 943:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       }
 944:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       else
 945:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       {
 946:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #else
 951:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 1206              		.loc 1 952 0
 1207 0070 374B     		ldr	r3, .L82
 1208 0072 5B68     		ldr	r3, [r3, #4]
 1209 0074 03F40033 		and	r3, r3, #131072
 1210 0078 002B     		cmp	r3, #0
 1211 007a 06D0     		beq	.L80
 953:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 1212              		.loc 1 954 0
 1213 007c 3B69     		ldr	r3, [r7, #16]
 1214 007e 364A     		ldr	r2, .L82+8
 1215 0080 02FB03F2 		mul	r2, r2, r3
 1216 0084 7B68     		ldr	r3, [r7, #4]
 1217 0086 1A60     		str	r2, [r3]
 1218 0088 06E0     		b	.L79
 1219              	.L80:
 955:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         }
 956:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         else
 957:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         {
 958:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 1220              		.loc 1 958 0
 1221 008a 3B69     		ldr	r3, [r7, #16]
 1222 008c 314A     		ldr	r2, .L82+4
 1223 008e 02FB03F2 		mul	r2, r2, r3
 1224 0092 7B68     		ldr	r3, [r7, #4]
 1225 0094 1A60     		str	r2, [r3]
 959:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         }
 960:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****  #endif
 961:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       }
 962:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #else
 963:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       
 965:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       {
 967:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****          pllmull += 2;
 968:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       }
 969:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       else
 970:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       }
 973:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****             
 974:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       }
 978:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       else
 979:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         
 981:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         
 985:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         }
 989:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         else
 990:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           
 992:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****         }
 997:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       }
 998:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 1226              		.loc 1 999 0
 1227 0096 04E0     		b	.L77
 1228              	.L79:
 1229 0098 03E0     		b	.L77
 1230              	.L81:
1000:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1001:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     default:
1002:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1231              		.loc 1 1002 0
 1232 009a 7B68     		ldr	r3, [r7, #4]
 1233 009c 2D4A     		ldr	r2, .L82+4
 1234 009e 1A60     		str	r2, [r3]
1003:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****       break;
 1235              		.loc 1 1003 0
 1236 00a0 00BF     		nop
 1237              	.L77:
1004:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1005:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1006:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1238              		.loc 1 1008 0
 1239 00a2 2B4B     		ldr	r3, .L82
 1240 00a4 5B68     		ldr	r3, [r3, #4]
 1241 00a6 03F0F003 		and	r3, r3, #240
 1242 00aa 7B61     		str	r3, [r7, #20]
1009:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1243              		.loc 1 1009 0
 1244 00ac 7B69     		ldr	r3, [r7, #20]
 1245 00ae 1B09     		lsrs	r3, r3, #4
 1246 00b0 7B61     		str	r3, [r7, #20]
1010:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1247              		.loc 1 1010 0
 1248 00b2 2A4A     		ldr	r2, .L82+12
 1249 00b4 7B69     		ldr	r3, [r7, #20]
 1250 00b6 1344     		add	r3, r3, r2
 1251 00b8 1B78     		ldrb	r3, [r3]
 1252 00ba DBB2     		uxtb	r3, r3
 1253 00bc BB60     		str	r3, [r7, #8]
1011:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1254              		.loc 1 1012 0
 1255 00be 7B68     		ldr	r3, [r7, #4]
 1256 00c0 1A68     		ldr	r2, [r3]
 1257 00c2 BB68     		ldr	r3, [r7, #8]
 1258 00c4 DA40     		lsrs	r2, r2, r3
 1259 00c6 7B68     		ldr	r3, [r7, #4]
 1260 00c8 5A60     		str	r2, [r3, #4]
1013:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1261              		.loc 1 1014 0
 1262 00ca 214B     		ldr	r3, .L82
 1263 00cc 5B68     		ldr	r3, [r3, #4]
 1264 00ce 03F4E063 		and	r3, r3, #1792
 1265 00d2 7B61     		str	r3, [r7, #20]
1015:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1266              		.loc 1 1015 0
 1267 00d4 7B69     		ldr	r3, [r7, #20]
 1268 00d6 1B0A     		lsrs	r3, r3, #8
 1269 00d8 7B61     		str	r3, [r7, #20]
1016:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1270              		.loc 1 1016 0
 1271 00da 204A     		ldr	r2, .L82+12
 1272 00dc 7B69     		ldr	r3, [r7, #20]
 1273 00de 1344     		add	r3, r3, r2
 1274 00e0 1B78     		ldrb	r3, [r3]
 1275 00e2 DBB2     		uxtb	r3, r3
 1276 00e4 BB60     		str	r3, [r7, #8]
1017:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1277              		.loc 1 1018 0
 1278 00e6 7B68     		ldr	r3, [r7, #4]
 1279 00e8 5A68     		ldr	r2, [r3, #4]
 1280 00ea BB68     		ldr	r3, [r7, #8]
 1281 00ec DA40     		lsrs	r2, r2, r3
 1282 00ee 7B68     		ldr	r3, [r7, #4]
 1283 00f0 9A60     		str	r2, [r3, #8]
1019:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1284              		.loc 1 1020 0
 1285 00f2 174B     		ldr	r3, .L82
 1286 00f4 5B68     		ldr	r3, [r3, #4]
 1287 00f6 03F46053 		and	r3, r3, #14336
 1288 00fa 7B61     		str	r3, [r7, #20]
1021:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1289              		.loc 1 1021 0
 1290 00fc 7B69     		ldr	r3, [r7, #20]
 1291 00fe DB0A     		lsrs	r3, r3, #11
 1292 0100 7B61     		str	r3, [r7, #20]
1022:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1293              		.loc 1 1022 0
 1294 0102 164A     		ldr	r2, .L82+12
 1295 0104 7B69     		ldr	r3, [r7, #20]
 1296 0106 1344     		add	r3, r3, r2
 1297 0108 1B78     		ldrb	r3, [r3]
 1298 010a DBB2     		uxtb	r3, r3
 1299 010c BB60     		str	r3, [r7, #8]
1023:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1300              		.loc 1 1024 0
 1301 010e 7B68     		ldr	r3, [r7, #4]
 1302 0110 5A68     		ldr	r2, [r3, #4]
 1303 0112 BB68     		ldr	r3, [r7, #8]
 1304 0114 DA40     		lsrs	r2, r2, r3
 1305 0116 7B68     		ldr	r3, [r7, #4]
 1306 0118 DA60     		str	r2, [r3, #12]
1025:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1307              		.loc 1 1026 0
 1308 011a 0D4B     		ldr	r3, .L82
 1309 011c 5B68     		ldr	r3, [r3, #4]
 1310 011e 03F44043 		and	r3, r3, #49152
 1311 0122 7B61     		str	r3, [r7, #20]
1027:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1312              		.loc 1 1027 0
 1313 0124 7B69     		ldr	r3, [r7, #20]
 1314 0126 9B0B     		lsrs	r3, r3, #14
 1315 0128 7B61     		str	r3, [r7, #20]
1028:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1316              		.loc 1 1028 0
 1317 012a 0D4A     		ldr	r2, .L82+16
 1318 012c 7B69     		ldr	r3, [r7, #20]
 1319 012e 1344     		add	r3, r3, r2
 1320 0130 1B78     		ldrb	r3, [r3]
 1321 0132 DBB2     		uxtb	r3, r3
 1322 0134 BB60     		str	r3, [r7, #8]
1029:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1323              		.loc 1 1030 0
 1324 0136 7B68     		ldr	r3, [r7, #4]
 1325 0138 DA68     		ldr	r2, [r3, #12]
 1326 013a BB68     		ldr	r3, [r7, #8]
 1327 013c B2FBF3F2 		udiv	r2, r2, r3
 1328 0140 7B68     		ldr	r3, [r7, #4]
 1329 0142 1A61     		str	r2, [r3, #16]
1031:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1330              		.loc 1 1031 0
 1331 0144 1C37     		adds	r7, r7, #28
 1332              		.cfi_def_cfa_offset 4
 1333 0146 BD46     		mov	sp, r7
 1334              		.cfi_def_cfa_register 13
 1335              		@ sp needed
 1336 0148 5DF8047B 		ldr	r7, [sp], #4
 1337              		.cfi_restore 7
 1338              		.cfi_def_cfa_offset 0
 1339 014c 7047     		bx	lr
 1340              	.L83:
 1341 014e 00BF     		.align	2
 1342              	.L82:
 1343 0150 00100240 		.word	1073876992
 1344 0154 00127A00 		.word	8000000
 1345 0158 00093D00 		.word	4000000
 1346 015c 00000000 		.word	APBAHBPrescTable
 1347 0160 00000000 		.word	ADCPrescTable
 1348              		.cfi_endproc
 1349              	.LFE48:
 1351              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1352              		.align	2
 1353              		.global	RCC_AHBPeriphClockCmd
 1354              		.thumb
 1355              		.thumb_func
 1357              	RCC_AHBPeriphClockCmd:
 1358              	.LFB49:
1032:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1033:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1034:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1037:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
1049:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   following values:        
1051:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1059:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1063:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1064:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1359              		.loc 1 1065 0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 8
 1362              		@ frame_needed = 1, uses_anonymous_args = 0
 1363              		@ link register save eliminated.
 1364 0000 80B4     		push	{r7}
 1365              		.cfi_def_cfa_offset 4
 1366              		.cfi_offset 7, -4
 1367 0002 83B0     		sub	sp, sp, #12
 1368              		.cfi_def_cfa_offset 16
 1369 0004 00AF     		add	r7, sp, #0
 1370              		.cfi_def_cfa_register 7
 1371 0006 7860     		str	r0, [r7, #4]
 1372 0008 0B46     		mov	r3, r1
 1373 000a FB70     		strb	r3, [r7, #3]
1066:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1068:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1069:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1070:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1374              		.loc 1 1070 0
 1375 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1376 000e 002B     		cmp	r3, #0
 1377 0010 06D0     		beq	.L85
1071:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1072:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1378              		.loc 1 1072 0
 1379 0012 0949     		ldr	r1, .L87
 1380 0014 084B     		ldr	r3, .L87
 1381 0016 5A69     		ldr	r2, [r3, #20]
 1382 0018 7B68     		ldr	r3, [r7, #4]
 1383 001a 1343     		orrs	r3, r3, r2
 1384 001c 4B61     		str	r3, [r1, #20]
 1385 001e 06E0     		b	.L84
 1386              	.L85:
1073:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1074:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1075:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1076:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 1387              		.loc 1 1076 0
 1388 0020 0549     		ldr	r1, .L87
 1389 0022 054B     		ldr	r3, .L87
 1390 0024 5A69     		ldr	r2, [r3, #20]
 1391 0026 7B68     		ldr	r3, [r7, #4]
 1392 0028 DB43     		mvns	r3, r3
 1393 002a 1340     		ands	r3, r3, r2
 1394 002c 4B61     		str	r3, [r1, #20]
 1395              	.L84:
1077:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1078:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1396              		.loc 1 1078 0
 1397 002e 0C37     		adds	r7, r7, #12
 1398              		.cfi_def_cfa_offset 4
 1399 0030 BD46     		mov	sp, r7
 1400              		.cfi_def_cfa_register 13
 1401              		@ sp needed
 1402 0032 5DF8047B 		ldr	r7, [sp], #4
 1403              		.cfi_restore 7
 1404              		.cfi_def_cfa_offset 0
 1405 0036 7047     		bx	lr
 1406              	.L88:
 1407              		.align	2
 1408              	.L87:
 1409 0038 00100240 		.word	1073876992
 1410              		.cfi_endproc
 1411              	.LFE49:
 1413              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1414              		.align	2
 1415              		.global	RCC_APB2PeriphClockCmd
 1416              		.thumb
 1417              		.thumb_func
 1419              	RCC_APB2PeriphClockCmd:
 1420              	.LFB50:
1079:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1080:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1081:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1094:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1095:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1421              		.loc 1 1096 0
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 8
 1424              		@ frame_needed = 1, uses_anonymous_args = 0
 1425              		@ link register save eliminated.
 1426 0000 80B4     		push	{r7}
 1427              		.cfi_def_cfa_offset 4
 1428              		.cfi_offset 7, -4
 1429 0002 83B0     		sub	sp, sp, #12
 1430              		.cfi_def_cfa_offset 16
 1431 0004 00AF     		add	r7, sp, #0
 1432              		.cfi_def_cfa_register 7
 1433 0006 7860     		str	r0, [r7, #4]
 1434 0008 0B46     		mov	r3, r1
 1435 000a FB70     		strb	r3, [r7, #3]
1097:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1099:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1100:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1436              		.loc 1 1100 0
 1437 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1438 000e 002B     		cmp	r3, #0
 1439 0010 06D0     		beq	.L90
1101:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1102:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1440              		.loc 1 1102 0
 1441 0012 0949     		ldr	r1, .L92
 1442 0014 084B     		ldr	r3, .L92
 1443 0016 9A69     		ldr	r2, [r3, #24]
 1444 0018 7B68     		ldr	r3, [r7, #4]
 1445 001a 1343     		orrs	r3, r3, r2
 1446 001c 8B61     		str	r3, [r1, #24]
 1447 001e 06E0     		b	.L89
 1448              	.L90:
1103:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1104:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1105:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1106:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1449              		.loc 1 1106 0
 1450 0020 0549     		ldr	r1, .L92
 1451 0022 054B     		ldr	r3, .L92
 1452 0024 9A69     		ldr	r2, [r3, #24]
 1453 0026 7B68     		ldr	r3, [r7, #4]
 1454 0028 DB43     		mvns	r3, r3
 1455 002a 1340     		ands	r3, r3, r2
 1456 002c 8B61     		str	r3, [r1, #24]
 1457              	.L89:
1107:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1108:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1458              		.loc 1 1108 0
 1459 002e 0C37     		adds	r7, r7, #12
 1460              		.cfi_def_cfa_offset 4
 1461 0030 BD46     		mov	sp, r7
 1462              		.cfi_def_cfa_register 13
 1463              		@ sp needed
 1464 0032 5DF8047B 		ldr	r7, [sp], #4
 1465              		.cfi_restore 7
 1466              		.cfi_def_cfa_offset 0
 1467 0036 7047     		bx	lr
 1468              	.L93:
 1469              		.align	2
 1470              	.L92:
 1471 0038 00100240 		.word	1073876992
 1472              		.cfi_endproc
 1473              	.LFE50:
 1475              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1476              		.align	2
 1477              		.global	RCC_APB1PeriphClockCmd
 1478              		.thumb
 1479              		.thumb_func
 1481              	RCC_APB1PeriphClockCmd:
 1482              	.LFB51:
1109:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1110:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1111:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1125:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1126:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1483              		.loc 1 1127 0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 8
 1486              		@ frame_needed = 1, uses_anonymous_args = 0
 1487              		@ link register save eliminated.
 1488 0000 80B4     		push	{r7}
 1489              		.cfi_def_cfa_offset 4
 1490              		.cfi_offset 7, -4
 1491 0002 83B0     		sub	sp, sp, #12
 1492              		.cfi_def_cfa_offset 16
 1493 0004 00AF     		add	r7, sp, #0
 1494              		.cfi_def_cfa_register 7
 1495 0006 7860     		str	r0, [r7, #4]
 1496 0008 0B46     		mov	r3, r1
 1497 000a FB70     		strb	r3, [r7, #3]
1128:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1130:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1131:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1498              		.loc 1 1131 0
 1499 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1500 000e 002B     		cmp	r3, #0
 1501 0010 06D0     		beq	.L95
1132:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1133:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1502              		.loc 1 1133 0
 1503 0012 0949     		ldr	r1, .L97
 1504 0014 084B     		ldr	r3, .L97
 1505 0016 DA69     		ldr	r2, [r3, #28]
 1506 0018 7B68     		ldr	r3, [r7, #4]
 1507 001a 1343     		orrs	r3, r3, r2
 1508 001c CB61     		str	r3, [r1, #28]
 1509 001e 06E0     		b	.L94
 1510              	.L95:
1134:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1135:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1136:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1137:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1511              		.loc 1 1137 0
 1512 0020 0549     		ldr	r1, .L97
 1513 0022 054B     		ldr	r3, .L97
 1514 0024 DA69     		ldr	r2, [r3, #28]
 1515 0026 7B68     		ldr	r3, [r7, #4]
 1516 0028 DB43     		mvns	r3, r3
 1517 002a 1340     		ands	r3, r3, r2
 1518 002c CB61     		str	r3, [r1, #28]
 1519              	.L94:
1138:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1139:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1520              		.loc 1 1139 0
 1521 002e 0C37     		adds	r7, r7, #12
 1522              		.cfi_def_cfa_offset 4
 1523 0030 BD46     		mov	sp, r7
 1524              		.cfi_def_cfa_register 13
 1525              		@ sp needed
 1526 0032 5DF8047B 		ldr	r7, [sp], #4
 1527              		.cfi_restore 7
 1528              		.cfi_def_cfa_offset 0
 1529 0036 7047     		bx	lr
 1530              	.L98:
 1531              		.align	2
 1532              	.L97:
 1533 0038 00100240 		.word	1073876992
 1534              		.cfi_endproc
 1535              	.LFE51:
 1537              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1538              		.align	2
 1539              		.global	RCC_APB2PeriphResetCmd
 1540              		.thumb
 1541              		.thumb_func
 1543              	RCC_APB2PeriphResetCmd:
 1544              	.LFB52:
1140:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1141:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1143:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1152:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1153:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
1155:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1159:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1161:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1163:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1164:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1165:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1167:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
1168:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1170:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1171:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1174:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1184:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1185:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1545              		.loc 1 1186 0
 1546              		.cfi_startproc
 1547              		@ args = 0, pretend = 0, frame = 8
 1548              		@ frame_needed = 1, uses_anonymous_args = 0
 1549              		@ link register save eliminated.
 1550 0000 80B4     		push	{r7}
 1551              		.cfi_def_cfa_offset 4
 1552              		.cfi_offset 7, -4
 1553 0002 83B0     		sub	sp, sp, #12
 1554              		.cfi_def_cfa_offset 16
 1555 0004 00AF     		add	r7, sp, #0
 1556              		.cfi_def_cfa_register 7
 1557 0006 7860     		str	r0, [r7, #4]
 1558 0008 0B46     		mov	r3, r1
 1559 000a FB70     		strb	r3, [r7, #3]
1187:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1189:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1190:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1560              		.loc 1 1190 0
 1561 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1562 000e 002B     		cmp	r3, #0
 1563 0010 06D0     		beq	.L100
1191:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1192:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1564              		.loc 1 1192 0
 1565 0012 0949     		ldr	r1, .L102
 1566 0014 084B     		ldr	r3, .L102
 1567 0016 DA68     		ldr	r2, [r3, #12]
 1568 0018 7B68     		ldr	r3, [r7, #4]
 1569 001a 1343     		orrs	r3, r3, r2
 1570 001c CB60     		str	r3, [r1, #12]
 1571 001e 06E0     		b	.L99
 1572              	.L100:
1193:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1194:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1195:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1196:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1573              		.loc 1 1196 0
 1574 0020 0549     		ldr	r1, .L102
 1575 0022 054B     		ldr	r3, .L102
 1576 0024 DA68     		ldr	r2, [r3, #12]
 1577 0026 7B68     		ldr	r3, [r7, #4]
 1578 0028 DB43     		mvns	r3, r3
 1579 002a 1340     		ands	r3, r3, r2
 1580 002c CB60     		str	r3, [r1, #12]
 1581              	.L99:
1197:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1198:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1582              		.loc 1 1198 0
 1583 002e 0C37     		adds	r7, r7, #12
 1584              		.cfi_def_cfa_offset 4
 1585 0030 BD46     		mov	sp, r7
 1586              		.cfi_def_cfa_register 13
 1587              		@ sp needed
 1588 0032 5DF8047B 		ldr	r7, [sp], #4
 1589              		.cfi_restore 7
 1590              		.cfi_def_cfa_offset 0
 1591 0036 7047     		bx	lr
 1592              	.L103:
 1593              		.align	2
 1594              	.L102:
 1595 0038 00100240 		.word	1073876992
 1596              		.cfi_endproc
 1597              	.LFE52:
 1599              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1600              		.align	2
 1601              		.global	RCC_APB1PeriphResetCmd
 1602              		.thumb
 1603              		.thumb_func
 1605              	RCC_APB1PeriphResetCmd:
 1606              	.LFB53:
1199:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1200:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1201:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1215:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1216:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1607              		.loc 1 1217 0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 8
 1610              		@ frame_needed = 1, uses_anonymous_args = 0
 1611              		@ link register save eliminated.
 1612 0000 80B4     		push	{r7}
 1613              		.cfi_def_cfa_offset 4
 1614              		.cfi_offset 7, -4
 1615 0002 83B0     		sub	sp, sp, #12
 1616              		.cfi_def_cfa_offset 16
 1617 0004 00AF     		add	r7, sp, #0
 1618              		.cfi_def_cfa_register 7
 1619 0006 7860     		str	r0, [r7, #4]
 1620 0008 0B46     		mov	r3, r1
 1621 000a FB70     		strb	r3, [r7, #3]
1218:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1220:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1221:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1622              		.loc 1 1221 0
 1623 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1624 000e 002B     		cmp	r3, #0
 1625 0010 06D0     		beq	.L105
1222:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1223:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1626              		.loc 1 1223 0
 1627 0012 0949     		ldr	r1, .L107
 1628 0014 084B     		ldr	r3, .L107
 1629 0016 1A69     		ldr	r2, [r3, #16]
 1630 0018 7B68     		ldr	r3, [r7, #4]
 1631 001a 1343     		orrs	r3, r3, r2
 1632 001c 0B61     		str	r3, [r1, #16]
 1633 001e 06E0     		b	.L104
 1634              	.L105:
1224:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1225:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1226:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1227:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1635              		.loc 1 1227 0
 1636 0020 0549     		ldr	r1, .L107
 1637 0022 054B     		ldr	r3, .L107
 1638 0024 1A69     		ldr	r2, [r3, #16]
 1639 0026 7B68     		ldr	r3, [r7, #4]
 1640 0028 DB43     		mvns	r3, r3
 1641 002a 1340     		ands	r3, r3, r2
 1642 002c 0B61     		str	r3, [r1, #16]
 1643              	.L104:
1228:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1229:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1644              		.loc 1 1229 0
 1645 002e 0C37     		adds	r7, r7, #12
 1646              		.cfi_def_cfa_offset 4
 1647 0030 BD46     		mov	sp, r7
 1648              		.cfi_def_cfa_register 13
 1649              		@ sp needed
 1650 0032 5DF8047B 		ldr	r7, [sp], #4
 1651              		.cfi_restore 7
 1652              		.cfi_def_cfa_offset 0
 1653 0036 7047     		bx	lr
 1654              	.L108:
 1655              		.align	2
 1656              	.L107:
 1657 0038 00100240 		.word	1073876992
 1658              		.cfi_endproc
 1659              	.LFE53:
 1661              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1662              		.align	2
 1663              		.global	RCC_BackupResetCmd
 1664              		.thumb
 1665              		.thumb_func
 1667              	RCC_BackupResetCmd:
 1668              	.LFB54:
1230:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1231:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1232:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1236:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1237:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1669              		.loc 1 1238 0
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 8
 1672              		@ frame_needed = 1, uses_anonymous_args = 0
 1673              		@ link register save eliminated.
 1674 0000 80B4     		push	{r7}
 1675              		.cfi_def_cfa_offset 4
 1676              		.cfi_offset 7, -4
 1677 0002 83B0     		sub	sp, sp, #12
 1678              		.cfi_def_cfa_offset 16
 1679 0004 00AF     		add	r7, sp, #0
 1680              		.cfi_def_cfa_register 7
 1681 0006 0346     		mov	r3, r0
 1682 0008 FB71     		strb	r3, [r7, #7]
1239:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1241:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1683              		.loc 1 1241 0
 1684 000a 044A     		ldr	r2, .L110
 1685 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1686 000e 1360     		str	r3, [r2]
1242:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1687              		.loc 1 1242 0
 1688 0010 0C37     		adds	r7, r7, #12
 1689              		.cfi_def_cfa_offset 4
 1690 0012 BD46     		mov	sp, r7
 1691              		.cfi_def_cfa_register 13
 1692              		@ sp needed
 1693 0014 5DF8047B 		ldr	r7, [sp], #4
 1694              		.cfi_restore 7
 1695              		.cfi_def_cfa_offset 0
 1696 0018 7047     		bx	lr
 1697              	.L111:
 1698 001a 00BF     		.align	2
 1699              	.L110:
 1700 001c 40044242 		.word	1111622720
 1701              		.cfi_endproc
 1702              	.LFE54:
 1704              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 1705              		.align	2
 1706              		.global	RCC_ClockSecuritySystemCmd
 1707              		.thumb
 1708              		.thumb_func
 1710              	RCC_ClockSecuritySystemCmd:
 1711              	.LFB55:
1243:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1244:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1245:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1249:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1250:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1712              		.loc 1 1251 0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 8
 1715              		@ frame_needed = 1, uses_anonymous_args = 0
 1716              		@ link register save eliminated.
 1717 0000 80B4     		push	{r7}
 1718              		.cfi_def_cfa_offset 4
 1719              		.cfi_offset 7, -4
 1720 0002 83B0     		sub	sp, sp, #12
 1721              		.cfi_def_cfa_offset 16
 1722 0004 00AF     		add	r7, sp, #0
 1723              		.cfi_def_cfa_register 7
 1724 0006 0346     		mov	r3, r0
 1725 0008 FB71     		strb	r3, [r7, #7]
1252:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1254:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 1726              		.loc 1 1254 0
 1727 000a 044A     		ldr	r2, .L113
 1728 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1729 000e 1360     		str	r3, [r2]
1255:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1730              		.loc 1 1255 0
 1731 0010 0C37     		adds	r7, r7, #12
 1732              		.cfi_def_cfa_offset 4
 1733 0012 BD46     		mov	sp, r7
 1734              		.cfi_def_cfa_register 13
 1735              		@ sp needed
 1736 0014 5DF8047B 		ldr	r7, [sp], #4
 1737              		.cfi_restore 7
 1738              		.cfi_def_cfa_offset 0
 1739 0018 7047     		bx	lr
 1740              	.L114:
 1741 001a 00BF     		.align	2
 1742              	.L113:
 1743 001c 4C004242 		.word	1111621708
 1744              		.cfi_endproc
 1745              	.LFE55:
 1747              		.section	.text.RCC_MCOConfig,"ax",%progbits
 1748              		.align	2
 1749              		.global	RCC_MCOConfig
 1750              		.thumb
 1751              		.thumb_func
 1753              	RCC_MCOConfig:
 1754              	.LFB56:
1256:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1257:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1258:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1261:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   following values:       
1263:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
1273:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1280:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1281:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1282:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1755              		.loc 1 1283 0
 1756              		.cfi_startproc
 1757              		@ args = 0, pretend = 0, frame = 8
 1758              		@ frame_needed = 1, uses_anonymous_args = 0
 1759              		@ link register save eliminated.
 1760 0000 80B4     		push	{r7}
 1761              		.cfi_def_cfa_offset 4
 1762              		.cfi_offset 7, -4
 1763 0002 83B0     		sub	sp, sp, #12
 1764              		.cfi_def_cfa_offset 16
 1765 0004 00AF     		add	r7, sp, #0
 1766              		.cfi_def_cfa_register 7
 1767 0006 0346     		mov	r3, r0
 1768 0008 FB71     		strb	r3, [r7, #7]
1284:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1286:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1287:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 1769              		.loc 1 1288 0
 1770 000a 044A     		ldr	r2, .L116
 1771 000c FB79     		ldrb	r3, [r7, #7]
 1772 000e 1370     		strb	r3, [r2]
1289:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1773              		.loc 1 1289 0
 1774 0010 0C37     		adds	r7, r7, #12
 1775              		.cfi_def_cfa_offset 4
 1776 0012 BD46     		mov	sp, r7
 1777              		.cfi_def_cfa_register 13
 1778              		@ sp needed
 1779 0014 5DF8047B 		ldr	r7, [sp], #4
 1780              		.cfi_restore 7
 1781              		.cfi_def_cfa_offset 0
 1782 0018 7047     		bx	lr
 1783              	.L117:
 1784 001a 00BF     		.align	2
 1785              	.L116:
 1786 001c 07100240 		.word	1073876999
 1787              		.cfi_endproc
 1788              	.LFE56:
 1790              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1791              		.align	2
 1792              		.global	RCC_GetFlagStatus
 1793              		.thumb
 1794              		.thumb_func
 1796              	RCC_GetFlagStatus:
 1797              	.LFB57:
1290:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1291:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1292:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1295:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   following values:
1297:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
1311:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1324:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1325:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1326:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1798              		.loc 1 1327 0
 1799              		.cfi_startproc
 1800              		@ args = 0, pretend = 0, frame = 24
 1801              		@ frame_needed = 1, uses_anonymous_args = 0
 1802              		@ link register save eliminated.
 1803 0000 80B4     		push	{r7}
 1804              		.cfi_def_cfa_offset 4
 1805              		.cfi_offset 7, -4
 1806 0002 87B0     		sub	sp, sp, #28
 1807              		.cfi_def_cfa_offset 32
 1808 0004 00AF     		add	r7, sp, #0
 1809              		.cfi_def_cfa_register 7
 1810 0006 0346     		mov	r3, r0
 1811 0008 FB71     		strb	r3, [r7, #7]
1328:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 1812              		.loc 1 1328 0
 1813 000a 0023     		movs	r3, #0
 1814 000c FB60     		str	r3, [r7, #12]
1329:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 1815              		.loc 1 1329 0
 1816 000e 0023     		movs	r3, #0
 1817 0010 7B61     		str	r3, [r7, #20]
1330:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 1818              		.loc 1 1330 0
 1819 0012 0023     		movs	r3, #0
 1820 0014 FB74     		strb	r3, [r7, #19]
1331:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1333:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1334:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 1821              		.loc 1 1335 0
 1822 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1823 0018 5B09     		lsrs	r3, r3, #5
 1824 001a DBB2     		uxtb	r3, r3
 1825 001c FB60     		str	r3, [r7, #12]
1336:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1826              		.loc 1 1336 0
 1827 001e FB68     		ldr	r3, [r7, #12]
 1828 0020 012B     		cmp	r3, #1
 1829 0022 03D1     		bne	.L119
1337:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1338:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 1830              		.loc 1 1338 0
 1831 0024 124B     		ldr	r3, .L125
 1832 0026 1B68     		ldr	r3, [r3]
 1833 0028 7B61     		str	r3, [r7, #20]
 1834 002a 09E0     		b	.L120
 1835              	.L119:
1339:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1340:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1836              		.loc 1 1340 0
 1837 002c FB68     		ldr	r3, [r7, #12]
 1838 002e 022B     		cmp	r3, #2
 1839 0030 03D1     		bne	.L121
1341:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1342:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 1840              		.loc 1 1342 0
 1841 0032 0F4B     		ldr	r3, .L125
 1842 0034 1B6A     		ldr	r3, [r3, #32]
 1843 0036 7B61     		str	r3, [r7, #20]
 1844 0038 02E0     		b	.L120
 1845              	.L121:
1343:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1344:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1346:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 1846              		.loc 1 1346 0
 1847 003a 0D4B     		ldr	r3, .L125
 1848 003c 5B6A     		ldr	r3, [r3, #36]
 1849 003e 7B61     		str	r3, [r7, #20]
 1850              	.L120:
1347:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1348:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1349:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 1851              		.loc 1 1350 0
 1852 0040 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1853 0042 03F01F03 		and	r3, r3, #31
 1854 0046 FB60     		str	r3, [r7, #12]
1351:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1855              		.loc 1 1351 0
 1856 0048 FB68     		ldr	r3, [r7, #12]
 1857 004a 7A69     		ldr	r2, [r7, #20]
 1858 004c 22FA03F3 		lsr	r3, r2, r3
 1859 0050 03F00103 		and	r3, r3, #1
 1860 0054 002B     		cmp	r3, #0
 1861 0056 02D0     		beq	.L122
1352:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1353:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1862              		.loc 1 1353 0
 1863 0058 0123     		movs	r3, #1
 1864 005a FB74     		strb	r3, [r7, #19]
 1865 005c 01E0     		b	.L123
 1866              	.L122:
1354:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1355:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1356:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1357:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1867              		.loc 1 1357 0
 1868 005e 0023     		movs	r3, #0
 1869 0060 FB74     		strb	r3, [r7, #19]
 1870              	.L123:
1358:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1359:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1360:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   return bitstatus;
 1871              		.loc 1 1361 0
 1872 0062 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1362:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1873              		.loc 1 1362 0
 1874 0064 1846     		mov	r0, r3
 1875 0066 1C37     		adds	r7, r7, #28
 1876              		.cfi_def_cfa_offset 4
 1877 0068 BD46     		mov	sp, r7
 1878              		.cfi_def_cfa_register 13
 1879              		@ sp needed
 1880 006a 5DF8047B 		ldr	r7, [sp], #4
 1881              		.cfi_restore 7
 1882              		.cfi_def_cfa_offset 0
 1883 006e 7047     		bx	lr
 1884              	.L126:
 1885              		.align	2
 1886              	.L125:
 1887 0070 00100240 		.word	1073876992
 1888              		.cfi_endproc
 1889              	.LFE57:
 1891              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1892              		.align	2
 1893              		.global	RCC_ClearFlag
 1894              		.thumb
 1895              		.thumb_func
 1897              	RCC_ClearFlag:
 1898              	.LFB58:
1363:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1364:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1365:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  None
1369:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1370:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1371:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1899              		.loc 1 1372 0
 1900              		.cfi_startproc
 1901              		@ args = 0, pretend = 0, frame = 0
 1902              		@ frame_needed = 1, uses_anonymous_args = 0
 1903              		@ link register save eliminated.
 1904 0000 80B4     		push	{r7}
 1905              		.cfi_def_cfa_offset 4
 1906              		.cfi_offset 7, -4
 1907 0002 00AF     		add	r7, sp, #0
 1908              		.cfi_def_cfa_register 7
1373:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 1909              		.loc 1 1374 0
 1910 0004 044A     		ldr	r2, .L128
 1911 0006 044B     		ldr	r3, .L128
 1912 0008 5B6A     		ldr	r3, [r3, #36]
 1913 000a 43F08073 		orr	r3, r3, #16777216
 1914 000e 5362     		str	r3, [r2, #36]
1375:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1915              		.loc 1 1375 0
 1916 0010 BD46     		mov	sp, r7
 1917              		.cfi_def_cfa_register 13
 1918              		@ sp needed
 1919 0012 5DF8047B 		ldr	r7, [sp], #4
 1920              		.cfi_restore 7
 1921              		.cfi_def_cfa_offset 0
 1922 0016 7047     		bx	lr
 1923              	.L129:
 1924              		.align	2
 1925              	.L128:
 1926 0018 00100240 		.word	1073876992
 1927              		.cfi_endproc
 1928              	.LFE58:
 1930              		.section	.text.RCC_GetITStatus,"ax",%progbits
 1931              		.align	2
 1932              		.global	RCC_GetITStatus
 1933              		.thumb
 1934              		.thumb_func
 1936              	RCC_GetITStatus:
 1937              	.LFB59:
1376:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1377:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1378:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1381:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   following values:
1383:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
1392:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1400:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1402:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1938              		.loc 1 1403 0
 1939              		.cfi_startproc
 1940              		@ args = 0, pretend = 0, frame = 16
 1941              		@ frame_needed = 1, uses_anonymous_args = 0
 1942              		@ link register save eliminated.
 1943 0000 80B4     		push	{r7}
 1944              		.cfi_def_cfa_offset 4
 1945              		.cfi_offset 7, -4
 1946 0002 85B0     		sub	sp, sp, #20
 1947              		.cfi_def_cfa_offset 24
 1948 0004 00AF     		add	r7, sp, #0
 1949              		.cfi_def_cfa_register 7
 1950 0006 0346     		mov	r3, r0
 1951 0008 FB71     		strb	r3, [r7, #7]
1404:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 1952              		.loc 1 1404 0
 1953 000a 0023     		movs	r3, #0
 1954 000c FB73     		strb	r3, [r7, #15]
1405:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1407:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1408:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1955              		.loc 1 1409 0
 1956 000e 094B     		ldr	r3, .L134
 1957 0010 9A68     		ldr	r2, [r3, #8]
 1958 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1959 0014 1340     		ands	r3, r3, r2
 1960 0016 002B     		cmp	r3, #0
 1961 0018 02D0     		beq	.L131
1410:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1411:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1962              		.loc 1 1411 0
 1963 001a 0123     		movs	r3, #1
 1964 001c FB73     		strb	r3, [r7, #15]
 1965 001e 01E0     		b	.L132
 1966              	.L131:
1412:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1413:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   else
1414:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   {
1415:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1967              		.loc 1 1415 0
 1968 0020 0023     		movs	r3, #0
 1969 0022 FB73     		strb	r3, [r7, #15]
 1970              	.L132:
1416:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   }
1417:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1418:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   return  bitstatus;
 1971              		.loc 1 1419 0
 1972 0024 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1420:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 1973              		.loc 1 1420 0
 1974 0026 1846     		mov	r0, r3
 1975 0028 1437     		adds	r7, r7, #20
 1976              		.cfi_def_cfa_offset 4
 1977 002a BD46     		mov	sp, r7
 1978              		.cfi_def_cfa_register 13
 1979              		@ sp needed
 1980 002c 5DF8047B 		ldr	r7, [sp], #4
 1981              		.cfi_restore 7
 1982              		.cfi_def_cfa_offset 0
 1983 0030 7047     		bx	lr
 1984              	.L135:
 1985 0032 00BF     		.align	2
 1986              	.L134:
 1987 0034 00100240 		.word	1073876992
 1988              		.cfi_endproc
 1989              	.LFE59:
 1991              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 1992              		.align	2
 1993              		.global	RCC_ClearITPendingBit
 1994              		.thumb
 1995              		.thumb_func
 1997              	RCC_ClearITPendingBit:
 1998              	.LFB60:
1421:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1422:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** /**
1423:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1426:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   of the following values:
1428:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * 
1437:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   following values:        
1439:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *   
1445:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   * @retval None
1447:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   */
1448:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** {
 1999              		.loc 1 1449 0
 2000              		.cfi_startproc
 2001              		@ args = 0, pretend = 0, frame = 8
 2002              		@ frame_needed = 1, uses_anonymous_args = 0
 2003              		@ link register save eliminated.
 2004 0000 80B4     		push	{r7}
 2005              		.cfi_def_cfa_offset 4
 2006              		.cfi_offset 7, -4
 2007 0002 83B0     		sub	sp, sp, #12
 2008              		.cfi_def_cfa_offset 16
 2009 0004 00AF     		add	r7, sp, #0
 2010              		.cfi_def_cfa_register 7
 2011 0006 0346     		mov	r3, r0
 2012 0008 FB71     		strb	r3, [r7, #7]
1450:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1452:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** 
1453:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****      pending bits */
1455:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2013              		.loc 1 1455 0
 2014 000a 044A     		ldr	r2, .L137
 2015 000c FB79     		ldrb	r3, [r7, #7]
 2016 000e 1370     		strb	r3, [r2]
1456:/home/virusv/TDSAST_IOT/Libraries/src/stm32f10x_rcc.c **** }
 2017              		.loc 1 1456 0
 2018 0010 0C37     		adds	r7, r7, #12
 2019              		.cfi_def_cfa_offset 4
 2020 0012 BD46     		mov	sp, r7
 2021              		.cfi_def_cfa_register 13
 2022              		@ sp needed
 2023 0014 5DF8047B 		ldr	r7, [sp], #4
 2024              		.cfi_restore 7
 2025              		.cfi_def_cfa_offset 0
 2026 0018 7047     		bx	lr
 2027              	.L138:
 2028 001a 00BF     		.align	2
 2029              	.L137:
 2030 001c 0A100240 		.word	1073877002
 2031              		.cfi_endproc
 2032              	.LFE60:
 2034              		.text
 2035              	.Letext0:
 2036              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 2037              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 2038              		.file 4 "/home/virusv/TDSAST_IOT/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 2039              		.file 5 "/home/virusv/TDSAST_IOT/Libraries/inc/stm32f10x_rcc.h"
 2040              		.file 6 "/home/virusv/TDSAST_IOT/CMSIS/CM3/CoreSupport/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_rcc.c
     /tmp/ccc8Ozhx.s:19     .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/ccc8Ozhx.s:22     .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable
     /tmp/ccc8Ozhx.s:40     .data.ADCPrescTable:0000000000000000 $d
     /tmp/ccc8Ozhx.s:43     .data.ADCPrescTable:0000000000000000 ADCPrescTable
     /tmp/ccc8Ozhx.s:49     .text.RCC_DeInit:0000000000000000 $t
     /tmp/ccc8Ozhx.s:54     .text.RCC_DeInit:0000000000000000 RCC_DeInit
     /tmp/ccc8Ozhx.s:114    .text.RCC_DeInit:0000000000000054 $d
     /tmp/ccc8Ozhx.s:120    .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:125    .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/ccc8Ozhx.s:192    .text.RCC_HSEConfig:0000000000000058 $d
     /tmp/ccc8Ozhx.s:197    .text.RCC_WaitForHSEStartUp:0000000000000000 $t
     /tmp/ccc8Ozhx.s:202    .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
     /tmp/ccc8Ozhx.s:1796   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/ccc8Ozhx.s:273    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
     /tmp/ccc8Ozhx.s:278    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
     /tmp/ccc8Ozhx.s:328    .text.RCC_AdjustHSICalibrationValue:0000000000000038 $d
     /tmp/ccc8Ozhx.s:333    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:338    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/ccc8Ozhx.s:371    .text.RCC_HSICmd:000000000000001c $d
     /tmp/ccc8Ozhx.s:376    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:381    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/ccc8Ozhx.s:432    .text.RCC_PLLConfig:0000000000000038 $d
     /tmp/ccc8Ozhx.s:437    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:442    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/ccc8Ozhx.s:475    .text.RCC_PLLCmd:000000000000001c $d
     /tmp/ccc8Ozhx.s:480    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:485    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/ccc8Ozhx.s:533    .text.RCC_SYSCLKConfig:0000000000000034 $d
     /tmp/ccc8Ozhx.s:538    .text.RCC_GetSYSCLKSource:0000000000000000 $t
     /tmp/ccc8Ozhx.s:543    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
     /tmp/ccc8Ozhx.s:573    .text.RCC_GetSYSCLKSource:000000000000001c $d
     /tmp/ccc8Ozhx.s:578    .text.RCC_HCLKConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:583    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
     /tmp/ccc8Ozhx.s:631    .text.RCC_HCLKConfig:0000000000000034 $d
     /tmp/ccc8Ozhx.s:636    .text.RCC_PCLK1Config:0000000000000000 $t
     /tmp/ccc8Ozhx.s:641    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
     /tmp/ccc8Ozhx.s:689    .text.RCC_PCLK1Config:0000000000000034 $d
     /tmp/ccc8Ozhx.s:694    .text.RCC_PCLK2Config:0000000000000000 $t
     /tmp/ccc8Ozhx.s:699    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
     /tmp/ccc8Ozhx.s:748    .text.RCC_PCLK2Config:0000000000000034 $d
     /tmp/ccc8Ozhx.s:753    .text.RCC_ITConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:758    .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
     /tmp/ccc8Ozhx.s:817    .text.RCC_ITConfig:0000000000000048 $d
     /tmp/ccc8Ozhx.s:822    .text.RCC_USBCLKConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:827    .text.RCC_USBCLKConfig:0000000000000000 RCC_USBCLKConfig
     /tmp/ccc8Ozhx.s:859    .text.RCC_USBCLKConfig:0000000000000018 $d
     /tmp/ccc8Ozhx.s:864    .text.RCC_ADCCLKConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:869    .text.RCC_ADCCLKConfig:0000000000000000 RCC_ADCCLKConfig
     /tmp/ccc8Ozhx.s:917    .text.RCC_ADCCLKConfig:0000000000000034 $d
     /tmp/ccc8Ozhx.s:922    .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:927    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/ccc8Ozhx.s:987    .text.RCC_LSEConfig:000000000000003c $d
     /tmp/ccc8Ozhx.s:992    .text.RCC_LSICmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:997    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/ccc8Ozhx.s:1030   .text.RCC_LSICmd:000000000000001c $d
     /tmp/ccc8Ozhx.s:1035   .text.RCC_RTCCLKConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1040   .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
     /tmp/ccc8Ozhx.s:1075   .text.RCC_RTCCLKConfig:0000000000000020 $d
     /tmp/ccc8Ozhx.s:1080   .text.RCC_RTCCLKCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1085   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
     /tmp/ccc8Ozhx.s:1118   .text.RCC_RTCCLKCmd:000000000000001c $d
     /tmp/ccc8Ozhx.s:1123   .text.RCC_GetClocksFreq:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1128   .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/ccc8Ozhx.s:1343   .text.RCC_GetClocksFreq:0000000000000150 $d
     /tmp/ccc8Ozhx.s:1352   .text.RCC_AHBPeriphClockCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1357   .text.RCC_AHBPeriphClockCmd:0000000000000000 RCC_AHBPeriphClockCmd
     /tmp/ccc8Ozhx.s:1409   .text.RCC_AHBPeriphClockCmd:0000000000000038 $d
     /tmp/ccc8Ozhx.s:1414   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1419   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/ccc8Ozhx.s:1471   .text.RCC_APB2PeriphClockCmd:0000000000000038 $d
     /tmp/ccc8Ozhx.s:1476   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1481   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/ccc8Ozhx.s:1533   .text.RCC_APB1PeriphClockCmd:0000000000000038 $d
     /tmp/ccc8Ozhx.s:1538   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1543   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/ccc8Ozhx.s:1595   .text.RCC_APB2PeriphResetCmd:0000000000000038 $d
     /tmp/ccc8Ozhx.s:1600   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1605   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/ccc8Ozhx.s:1657   .text.RCC_APB1PeriphResetCmd:0000000000000038 $d
     /tmp/ccc8Ozhx.s:1662   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1667   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/ccc8Ozhx.s:1700   .text.RCC_BackupResetCmd:000000000000001c $d
     /tmp/ccc8Ozhx.s:1705   .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1710   .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
     /tmp/ccc8Ozhx.s:1743   .text.RCC_ClockSecuritySystemCmd:000000000000001c $d
     /tmp/ccc8Ozhx.s:1748   .text.RCC_MCOConfig:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1753   .text.RCC_MCOConfig:0000000000000000 RCC_MCOConfig
     /tmp/ccc8Ozhx.s:1786   .text.RCC_MCOConfig:000000000000001c $d
     /tmp/ccc8Ozhx.s:1791   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1887   .text.RCC_GetFlagStatus:0000000000000070 $d
     /tmp/ccc8Ozhx.s:1892   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1897   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/ccc8Ozhx.s:1926   .text.RCC_ClearFlag:0000000000000018 $d
     /tmp/ccc8Ozhx.s:1931   .text.RCC_GetITStatus:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1936   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
     /tmp/ccc8Ozhx.s:1987   .text.RCC_GetITStatus:0000000000000034 $d
     /tmp/ccc8Ozhx.s:1992   .text.RCC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccc8Ozhx.s:1997   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
     /tmp/ccc8Ozhx.s:2030   .text.RCC_ClearITPendingBit:000000000000001c $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
