m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/simulation/modelsim
vALU
Z1 !s110 1743029175
!i10b 1
!s100 E91lQKOfUB^LEIBK`j;HB0
I7bOXX<9IdTkk;UEfH_fk]2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1740362152
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1743029175.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1
Z8 tCvgOpt 0
n@a@l@u
varithmetic_shift_right
R1
!i10b 1
!s100 35^9VE4YBXE[Q^V7:T;m^3
I4f?zI^`P:kROlMGW?m<:31
R2
R0
R3
Z9 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
Z10 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
L0 19
R4
r1
!s85 0
31
R5
Z11 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
!i113 1
R6
R7
R8
vBoothMul
Z13 !s110 1743029176
!i10b 1
!s100 BV8i;lYoiM9]6P2B]9>Se3
IUQMIf;9L?kCVRc3hBG>bd2
R2
R0
w1739475380
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v
L0 1
R4
r1
!s85 0
31
Z14 !s108 1743029176.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v|
!i113 1
R6
R7
R8
n@booth@mul
vBus
R1
!i10b 1
!s100 6;jEP8h:@@RPaCa@h<::23
Ij;biRi1N44HT0nJ?TmX`c2
R2
R0
w1739323059
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!i113 1
R6
R7
R8
n@bus
vCLA_32bit
R1
!i10b 1
!s100 EWdETVcTk>XII<QmiNGE_0
IY`mbhdn6K:Kb111MI:N>W1
R2
R0
w1739331383
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!i113 1
R6
R7
R8
n@c@l@a_32bit
vCLA_4bit
R1
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IQ0SC6YnLikiMOzUnFj4Uo0
R2
R0
w1738113387
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
R6
R7
R8
n@c@l@a_4bit
vcon_ff
R13
!i10b 1
!s100 6c_a_jlN8>Ci]d5Fb=6gH0
IBJi1]amM>8jnfJ?6H5ZYM2
R2
R0
Z15 w1743011896
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v|
!i113 1
R6
R7
R8
vControlUnit
Z16 !s110 1743029177
!i10b 1
!s100 RNMm]]He=JS^LAj5]@NnR0
I6^F3L<5_W@Z8d[Lo<j>>E0
R2
R0
w1743028778
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v
L0 2
R4
r1
!s85 0
31
Z17 !s108 1743029177.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v|
!i113 1
R6
R7
R8
n@control@unit
vCPU
R16
!i10b 1
!s100 X@?j]j3]zVk7=egUNTF0<2
IkXo7mBC_:^o>z;fGQPn]Y1
R2
R0
w1743021110
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v
L0 2
R4
r1
!s85 0
31
R17
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v|
!i113 1
R6
R7
R8
n@c@p@u
vinport
R16
!i10b 1
!s100 5OaaYV817GXfc7PQdl12G3
I8RJbIXj[Vm4OFU@l=:2kj3
R2
R0
R15
Z18 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v
Z19 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v
L0 18
R4
r1
!s85 0
31
R14
Z20 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v|
Z21 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v|
!i113 1
R6
R7
R8
vlogic_and
R13
!i10b 1
!s100 LZMia17Gc:=_HO8?f7Yk[1
IUQo4f3@15U?68NF@[2W`]2
R2
R0
Z22 w1739320124
Z23 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
Z24 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
L0 1
R4
r1
!s85 0
31
R14
Z25 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
Z26 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
!i113 1
R6
R7
R8
vlogic_negate
R13
!i10b 1
!s100 <0b`JkKQnBQEOPHf36n[b1
IN]DBRJE;D=JbF2J_`gN2F3
R2
R0
R22
R23
R24
L0 25
R4
r1
!s85 0
31
R14
R25
R26
!i113 1
R6
R7
R8
vlogic_not
R13
!i10b 1
!s100 bk:HA3[BF<T32o^QT^<kB3
IXF<9<[oI7dk22:ZAAZeKa2
R2
R0
R22
R23
R24
L0 17
R4
r1
!s85 0
31
R14
R25
R26
!i113 1
R6
R7
R8
vlogic_or
R13
!i10b 1
!s100 F1Y3eWJEhNzhBIZmlYYBB1
IMS4ODc=:O8K1bYECEfFL60
R2
R0
R22
R23
R24
L0 9
R4
r1
!s85 0
31
R14
R25
R26
!i113 1
R6
R7
R8
vmux
R13
!i10b 1
!s100 0g5;Y0I78aW2_<c=cOlY63
I0SJLVLc1hjRCUJJDN6?j<2
R2
R0
w1739231186
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v|
!i113 1
R6
R7
R8
vNRdiv
R13
!i10b 1
!s100 g;Ebn5hk[EL0em@I>5DOO2
Ia_l1I8]VfdGYB2:kg8A;Q1
R2
R0
w1741207800
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!i113 1
R6
R7
R8
n@n@rdiv
voutport
R16
!i10b 1
!s100 QUPaRoXdR3ToPLk8eB6?`2
I7i=NK0;^LFTOA>bG1JYWR2
R2
R0
R15
R18
R19
L0 1
R4
r1
!s85 0
31
R14
R20
R21
!i113 1
R6
R7
R8
vpc_register
R13
!i10b 1
!s100 H^VZK861mmbdGcl`SfGh^2
IWO`5>mTQk>@z79<`Se>mT3
R2
R0
w1742670867
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!i113 1
R6
R7
R8
vphase3_tb
R16
!i10b 1
!s100 ICOcICoZ:Za6_KSC_4aBA1
I7c`Z^^NMK[2;KjJ?U=I6Z0
R2
R0
w1743020693
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v
L0 2
R4
r1
!s85 0
31
R17
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v|
!i113 1
R6
R7
R8
vRam
R13
!i10b 1
!s100 6@>0ekmb6o4XHWJPj[B]@3
I=87k=bmXM18M_FnUbI=VA1
R2
R0
w1743021390
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v|
!i113 1
R6
R7
R8
n@ram
vregister
R1
!i10b 1
!s100 8le:nU@SEDWz=<bWSZkVR0
I08[^>AKg[O6im]0FY?;SU1
R2
R0
w1740856814
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!i113 1
R6
R7
R8
vrotate_left
R1
!i10b 1
!s100 8Rl:c;_nIF]>X`Pf>dhbM0
I5fQ?k_IB>41587=LLSc>L3
R2
R0
R3
R9
R10
L0 28
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
R8
vrotate_right
R1
!i10b 1
!s100 LbHi`a@D4P<Om=0L2<aL12
IfRT<i9;QAEcKGJ]Nb9iiG0
R2
R0
R3
R9
R10
L0 41
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
R8
vselect_encode_logic
R1
!i10b 1
!s100 C1B?<ZNdkB9Xn1D@;C0zI2
IMIzbY=7b3A<o?lPni8SK51
R2
R0
Z27 w1742602266
Z28 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v
Z29 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v
L0 2
R4
r1
!s85 0
31
R5
Z30 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v|
Z31 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v|
!i113 1
R6
R7
R8
vshift_left
R1
!i10b 1
!s100 <ITFWA^[QEVAlziad6YAF0
II@9T:hX[_GbH`^?dV9=nD2
R2
R0
R3
R9
R10
L0 1
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
R8
vshift_right
R1
!i10b 1
!s100 ]Hml8o`PSCLI^fQ59:m672
ImSHW6KjWmdd7k5IJlnnUC3
R2
R0
R3
R9
R10
L0 10
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
R8
vsign_extension
R1
!i10b 1
!s100 S9nPa7d=SX8;VE274UGe>1
ITGO0E02a>fB_;9<mTNhLj3
R2
R0
R27
R28
R29
L0 55
R4
r1
!s85 0
31
R5
R30
R31
!i113 1
R6
R7
R8
