Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/CS 3710/Cotter1 Project/Cotter1/testingMDIO_isim_beh.exe -prj F:/CS 3710/Cotter1 Project/Cotter1/testingMDIO_beh.prj work.testingMDIO work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/CS 3710/Cotter1 Project/Cotter1/mdCLK_gen.v" into library work
WARNING:HDLCompiler:751 - "F:/CS 3710/Cotter1 Project/Cotter1/mdCLK_gen.v" Line 26: Redeclaration of ansi port mdCLK is not allowed
Analyzing Verilog file "F:/CS 3710/Cotter1 Project/Cotter1/mdioControl.v" into library work
WARNING:HDLCompiler:751 - "F:/CS 3710/Cotter1 Project/Cotter1/mdioControl.v" Line 33: Redeclaration of ansi port from_MDI is not allowed
WARNING:HDLCompiler:751 - "F:/CS 3710/Cotter1 Project/Cotter1/mdioControl.v" Line 38: Redeclaration of ansi port ready is not allowed
Analyzing Verilog file "F:/CS 3710/Cotter1 Project/Cotter1/testingMDIO.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mdCLK_gen
Compiling module mdioControl
Compiling module testingMDIO
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\testingMDIO_isim_beh.exe.sim\libPortability.dll".
Compiled 4 Verilog Units
Built simulation executable F:/CS 3710/Cotter1 Project/Cotter1/testingMDIO_isim_beh.exe
Fuse Memory Usage: 27536 KB
Fuse CPU Usage: 577 ms
