
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1315 day(s)
INFO: [Device 21-36] Loading parts and site information from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/a_Max/max_xilinx/max/flash_ID_read/par/pa.fromHdl.tcl
# create_project -name flash_ID_read -dir "F:/a_Max/max_xilinx/max/flash_ID_read/par/planAhead_run_2" -part xc6slx16csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "spi_top.ucf" [current_fileset -constrset]
Adding file 'F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../rtl/spi_master.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../rtl/spi_config.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../rtl/spi_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top spi_top $srcset
# add_files [list {spi_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-2
Using Verific elaboration
Parsing VHDL file "F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_master.v" into library work
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_config.v" into library work
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_top.v" into library work
Loading clock regions from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'uart_txd' [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf:10]
Finished Parsing UCF File [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 78776fda
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 667.832 ; gain = 229.250
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "F:/ISE14.7/14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "F:/a_Max/max_xilinx/max/flash_ID_read/rtl/spi_config.v" into library work
Parsing UCF File [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_csn' [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_miso' [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_mosi' [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_clk' [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'uart_txd' [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf:10]
Finished Parsing UCF File [F:/a_Max/max_xilinx/max/flash_ID_read/par/spi_top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Aug 07 22:41:06 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
