{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698343801520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698343801520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:10:01 2023 " "Processing started: Thu Oct 26 15:10:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698343801520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343801520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343801520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698343801677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698343801677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simpleT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simpleT " "Found entity 1: simpleT" {  } { { "simpleT.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simpleT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/my_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_bit_adder " "Found entity 1: full_bit_adder" {  } { { "full_bit_adder.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/full_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_adder " "Found entity 1: 4bit_adder" {  } { { "4bit_adder.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_conditional_not.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_conditional_not.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_conditional_not " "Found entity 1: 4bit_conditional_not" {  } { { "4bit_conditional_not.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4bit_conditional_not.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d " "Found entity 1: mux_d" {  } { { "mux_d.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/mux_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1_en " "Found entity 1: 1_en" {  } { { "1_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/1_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_en " "Found entity 1: 2_en" {  } { { "2_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/2_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_en " "Found entity 1: 3_en" {  } { { "3_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/3_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_en " "Found entity 1: 4_en" {  } { { "4_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5_en " "Found entity 1: 5_en" {  } { { "5_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/5_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7_en " "Found entity 1: 7_en" {  } { { "7_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/7_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_en " "Found entity 1: 8_en" {  } { { "8_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/8_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "0_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 0_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 0_en " "Found entity 1: 0_en" {  } { { "0_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/0_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "off_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file off_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 off_en " "Found entity 1: off_en" {  } { { "off_en.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/off_en.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loader.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343807362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698343807410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box box:inst8 " "Elaborating entity \"box\" for hierarchy \"box:inst8\"" {  } { { "bcd.bdf" "inst8" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 912 3760 3856 1072 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807424 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "box.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/box.bdf" { { 96 192 240 128 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698343807427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_or.bdf 1 1 " "Using design file 4bit_or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_or " "Found entity 1: 4bit_or" {  } { { "4bit_or.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/4bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698343807430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_or 4bit_or:inst61 " "Elaborating entity \"4bit_or\" for hierarchy \"4bit_or:inst61\"" {  } { { "bcd.bdf" "inst61" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 912 3496 3672 1104 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_en 2_en:inst " "Elaborating entity \"2_en\" for hierarchy \"2_en:inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 912 -576 -448 1040 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable 2_en:inst\|enable:inst " "Elaborating entity \"enable\" for hierarchy \"2_en:inst\|enable:inst\"" {  } { { "2_en.bdf" "inst" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/2_en.bdf" { { 352 744 904 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loader loader:inst7 " "Elaborating entity \"loader\" for hierarchy \"loader:inst7\"" {  } { { "bcd.bdf" "inst7" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 736 -848 -616 896 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d mux_d:inst23 " "Elaborating entity \"mux_d\" for hierarchy \"mux_d:inst23\"" {  } { { "bcd.bdf" "inst23" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 736 2544 2776 864 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807438 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_trimmer.bdf 1 1 " "Using design file clk_trimmer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_trimmer " "Found entity 1: clk_trimmer" {  } { { "clk_trimmer.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/clk_trimmer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343807443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698343807443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_trimmer clk_trimmer:inst1 " "Elaborating entity \"clk_trimmer\" for hierarchy \"clk_trimmer:inst1\"" {  } { { "bcd.bdf" "inst1" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 568 -1656 -1480 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleT clk_trimmer:inst1\|simpleT:inst41 " "Elaborating entity \"simpleT\" for hierarchy \"clk_trimmer:inst1\|simpleT:inst41\"" {  } { { "clk_trimmer.bdf" "inst41" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/clk_trimmer.bdf" { { 96 -3992 -3824 192 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807448 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst " "Block or symbol \"TFF\" of instance \"inst\" overlaps another block or symbol" {  } { { "simpleT.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/simpleT.bdf" { { 296 288 352 376 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1698343807448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_en 8_en:inst49 " "Elaborating entity \"8_en\" for hierarchy \"8_en:inst49\"" {  } { { "bcd.bdf" "inst49" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 -152 -24 1120 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_en 3_en:inst51 " "Elaborating entity \"3_en\" for hierarchy \"3_en:inst51\"" {  } { { "bcd.bdf" "inst51" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 272 400 1120 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_en 4_en:inst62 " "Elaborating entity \"4_en\" for hierarchy \"4_en:inst62\"" {  } { { "bcd.bdf" "inst62" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 696 824 1120 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5_en 5_en:inst63 " "Elaborating entity \"5_en\" for hierarchy \"5_en:inst63\"" {  } { { "bcd.bdf" "inst63" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 1120 1248 1120 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1_en 1_en:inst65 " "Elaborating entity \"1_en\" for hierarchy \"1_en:inst65\"" {  } { { "bcd.bdf" "inst65" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 1968 2096 1120 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "0_en 0_en:inst66 " "Elaborating entity \"0_en\" for hierarchy \"0_en:inst66\"" {  } { { "bcd.bdf" "inst66" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 2392 2520 1120 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_en 7_en:inst68 " "Elaborating entity \"7_en\" for hierarchy \"7_en:inst68\"" {  } { { "bcd.bdf" "inst68" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 2816 2944 1120 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "off_en off_en:inst69 " "Elaborating entity \"off_en\" for hierarchy \"off_en:inst69\"" {  } { { "bcd.bdf" "inst69" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/bcd.bdf" { { 992 3328 3472 1120 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343807466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o124 " "Found entity 1: altsyncram_o124" {  } { { "db/altsyncram_o124.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/altsyncram_o124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343809413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343809413 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343809988 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698343810168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.26.15:10:12 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl " "2023.10.26.15:10:12 Progress: Loading slddf4920d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343812464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343813787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343813862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343814711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343814870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343815030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343815205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343815207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343815207 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698343815933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf4920d8/alt_sld_fab.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343816247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343816368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343816369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343816481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816610 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343816610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/db/ip/slddf4920d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698343816726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343816726 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { { 328 472 536 408 "inst" "" } } } } { "loader.bdf" "" { Schematic "/home/gabriel/Documents/Unifesp/LAB_CD/Schematics/lista_7/moore/loader.bdf" { { 216 536 616 280 "inst6" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698343818363 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698343818363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343818503 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 35 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1698343820473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698343820486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698343820486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698343820569 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698343820569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698343820569 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698343820569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698343820569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698343820578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:10:20 2023 " "Processing ended: Thu Oct 26 15:10:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698343820578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698343820578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698343820578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698343820578 ""}
