{"vcs1":{"timestamp_begin":1684262206.750690118, "rt":1.27, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262208.111729781, "rt":1.18, "ut":0.42, "st":0.16}}
{"link":{"timestamp_begin":1684262209.361411992, "rt":0.45, "ut":0.21, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262206.108072885}
{"VCS_COMP_START_TIME": 1684262206.108072885}
{"VCS_COMP_END_TIME": 1684262211.363667671}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330312}}
{"stitch_vcselab": {"peak_mem": 211888}}
