
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+36 (git sha1 4a7bc8c7, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `hardware.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: hardware.v
Parsing Verilog input from `hardware.v' to AST representation.
Generating RTLIL representation for module `\hardware'.
Successfully finished Verilog frontend.

-- Parsing `spimemio.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: spimemio.v
Parsing Verilog input from `spimemio.v' to AST representation.
Generating RTLIL representation for module `\spimemio'.
Generating RTLIL representation for module `\spimemio_xfer'.
Successfully finished Verilog frontend.

-- Parsing `simpleuart.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: simpleuart.v
Parsing Verilog input from `simpleuart.v' to AST representation.
Generating RTLIL representation for module `\simpleuart'.
Successfully finished Verilog frontend.

-- Parsing `picosoc.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: picosoc.v
Parsing Verilog input from `picosoc.v' to AST representation.
Generating RTLIL representation for module `\picosoc'.
Generating RTLIL representation for module `\picosoc_regs'.
Generating RTLIL representation for module `\picosoc_mem'.
Successfully finished Verilog frontend.

-- Parsing `picorv32.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: picorv32.v
Parsing Verilog input from `picorv32.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

-- Parsing `clock.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: clock.v
Parsing Verilog input from `clock.v' to AST representation.
Generating RTLIL representation for module `\clock'.
Successfully finished Verilog frontend.

-- Parsing `pwm.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: pwm.v
Parsing Verilog input from `pwm.v' to AST representation.
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

-- Parsing `encoder.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: encoder.v
Parsing Verilog input from `encoder.v' to AST representation.
Generating RTLIL representation for module `\encoder'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top hardware -blif hardware.blif' --

9. Executing SYNTH_ICE40 pass.

9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

9.2. Executing HIERARCHY pass (managing design hierarchy).

9.2.1. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \picosoc
Used module:         \picosoc_mem
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         \picorv32
Used module:             \picosoc_regs
Used module:     \clock

9.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc'.
Parameter \MEM_WORDS = 2048
Parameter \PROGADDR_RESET = 327680
Parameter \PROGADDR_IRQ = 327696
Generating RTLIL representation for module `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696'.

9.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc_mem'.
Parameter \WORDS = 256
Generating RTLIL representation for module `$paramod\picosoc_mem\WORDS=256'.

9.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \BARREL_SHIFTER = 1
Parameter \COMPRESSED_ISA = 1
Parameter \ENABLE_MUL = 1
Parameter \ENABLE_DIV = 1
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1
Parameter \PROGADDR_RESET = 327680
Parameter \PROGADDR_IRQ = 327696
Parameter \STACKADDR = 1024
Generating RTLIL representation for module `$paramod$ec5c1c222cb66c54ad2fd64df033c03563be8a28\picorv32'.

9.2.5. Analyzing design hierarchy..
Top module:  \hardware
Used module:     $paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696
Used module:         \picosoc_mem
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         \picorv32
Used module:             \picosoc_regs
Used module:     \clock

9.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc_mem'.
Parameter \WORDS = 2048
Generating RTLIL representation for module `$paramod\picosoc_mem\WORDS=2048'.

9.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \BARREL_SHIFTER = 1
Parameter \COMPRESSED_ISA = 1
Parameter \ENABLE_MUL = 1
Parameter \ENABLE_DIV = 1
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1
Parameter \PROGADDR_RESET = 327680
Parameter \PROGADDR_IRQ = 327696
Parameter \STACKADDR = 8192
Generating RTLIL representation for module `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32'.

9.2.8. Analyzing design hierarchy..
Top module:  \hardware
Used module:     $paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696
Used module:         $paramod\picosoc_mem\WORDS=2048
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32
Used module:             \picorv32_pcpi_div
Used module:             \picorv32_pcpi_mul
Used module:             \picosoc_regs
Used module:     \clock

9.2.9. Analyzing design hierarchy..
Top module:  \hardware
Used module:     $paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696
Used module:         $paramod\picosoc_mem\WORDS=2048
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32
Used module:             \picorv32_pcpi_div
Used module:             \picorv32_pcpi_mul
Used module:             \picosoc_regs
Used module:     \clock
Removing unused module `$paramod$ec5c1c222cb66c54ad2fd64df033c03563be8a28\picorv32'.
Removing unused module `$paramod\picosoc_mem\WORDS=256'.
Removing unused module `\encoder'.
Removing unused module `\pwm'.
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removing unused module `\picosoc_mem'.
Removing unused module `\picosoc'.
Removed 12 unused modules.

9.3. Executing PROC pass (convert processes to netlists).

9.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1359$2428'.
Found and cleaned up 6 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:529$2070'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:529$2070'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
Cleaned up 24 empty switches.

9.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 41 switch rules as full_case in process $proc$picorv32.v:1374$2442 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:1287$2411 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:1273$2406 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 8 switch rules as full_case in process $proc$picorv32.v:1164$2371 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$picorv32.v:839$2110 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$picorv32.v:790$2108 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:759$2104 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 47 switch rules as full_case in process $proc$picorv32.v:683$2103 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 4 switch rules as full_case in process $proc$picorv32.v:548$2079 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$picorv32.v:413$2039 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Removed 2 dead cases from process $proc$picorv32.v:384$2036 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$picorv32.v:384$2036 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$picorv32.v:373$2031 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$picorv32.v:308$1957 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 4 switch rules as full_case in process $proc$picorv32.v:2392$1051 in module picorv32_pcpi_div.
Marked 4 switch rules as full_case in process $proc$picorv32.v:2201$995 in module picorv32_pcpi_mul.
Marked 3 switch rules as full_case in process $proc$simpleuart.v:109$150 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$simpleuart.v:66$141 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$simpleuart.v:55$139 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$spimemio.v:535$119 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$spimemio.v:447$95 in module spimemio_xfer.
Marked 3 switch rules as full_case in process $proc$spimemio.v:207$65 in module spimemio.
Marked 1 switch rules as full_case in process $proc$spimemio.v:99$43 in module spimemio.
Marked 1 switch rules as full_case in process $proc$hardware.v:111$5 in module hardware.
Removed a total of 2 dead cases.

9.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 121 assignments to connections.

9.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\clock.$proc$clock.v:12$1118'.
  Set init value: \counterO = 0
Found init rule in `\clock.$proc$clock.v:10$1117'.
  Set init value: \counterI = 0
Found init rule in `\hardware.$proc$hardware.v:108$33'.
  Set init value: \pinTest = 0
Found init rule in `\hardware.$proc$hardware.v:101$30'.
  Set init value: \writeEncoderR = 1'0
Found init rule in `\hardware.$proc$hardware.v:100$29'.
  Set init value: \writeEncoderL = 1'0
Found init rule in `\hardware.$proc$hardware.v:96$28'.
  Set init value: \clockO = 0
Found init rule in `\hardware.$proc$hardware.v:57$27'.
  Set init value: \reset_cnt = 6'000000

9.3.5. Executing PROC_ARST pass (detect async resets in processes).

9.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
     1/85: $23\next_irq_pending[2:2]
     2/85: $22\next_irq_pending[2:2]
     3/85: $21\next_irq_pending[2:2]
     4/85: $20\next_irq_pending[2:2]
     5/85: $19\next_irq_pending[2:2]
     6/85: $18\next_irq_pending[2:2]
     7/85: $17\next_irq_pending[2:2]
     8/85: $5\next_irq_pending[31:0] [31:2]
     9/85: $3\set_mem_do_rdata[0:0]
    10/85: $5\next_irq_pending[31:0] [1]
    11/85: $3\set_mem_do_wdata[0:0]
    12/85: $5\next_irq_pending[31:0] [0]
    13/85: $4\set_mem_do_rinst[0:0]
    14/85: $3\set_mem_do_rinst[0:0]
    15/85: $4\set_mem_do_wdata[0:0]
    16/85: $15\next_irq_pending[1:1]
    17/85: $14\next_irq_pending[1:1]
    18/85: $13\next_irq_pending[1:1]
    19/85: $4\set_mem_do_rdata[0:0]
    20/85: $11\next_irq_pending[1:1]
    21/85: $10\next_irq_pending[1:1]
    22/85: $9\next_irq_pending[1:1]
    23/85: $8\next_irq_pending[1:1]
    24/85: $7\next_irq_pending[1:1]
    25/85: $16\next_irq_pending[1:1]
    26/85: $5\set_mem_do_rinst[0:0]
    27/85: $12\next_irq_pending[1:1]
    28/85: $6\next_irq_pending[31:0]
    29/85: $3\current_pc[31:0]
    30/85: $2\current_pc[31:0]
    31/85: $2\set_mem_do_wdata[0:0]
    32/85: $2\set_mem_do_rdata[0:0]
    33/85: $2\set_mem_do_rinst[0:0]
    34/85: $4\next_irq_pending[31:0]
    35/85: $1\current_pc[31:0]
    36/85: $1\set_mem_do_wdata[0:0]
    37/85: $1\set_mem_do_rdata[0:0]
    38/85: $1\set_mem_do_rinst[0:0]
    39/85: $0\trace_data[35:0]
    40/85: $3\next_irq_pending[31:0]
    41/85: $2\next_irq_pending[0:0]
    42/85: $1\next_irq_pending[0:0]
    43/85: $0\count_cycle[63:0]
    44/85: $0\pcpi_timeout[0:0]
    45/85: $0\trace_valid[0:0]
    46/85: $0\do_waitirq[0:0]
    47/85: $0\decoder_pseudo_trigger[0:0]
    48/85: $0\decoder_trigger[0:0]
    49/85: $0\alu_wait_2[0:0]
    50/85: $0\alu_wait[0:0]
    51/85: $0\reg_out[31:0]
    52/85: $0\reg_sh[4:0]
    53/85: $0\trap[0:0]
    54/85: $0\pcpi_timeout_counter[3:0]
    55/85: $0\latched_rd[5:0]
    56/85: $0\latched_is_lb[0:0]
    57/85: $0\latched_is_lh[0:0]
    58/85: $0\latched_is_lu[0:0]
    59/85: $0\latched_trace[0:0]
    60/85: $0\latched_compr[0:0]
    61/85: $0\latched_branch[0:0]
    62/85: $0\latched_stalu[0:0]
    63/85: $0\latched_store[0:0]
    64/85: $0\irq_state[1:0]
    65/85: $0\cpu_state[7:0]
    66/85: $0\dbg_rs2val_valid[0:0]
    67/85: $0\dbg_rs1val_valid[0:0]
    68/85: $0\dbg_rs2val[31:0]
    69/85: $0\dbg_rs1val[31:0]
    70/85: $0\mem_do_wdata[0:0]
    71/85: $0\mem_do_rdata[0:0]
    72/85: $0\mem_do_rinst[0:0]
    73/85: $0\mem_do_prefetch[0:0]
    74/85: $0\mem_wordsize[1:0]
    75/85: $0\timer[31:0]
    76/85: $0\irq_mask[31:0]
    77/85: $0\irq_active[0:0]
    78/85: $0\irq_delay[0:0]
    79/85: $0\reg_op2[31:0]
    80/85: $0\reg_op1[31:0]
    81/85: $0\reg_next_pc[31:0]
    82/85: $0\reg_pc[31:0]
    83/85: $0\count_instr[63:0]
    84/85: $0\eoi[31:0]
    85/85: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1359$2428'.
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1287$2411'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1273$2406'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1271$2405'.
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1227$2383'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1164$2371'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
     1/76: $0\decoded_rs1[5:0] [5]
     2/76: $0\decoded_imm_uj[31:0] [10]
     3/76: $0\decoded_imm_uj[31:0] [7]
     4/76: $0\decoded_imm_uj[31:0] [6]
     5/76: $0\decoded_imm_uj[31:0] [3:1]
     6/76: $0\decoded_imm_uj[31:0] [5]
     7/76: $0\decoded_imm_uj[31:0] [9:8]
     8/76: $0\decoded_imm_uj[31:0] [31:20]
     9/76: $0\decoded_imm_uj[31:0] [4]
    10/76: $0\decoded_imm_uj[31:0] [11]
    11/76: $0\decoded_imm_uj[31:0] [0]
    12/76: $0\decoded_rs1[5:0] [4:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[5:0]
    26/76: $0\decoded_imm_uj[31:0] [19:12]
    27/76: $0\decoded_rd[5:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:683$2103'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:413$2039'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:384$2036'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:373$2031'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
     1/12: $0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929
     2/12: $0$memwr$\mem$picosoc.v:234$1922_DATA[31:0]$1928
     3/12: $0$memwr$\mem$picosoc.v:234$1922_ADDR[21:0]$1927
     4/12: $0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932
     5/12: $0$memwr$\mem$picosoc.v:235$1923_DATA[31:0]$1931
     6/12: $0$memwr$\mem$picosoc.v:235$1923_ADDR[21:0]$1930
     7/12: $0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935
     8/12: $0$memwr$\mem$picosoc.v:236$1924_DATA[31:0]$1934
     9/12: $0$memwr$\mem$picosoc.v:236$1924_ADDR[21:0]$1933
    10/12: $0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938
    11/12: $0$memwr$\mem$picosoc.v:237$1925_DATA[31:0]$1937
    12/12: $0$memwr$\mem$picosoc.v:237$1925_ADDR[21:0]$1936
Creating decoders for process `\clock.$proc$clock.v:12$1118'.
Creating decoders for process `\clock.$proc$clock.v:10$1117'.
Creating decoders for process `\clock.$proc$clock.v:16$1113'.
     1/2: $0\counterI[31:0]
     2/2: $0\counterO[31:0]
Creating decoders for process `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.$proc$picosoc.v:188$1195'.
Creating decoders for process `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.$proc$picosoc.v:71$1162'.
Creating decoders for process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$picorv32.v:2235$1000'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\picosoc_regs.$proc$picosoc.v:214$205'.
     1/3: $0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208
     2/3: $0$memwr$\regs$picosoc.v:215$204_DATA[31:0]$207
     3/3: $0$memwr$\regs$picosoc.v:215$204_ADDR[4:0]$206
Creating decoders for process `\simpleuart.$proc$simpleuart.v:109$150'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:66$141'.
     1/5: $0\recv_divcnt[31:0]
     2/5: $0\recv_buf_valid[0:0]
     3/5: $0\recv_buf_data[7:0]
     4/5: $0\recv_pattern[7:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:55$139'.
     1/4: $0\cfg_divider[31:0] [31:24]
     2/4: $0\cfg_divider[31:0] [23:16]
     3/4: $0\cfg_divider[31:0] [15:8]
     4/4: $0\cfg_divider[31:0] [7:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:535$119'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\xfer_tag[3:0]
     4/14: $0\xfer_rd[0:0]
     5/14: $0\xfer_qspi[0:0]
     6/14: $0\xfer_cont[0:0]
     7/14: $0\dummy_count[3:0]
     8/14: $0\count[3:0]
     9/14: $0\ibuffer[7:0]
    10/14: $0\obuffer[7:0]
    11/14: $0\xfer_ddr[0:0]
    12/14: $0\xfer_dspi[0:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:447$95'.
     1/33: $5\next_count[3:0]
     2/33: $5\next_obuffer[7:0]
     3/33: $5\next_ibuffer[7:0]
     4/33: $4\next_count[3:0]
     5/33: $4\next_obuffer[7:0]
     6/33: $4\next_ibuffer[7:0]
     7/33: $3\next_count[3:0]
     8/33: $3\next_obuffer[7:0]
     9/33: $3\next_ibuffer[7:0]
    10/33: $2\next_fetch[0:0]
    11/33: $2\next_count[3:0]
    12/33: $2\next_ibuffer[7:0]
    13/33: $2\next_obuffer[7:0]
    14/33: $2\flash_io0_do[0:0]
    15/33: $2\flash_io0_oe[0:0]
    16/33: $2\flash_io3_do[0:0]
    17/33: $2\flash_io3_oe[0:0]
    18/33: $2\flash_io2_do[0:0]
    19/33: $2\flash_io2_oe[0:0]
    20/33: $2\flash_io1_do[0:0]
    21/33: $2\flash_io1_oe[0:0]
    22/33: $1\next_fetch[0:0]
    23/33: $1\next_count[3:0]
    24/33: $1\next_ibuffer[7:0]
    25/33: $1\next_obuffer[7:0]
    26/33: $1\flash_io3_do[0:0]
    27/33: $1\flash_io3_oe[0:0]
    28/33: $1\flash_io2_do[0:0]
    29/33: $1\flash_io2_oe[0:0]
    30/33: $1\flash_io1_do[0:0]
    31/33: $1\flash_io1_oe[0:0]
    32/33: $1\flash_io0_do[0:0]
    33/33: $1\flash_io0_oe[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:436$86'.
Creating decoders for process `\spimemio.$proc$spimemio.v:207$65'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\state[3:0]
     6/17: $0\rd_inc[0:0]
     7/17: $0\rd_wait[0:0]
     8/17: $0\rd_valid[0:0]
     9/17: $0\rd_addr[23:0]
    10/17: $0\din_valid[0:0]
    11/17: $0\din_rd[0:0]
    12/17: $0\din_ddr[0:0]
    13/17: $0\din_qspi[0:0]
    14/17: $0\din_cont[0:0]
    15/17: $0\din_tag[3:0]
    16/17: $0\din_data[7:0]
    17/17: $0\rdata[31:0]
Creating decoders for process `\spimemio.$proc$spimemio.v:151$47'.
Creating decoders for process `\spimemio.$proc$spimemio.v:99$43'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `\hardware.$proc$hardware.v:108$33'.
Creating decoders for process `\hardware.$proc$hardware.v:105$32'.
Creating decoders for process `\hardware.$proc$hardware.v:104$31'.
Creating decoders for process `\hardware.$proc$hardware.v:101$30'.
Creating decoders for process `\hardware.$proc$hardware.v:100$29'.
Creating decoders for process `\hardware.$proc$hardware.v:96$28'.
Creating decoders for process `\hardware.$proc$hardware.v:57$27'.
Creating decoders for process `\hardware.$proc$hardware.v:111$5'.
     1/20: $0\pinTest[31:0] [31:24]
     2/20: $0\pinTest[31:0] [23:16]
     3/20: $0\pinTest[31:0] [15:8]
     4/20: $0\pinTest[31:0] [7:0]
     5/20: $0\clockO[31:0] [23:16]
     6/20: $0\clockO[31:0] [15:8]
     7/20: $0\clockO[31:0] [7:0]
     8/20: $0\leds[31:0] [23:16]
     9/20: $0\leds[31:0] [15:8]
    10/20: $0\leds[31:0] [7:0]
    11/20: $0\gpio[31:0] [23:16]
    12/20: $0\gpio[31:0] [15:8]
    13/20: $0\gpio[31:0] [7:0]
    14/20: $0\writeEncoderR[0:0]
    15/20: $0\writeEncoderL[0:0]
    16/20: $0\gpio[31:0] [31:24]
    17/20: $0\clockO[31:0] [31:24]
    18/20: $0\leds[31:0] [31:24]
    19/20: $0\iomem_rdata[31:0]
    20/20: $0\iomem_ready[0:0]
Creating decoders for process `\hardware.$proc$hardware.v:60$2'.

9.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_rs1' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1359$2428'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_rs2' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1359$2428'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1359$2428'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_write' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1287$2411'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_wrdata' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1287$2411'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\clear_prefetched_high_word' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1273$2406'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1227$2383'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_0' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1227$2383'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_ascii_state' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1164$2371'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_opcode' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_ascii_instr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_imm' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rs1' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rs2' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rd' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\new_ascii_instr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:683$2103'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_add_sub' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_shl' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_shr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_eq' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_ltu' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_lts' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_wdata' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:384$2036'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_wstrb' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:384$2036'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_rdata_word' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:384$2036'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_wr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_rd' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_wait' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_ready' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
No latch inferred for signal `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.\irq' from process `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.$proc$picosoc.v:71$1162'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$spimemio.v:447$95'.
No latch inferred for signal `\hardware.\encoderDataR' from process `\hardware.$proc$hardware.v:105$32'.
No latch inferred for signal `\hardware.\encoderDataL' from process `\hardware.$proc$hardware.v:104$31'.

9.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trap' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6610' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6611' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\eoi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6612' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trace_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6613' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trace_data' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6614' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\count_cycle' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6615' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\count_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6616' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6617' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_next_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6618' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_op1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6619' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_op2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6620' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_out' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6621' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_sh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6622' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_delay' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6623' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_active' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6624' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_mask' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6625' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_pending' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6626' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\timer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6627' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wordsize' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6628' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_prefetch' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6629' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_rinst' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6630' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_rdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6631' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6632' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_trigger' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6633' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_trigger_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6634' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_pseudo_trigger' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6635' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6636' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs1val' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6637' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs2val' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6638' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs1val_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6639' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs2val_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6640' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpu_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6641' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6642' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_rinst' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6643' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_rdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6644' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6645' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_store' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6646' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_stalu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6647' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_branch' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6648' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_compr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6649' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_trace' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6650' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6651' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6652' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6653' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6654' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\current_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6655' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_timeout_counter' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6656' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_timeout' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6657' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\next_irq_pending' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6658' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\do_waitirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6659' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6660' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_0_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6661' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_wait' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6662' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_wait_2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
  created $dff cell `$procdff$6663' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\clear_prefetched_high_word_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1271$2405'.
  created $dff cell `$procdff$6664' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_insn' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6665' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lui' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6666' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_auipc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6667' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_jal' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6668' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_jalr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6669' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_beq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6670' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bne' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6671' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_blt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6672' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bge' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6673' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6674' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bgeu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6675' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6676' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6677' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6678' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lbu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lhu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_addi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slti' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sltiu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_xori' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_ori' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_andi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slli' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srli' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srai' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_add' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sub' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sll' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_xor' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srl' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sra' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_or' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_and' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdcycle' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdcycleh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdinstr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdinstrh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_ecall_ebreak' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_getq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_setq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_retirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_maskirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_waitirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_timer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_imm_uj' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\compressed_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lui_auipc_jal' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_slli_srli_srai' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sb_sh_sw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sll_srl_sra' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_slti_blt_slt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lbu_lhu_lw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_alu_reg_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_alu_reg_reg' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_compare' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_addr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_ascii_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_next' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_valid_insn' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_ascii_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_addr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wstrb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_secondword' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\prefetched_high_word' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_16bit_buffer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\next_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:413$2039'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_rdata_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:413$2039'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_firstword_reg' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:373$2031'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\last_mem_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:373$2031'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.\rdata' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:234$1922_ADDR' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:234$1922_DATA' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:234$1922_EN' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:235$1923_ADDR' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:235$1923_DATA' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:235$1923_EN' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:236$1924_ADDR' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:236$1924_DATA' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:236$1924_EN' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:237$1925_ADDR' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:237$1925_DATA' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `$paramod\picosoc_mem\WORDS=2048.$memwr$\mem$picosoc.v:237$1925_EN' using process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\clock.\counterI' using process `\clock.$proc$clock.v:16$1113'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\clock.\counterO' using process `\clock.$proc$clock.v:16$1113'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.\ram_ready' using process `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.$proc$picosoc.v:188$1195'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2235$1000'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2235$1000'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2235$1000'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:215$204_ADDR' using process `\picosoc_regs.$proc$picosoc.v:214$205'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:215$204_DATA' using process `\picosoc_regs.$proc$picosoc.v:214$205'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:215$204_EN' using process `\picosoc_regs.$proc$picosoc.v:214$205'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$simpleuart.v:109$150'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$simpleuart.v:109$150'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$simpleuart.v:109$150'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$simpleuart.v:109$150'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$simpleuart.v:66$141'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$simpleuart.v:66$141'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$simpleuart.v:66$141'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$simpleuart.v:66$141'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$simpleuart.v:66$141'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$simpleuart.v:55$139'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6827' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6828' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6829' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6830' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6831' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6832' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6833' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6834' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$spimemio.v:535$119'.
  created $dff cell `$procdff$6835' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$spimemio.v:436$86'.
  created $dff cell `$procdff$6836' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$spimemio.v:436$86'.
  created $dff cell `$procdff$6837' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6838' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6839' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6840' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6841' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6842' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6843' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6844' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6845' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6846' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6847' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6848' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6849' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6850' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6851' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$spimemio.v:207$65'.
  created $dff cell `$procdff$6852' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$spimemio.v:151$47'.
  created $dff cell `$procdff$6853' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$spimemio.v:151$47'.
  created $dff cell `$procdff$6854' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$spimemio.v:151$47'.
  created $dff cell `$procdff$6855' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$spimemio.v:151$47'.
  created $dff cell `$procdff$6856' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6857' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6858' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6859' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6860' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6861' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6862' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6863' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6864' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6865' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$spimemio.v:99$43'.
  created $dff cell `$procdff$6866' with positive edge clock.
Creating register for signal `\hardware.\iomem_ready' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6867' with positive edge clock.
Creating register for signal `\hardware.\iomem_rdata' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6868' with positive edge clock.
Creating register for signal `\hardware.\clockO' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6869' with positive edge clock.
Creating register for signal `\hardware.\gpio' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6870' with positive edge clock.
Creating register for signal `\hardware.\leds' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6871' with positive edge clock.
Creating register for signal `\hardware.\writeEncoderL' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6872' with positive edge clock.
Creating register for signal `\hardware.\writeEncoderR' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6873' with positive edge clock.
Creating register for signal `\hardware.\pinTest' using process `\hardware.$proc$hardware.v:111$5'.
  created $dff cell `$procdff$6874' with positive edge clock.
Creating register for signal `\hardware.\reset_cnt' using process `\hardware.$proc$hardware.v:60$2'.
  created $dff cell `$procdff$6875' with positive edge clock.

9.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 60 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1374$2442'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1359$2428'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1287$2411'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1287$2411'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1273$2406'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1273$2406'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1271$2405'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1227$2383'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1227$2383'.
Found and cleaned up 8 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1164$2371'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1164$2371'.
Found and cleaned up 22 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:839$2110'.
Found and cleaned up 3 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:790$2108'.
Found and cleaned up 5 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:759$2104'.
Found and cleaned up 47 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:683$2103'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:683$2103'.
Found and cleaned up 16 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:548$2079'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:1217$2628'.
Found and cleaned up 19 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:413$2039'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:413$2039'.
Found and cleaned up 3 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:384$2036'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:384$2036'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:373$2031'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:373$2031'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$picorv32.v:308$1957'.
Found and cleaned up 4 empty switches in `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
Removing empty process `$paramod\picosoc_mem\WORDS=2048.$proc$picosoc.v:232$1926'.
Removing empty process `clock.$proc$clock.v:12$1118'.
Removing empty process `clock.$proc$clock.v:10$1117'.
Found and cleaned up 1 empty switch in `\clock.$proc$clock.v:16$1113'.
Removing empty process `clock.$proc$clock.v:16$1113'.
Removing empty process `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.$proc$picosoc.v:188$1195'.
Removing empty process `$paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.$proc$picosoc.v:71$1162'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
Removing empty process `picorv32_pcpi_div.$proc$picorv32.v:2392$1051'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
Removing empty process `picorv32_pcpi_div.$proc$picorv32.v:2366$1041'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$picorv32.v:2235$1000'.
Removing empty process `picorv32_pcpi_mul.$proc$picorv32.v:2235$1000'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
Removing empty process `picorv32_pcpi_mul.$proc$picorv32.v:2201$995'.
Removing empty process `picorv32_pcpi_mul.$proc$picorv32.v:2177$957'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
Removing empty process `picorv32_pcpi_mul.$proc$picorv32.v:2149$951'.
Found and cleaned up 1 empty switch in `\picosoc_regs.$proc$picosoc.v:214$205'.
Removing empty process `picosoc_regs.$proc$picosoc.v:214$205'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$simpleuart.v:109$150'.
Removing empty process `simpleuart.$proc$simpleuart.v:109$150'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$simpleuart.v:66$141'.
Removing empty process `simpleuart.$proc$simpleuart.v:66$141'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$simpleuart.v:55$139'.
Removing empty process `simpleuart.$proc$simpleuart.v:55$139'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$spimemio.v:535$119'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:535$119'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$spimemio.v:447$95'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:447$95'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:436$86'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$spimemio.v:207$65'.
Removing empty process `spimemio.$proc$spimemio.v:207$65'.
Removing empty process `spimemio.$proc$spimemio.v:151$47'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$spimemio.v:99$43'.
Removing empty process `spimemio.$proc$spimemio.v:99$43'.
Removing empty process `hardware.$proc$hardware.v:108$33'.
Removing empty process `hardware.$proc$hardware.v:105$32'.
Removing empty process `hardware.$proc$hardware.v:104$31'.
Removing empty process `hardware.$proc$hardware.v:101$30'.
Removing empty process `hardware.$proc$hardware.v:100$29'.
Removing empty process `hardware.$proc$hardware.v:96$28'.
Removing empty process `hardware.$proc$hardware.v:57$27'.
Found and cleaned up 22 empty switches in `\hardware.$proc$hardware.v:111$5'.
Removing empty process `hardware.$proc$hardware.v:111$5'.
Removing empty process `hardware.$proc$hardware.v:60$2'.
Cleaned up 291 empty switches.

9.4. Executing FLATTEN pass (flatten design).
Using template clock for cells of type clock.
Using template $paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696 for cells of type $paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.
Using template $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32 for cells of type $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Using template $paramod\picosoc_mem\WORDS=2048 for cells of type $paramod\picosoc_mem\WORDS=2048.
Using template simpleuart for cells of type simpleuart.
Using template spimemio for cells of type spimemio.
Using template picorv32_pcpi_div for cells of type picorv32_pcpi_div.
Using template picorv32_pcpi_mul for cells of type picorv32_pcpi_mul.
Using template picosoc_regs for cells of type picosoc_regs.
Using template spimemio_xfer for cells of type spimemio_xfer.
<suppressed ~10 debug messages>
No more expansions possible.
Deleting now unused module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Deleting now unused module $paramod\picosoc_mem\WORDS=2048.
Deleting now unused module clock.
Deleting now unused module $paramod\picosoc\MEM_WORDS=2048\PROGADDR_RESET=327680\PROGADDR_IRQ=327696.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module picosoc_regs.
Deleting now unused module simpleuart.
Deleting now unused module spimemio_xfer.
Deleting now unused module spimemio.

9.5. Executing TRIBUF pass.

9.6. Executing DEMINOUT pass (demote inout ports to input or output).

9.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~697 debug messages>

9.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 308 unused cells and 2268 unused wires.
<suppressed ~377 debug messages>

9.9. Executing CHECK pass (checking for obvious problems).
checking module hardware..
found and reported 0 problems.

9.10. Executing OPT pass (performing simple optimizations).

9.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~1671 debug messages>
Removed a total of 557 cells.

9.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\soc.cpu.$procmux$4601: { \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [6:2] } -> { 1'0 \soc.cpu.mem_rdata_latched [6:2] }
      Replacing known input bits on port A of cell $techmap\soc.cpu.pcpi_mul.$procmux$5620: \soc.cpu.pcpi_mul.mul_waiting -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2643.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2653.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2655.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2661.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2668.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2670.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2676.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2692.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2698.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2701.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2714.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2721.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2724.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2737.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2749.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2752.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2761.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2764.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2772.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2774.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2777.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$2791.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2793.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2795.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2798.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2811.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2813.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2816.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2828.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2831.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2838.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2840.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2843.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$2866.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2868.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2870.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2873.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2895.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2897.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2900.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2919.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2921.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2924.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2943.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2945.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2948.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2969.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2972.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2986.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$2989.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2991.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2993.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$2996.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3006.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3011.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3014.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3037.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$3040.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3042.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3044.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3047.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3059.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3062.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3105.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3118.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3131.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3171.
    dead port 2/11 on $pmux $techmap\soc.cpu.$procmux$3414.
    dead port 1/4 on $pmux $techmap\soc.cpu.$procmux$3689.
    dead port 1/3 on $pmux $techmap\soc.cpu.$procmux$3704.
    dead port 2/12 on $pmux $techmap\soc.cpu.$procmux$3708.
    dead port 1/4 on $pmux $techmap\soc.cpu.$procmux$3892.
    dead port 1/3 on $pmux $techmap\soc.cpu.$procmux$3904.
    dead port 2/12 on $pmux $techmap\soc.cpu.$procmux$3908.
    dead port 2/11 on $pmux $techmap\soc.cpu.$procmux$4093.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$4284.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$4293.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$5430.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$5437.
    dead port 3/4 on $pmux $techmap\soc.cpu.$procmux$5463.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5914.
    dead port 1/4 on $pmux $techmap\soc.spimemio.xfer.$procmux$5916.
    dead port 2/4 on $pmux $techmap\soc.spimemio.xfer.$procmux$5916.
    dead port 3/4 on $pmux $techmap\soc.spimemio.xfer.$procmux$5916.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5920.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5927.
    dead port 1/4 on $pmux $techmap\soc.spimemio.xfer.$procmux$5929.
    dead port 2/4 on $pmux $techmap\soc.spimemio.xfer.$procmux$5929.
    dead port 3/4 on $pmux $techmap\soc.spimemio.xfer.$procmux$5929.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5933.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5953.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5955.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5964.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5966.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5988.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$5990.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6000.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6002.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6012.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6022.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6032.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6042.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6052.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6062.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6070.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6078.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6086.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6094.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6104.
    dead port 2/2 on $mux $techmap\soc.spimemio.xfer.$procmux$6114.
Removed 110 multiplexer ports.
<suppressed ~305 debug messages>

9.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $techmap\soc.spimemio.xfer.$reduce_or$spimemio.v:491$104: { \soc.spimemio.xfer.count [0] \soc.spimemio.xfer.count [1] \soc.spimemio.xfer.count [2] \soc.spimemio.xfer.count [3] }
    New input vector for $reduce_or cell $techmap\soc.spimemio.xfer.$reduce_or$spimemio.v:471$97: { \soc.spimemio.xfer.count [0] \soc.spimemio.xfer.count [1] \soc.spimemio.xfer.count [2] \soc.spimemio.xfer.count [3] }
    New input vector for $reduce_or cell $techmap\soc.cpu.pcpi_mul.$reduce_or$picorv32.v:2143$947: { \soc.cpu.pcpi_mul.instr_mulhsu \soc.cpu.pcpi_mul.instr_mulh }
    New input vector for $reduce_or cell $techmap\soc.cpu.pcpi_mul.$reduce_or$picorv32.v:2142$946: { \soc.cpu.pcpi_mul.instr_mulhu \soc.cpu.pcpi_mul.instr_mulhsu \soc.cpu.pcpi_mul.instr_mulh }
    New input vector for $reduce_or cell $techmap\soc.cpu.pcpi_mul.$reduce_or$picorv32.v:2141$945: { \soc.cpu.pcpi_mul.instr_mulhu \soc.cpu.pcpi_mul.instr_mulhsu \soc.cpu.pcpi_mul.instr_mulh \soc.cpu.pcpi_mul.instr_mul }
    New input vector for $reduce_or cell $techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066: { \soc.cpu.reg_op2 [0] \soc.cpu.reg_op2 [1] \soc.cpu.reg_op2 [2] \soc.cpu.reg_op2 [3] \soc.cpu.reg_op2 [4] \soc.cpu.reg_op2 [5] \soc.cpu.reg_op2 [6] \soc.cpu.reg_op2 [7] \soc.cpu.reg_op2 [8] \soc.cpu.reg_op2 [9] \soc.cpu.reg_op2 [10] \soc.cpu.reg_op2 [11] \soc.cpu.reg_op2 [12] \soc.cpu.reg_op2 [13] \soc.cpu.reg_op2 [14] \soc.cpu.reg_op2 [15] \soc.cpu.reg_op2 [16] \soc.cpu.reg_op2 [17] \soc.cpu.reg_op2 [18] \soc.cpu.reg_op2 [19] \soc.cpu.reg_op2 [20] \soc.cpu.reg_op2 [21] \soc.cpu.reg_op2 [22] \soc.cpu.reg_op2 [23] \soc.cpu.reg_op2 [24] \soc.cpu.reg_op2 [25] \soc.cpu.reg_op2 [26] \soc.cpu.reg_op2 [27] \soc.cpu.reg_op2 [28] \soc.cpu.reg_op2 [29] \soc.cpu.reg_op2 [30] \soc.cpu.reg_op2 [31] }
    New input vector for $reduce_or cell $techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2361$1038: { \soc.cpu.pcpi_div.instr_remu \soc.cpu.pcpi_div.instr_rem \soc.cpu.pcpi_div.instr_divu \soc.cpu.pcpi_div.instr_div }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:887$2148: { \soc.cpu.mem_rdata_latched [5] \soc.cpu.mem_rdata_latched [6] \soc.cpu.mem_rdata_latched [7] \soc.cpu.mem_rdata_latched [8] \soc.cpu.mem_rdata_latched [9] \soc.cpu.mem_rdata_latched [10] \soc.cpu.mem_rdata_latched [11] \soc.cpu.mem_rdata_latched [12] }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:845$2116: { \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu \soc.cpu.instr_sltu \soc.cpu.instr_slt \soc.cpu.instr_sltiu \soc.cpu.instr_slti }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:844$2115: { \soc.cpu.instr_lhu \soc.cpu.instr_lbu \soc.cpu.instr_lw }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:843$2114: { \soc.cpu.instr_sltu \soc.cpu.instr_sltiu \soc.cpu.instr_bltu }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:842$2113: { \soc.cpu.instr_slt \soc.cpu.instr_slti \soc.cpu.instr_blt }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:841$2112: { \soc.cpu.instr_sub \soc.cpu.instr_add \soc.cpu.instr_addi \soc.cpu.instr_jalr \soc.cpu.instr_jal \soc.cpu.instr_auipc \soc.cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:840$2111: { \soc.cpu.instr_jal \soc.cpu.instr_auipc \soc.cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:670$2102: { \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:359$1986: { \soc.cpu.mem_state [0] \soc.cpu.mem_state [1] }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:312$1965: { \soc.cpu.pcpi_div.pcpi_ready \soc.cpu.pcpi_mul.pcpi_ready }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:311$1961: { \soc.cpu.pcpi_div.pcpi_wait \soc.cpu.pcpi_mul.pcpi_wait }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490: { $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [0] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [1] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [2] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [3] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [4] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [5] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [6] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [7] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [8] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [9] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [10] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [11] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [12] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [13] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [14] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [15] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [16] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [17] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [18] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [19] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [20] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [21] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [22] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [23] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [24] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [25] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [26] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [27] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [28] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [29] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [30] $techmap\soc.cpu.$and$picorv32.v:1307$2422_Y [31] }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:1105$2369: { \soc.cpu.is_alu_reg_imm \soc.cpu.is_lb_lh_lw_lbu_lhu \soc.cpu.instr_jalr }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:1103$2367: { \soc.cpu.instr_auipc \soc.cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\soc.cpu.$reduce_or$picorv32.v:1088$2353: { $techmap\soc.cpu.$eq$picorv32.v:1040$2223_Y $techmap\soc.cpu.$eq$picorv32.v:1030$2207_Y $techmap\soc.cpu.$eq$picorv32.v:1026$2201_Y $techmap\soc.cpu.$eq$picorv32.v:1025$2199_Y $techmap\soc.cpu.$eq$picorv32.v:1023$2195_Y $techmap\soc.cpu.$eq$picorv32.v:1021$2191_Y }
    New input vector for $reduce_or cell $techmap\soc.cpu.$procmux$3415_ANY: { \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_slli_srli_srai }
    New input vector for $reduce_and cell $techmap\soc.cpu.$reduce_and$picorv32.v:593$2095: { \soc.cpu.mem_rdata [0] \soc.cpu.mem_rdata [1] }
    New input vector for $reduce_and cell $techmap\soc.cpu.$reduce_and$picorv32.v:360$1996: { \soc.cpu.mem_rdata_latched [0] \soc.cpu.mem_rdata_latched [1] }
    New input vector for $reduce_and cell $techmap\soc.cpu.$reduce_and$picorv32.v:359$1991: { \soc.cpu.mem_state [0] \soc.cpu.mem_state [1] }
    New input vector for $reduce_and cell $reduce_and$hardware.v:58$1: { \reset_cnt [0] \reset_cnt [1] \reset_cnt [2] \reset_cnt [3] \reset_cnt [4] \reset_cnt [5] }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$2704: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $auto$opt_reduce.cc:132:opt_mux$6877 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$2727: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $auto$opt_reduce.cc:132:opt_mux$6879 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3095: { $techmap\soc.cpu.$procmux$2684_CMP $auto$opt_reduce.cc:132:opt_mux$6881 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3108: { $auto$opt_reduce.cc:132:opt_mux$6883 $techmap\soc.cpu.$procmux$2683_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3121: { $techmap\soc.cpu.$procmux$2686_CMP $auto$opt_reduce.cc:132:opt_mux$6885 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3371: { \soc.cpu.instr_trap \soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:132:opt_mux$6887 \soc.cpu.instr_retirq \soc.cpu.instr_maskirq \soc.cpu.instr_timer }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3414: $auto$opt_reduce.cc:132:opt_mux$6889
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3598: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2686_CMP $auto$opt_reduce.cc:132:opt_mux$6891 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3621: { \soc.cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6893 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3708: { \soc.cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6897 $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y $auto$opt_reduce.cc:132:opt_mux$6895 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3882: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2685_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3908: { \soc.cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6901 $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y $auto$opt_reduce.cc:132:opt_mux$6899 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4093: { \soc.cpu.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6903 $techmap\soc.cpu.$procmux$3415_CTRL }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4143: { \soc.cpu.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6905 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4279: $auto$opt_reduce.cc:132:opt_mux$6907
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4363: { $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6909 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4378: $auto$opt_reduce.cc:132:opt_mux$6911
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4446: { $techmap\soc.cpu.$procmux$4443_CMP $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6913 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4464: { $techmap\soc.cpu.$procmux$4443_CMP $auto$opt_reduce.cc:132:opt_mux$6915 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4512: { $auto$opt_reduce.cc:132:opt_mux$6917 $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4372_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4533: $auto$opt_reduce.cc:132:opt_mux$6919
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4654: { $techmap\soc.cpu.$procmux$4662_CMP $auto$opt_reduce.cc:132:opt_mux$6921 $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4372_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4666: $auto$opt_reduce.cc:132:opt_mux$6923
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4822: $auto$opt_reduce.cc:132:opt_mux$6925
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5209: { $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6927 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5224: { $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6929 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5242: $auto$opt_reduce.cc:132:opt_mux$6931
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5255: $auto$opt_reduce.cc:132:opt_mux$6933
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5280: { $auto$opt_reduce.cc:132:opt_mux$6935 $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4372_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5315: { $techmap\soc.cpu.$procmux$4443_CMP $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6937 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5330: { $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6939 $techmap\soc.cpu.$procmux$4364_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5357: { $techmap\soc.cpu.$procmux$4443_CMP $auto$opt_reduce.cc:132:opt_mux$6941 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5370: $auto$opt_reduce.cc:132:opt_mux$6943
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5396: { $auto$opt_reduce.cc:132:opt_mux$6947 $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4372_CMP $auto$opt_reduce.cc:132:opt_mux$6945 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5415: { $techmap\soc.cpu.$procmux$4443_CMP $auto$opt_reduce.cc:132:opt_mux$6949 }
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.cpuregs.$procmux$5686:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208
      New ports: A=1'0, B=1'1, Y=$techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0]
      New connections: $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [31:1] = { $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] $techmap\soc.cpu.cpuregs.$0$memwr$\regs$picosoc.v:215$204_EN[31:0]$208 [0] }
    Consolidated identical input bits for $mux cell $techmap\soc.memory.$procmux$5471:
      Old ports: A=0, B=255, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929
      New ports: A=1'0, B=1'1, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0]
      New connections: $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [31:1] = { 24'000000000000000000000000 $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929 [0] }
    Consolidated identical input bits for $mux cell $techmap\soc.memory.$procmux$5477:
      Old ports: A=0, B=65280, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932
      New ports: A=1'0, B=1'1, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8]
      New connections: { $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [31:9] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [7:0] } = { 16'0000000000000000 $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\soc.memory.$procmux$5483:
      Old ports: A=0, B=16711680, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935
      New ports: A=1'0, B=1'1, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16]
      New connections: { $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [31:17] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [15:0] } = { 8'00000000 $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\soc.memory.$procmux$5489:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938
      New ports: A=1'0, B=1'1, Y=$techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24]
      New connections: { $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [31:25] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [23:0] } = { $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] $techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_EN[31:0]$1938 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $techmap\soc.simpleuart.$procmux$5766: $auto$opt_reduce.cc:132:opt_mux$6951
    New ctrl vector for $pmux cell $techmap\soc.spimemio.$procmux$6373: { $techmap\soc.spimemio.$procmux$6216_CMP $auto$opt_reduce.cc:132:opt_mux$6953 $techmap\soc.spimemio.$procmux$6202_CMP $techmap\soc.spimemio.$procmux$6199_CMP $techmap\soc.spimemio.$procmux$6196_CMP $techmap\soc.spimemio.$procmux$6193_CMP }
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$5903: $auto$opt_reduce.cc:132:opt_mux$6955
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6048: { $techmap\soc.spimemio.xfer.$procmux$5906_CMP $auto$opt_reduce.cc:132:opt_mux$6957 }
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6058: { $techmap\soc.spimemio.xfer.$procmux$5906_CMP $auto$opt_reduce.cc:132:opt_mux$6959 }
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6067: $auto$opt_reduce.cc:132:opt_mux$6961
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6075: $auto$opt_reduce.cc:132:opt_mux$6963
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6083: $auto$opt_reduce.cc:132:opt_mux$6965
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6091: $auto$opt_reduce.cc:132:opt_mux$6967
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$2682: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $auto$opt_reduce.cc:132:opt_mux$6969 }
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6100: { $techmap\soc.spimemio.xfer.$procmux$5906_CMP $auto$opt_reduce.cc:132:opt_mux$6971 }
    New ctrl vector for $pmux cell $techmap\soc.spimemio.xfer.$procmux$6110: { $techmap\soc.spimemio.xfer.$procmux$5906_CMP $auto$opt_reduce.cc:132:opt_mux$6973 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6880: { $techmap\soc.cpu.$procmux$2690_CMP $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2686_CMP $techmap\soc.cpu.$procmux$2685_CMP $techmap\soc.cpu.$procmux$2683_CMP $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6882: { $techmap\soc.cpu.$procmux$2690_CMP $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2686_CMP $techmap\soc.cpu.$procmux$2685_CMP $techmap\soc.cpu.$procmux$2684_CMP $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6884: { $techmap\soc.cpu.$procmux$2690_CMP $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2685_CMP $techmap\soc.cpu.$procmux$2684_CMP $techmap\soc.cpu.$procmux$2683_CMP $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6886: { \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6888: { \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_slli_srli_srai $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle \soc.cpu.is_lui_auipc_jal \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6892: { \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6894: { \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_slli_srli_srai \soc.cpu.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6896: { \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6898: { \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_slli_srli_srai \soc.cpu.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6900: { \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6902: { $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6904: { \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6906: { $techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y \soc.cpu.latched_branch \soc.cpu.irq_state [0] \soc.cpu.irq_state [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6924: { $techmap\soc.cpu.$procmux$4823_CMP $techmap\soc.cpu.$procmux$4662_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6928: { $techmap\soc.cpu.$procmux$4461_CMP $techmap\soc.cpu.$procmux$4443_CMP $techmap\soc.cpu.$procmux$4380_CMP $techmap\soc.cpu.$procmux$4365_CMP $techmap\soc.cpu.$procmux$4364_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6888: { $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_slli_srli_srai \soc.cpu.is_lui_auipc_jal \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6892: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6896: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6900: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6902: { $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6904: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_setq \soc.cpu.instr_getq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
  Optimizing cells in module \hardware.
Performed a total of 100 changes.

9.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

9.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \clockO = 0 to constant driver in module hardware.
Promoting init spec \writeEncoderL = 1'0 to constant driver in module hardware.
Promoting init spec \writeEncoderR = 1'0 to constant driver in module hardware.
Promoted 3 init specs to constant drivers.

9.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 729 unused wires.
<suppressed ~1 debug messages>

9.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.10.9. Rerunning OPT passes. (Maybe there is more to do..)

9.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\soc.cpu.$procmux$5468: { \soc.cpu.pcpi_mul.pcpi_wr \soc.cpu.pcpi_div.pcpi_wr } -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

9.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$2704: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $auto$opt_reduce.cc:132:opt_mux$6975 $auto$opt_reduce.cc:132:opt_mux$6877 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3222: $auto$opt_reduce.cc:132:opt_mux$6977
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3239: { $techmap\soc.cpu.$procmux$2686_CMP $auto$opt_reduce.cc:132:opt_mux$6979 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3667: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2686_CMP $techmap\soc.cpu.$procmux$2685_CMP $auto$opt_reduce.cc:132:opt_mux$6981 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4252: $auto$opt_reduce.cc:132:opt_mux$6983
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4548: $auto$opt_reduce.cc:132:opt_mux$6985
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5253: { $techmap\soc.cpu.$procmux$4377_CMP $auto$opt_reduce.cc:132:opt_mux$6987 }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$5468: $auto$opt_reduce.cc:132:opt_mux$6989
    New ctrl vector for $pmux cell $techmap\soc.spimemio.$procmux$6178: $auto$opt_reduce.cc:132:opt_mux$6991
    New ctrl vector for $pmux cell $techmap\soc.spimemio.$procmux$6280: { $techmap\soc.spimemio.$procmux$6216_CMP $auto$opt_reduce.cc:132:opt_mux$6993 $techmap\soc.spimemio.$procmux$6193_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6984: { $techmap\soc.cpu.$procmux$4445_CMP $techmap\soc.cpu.$procmux$4381_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6986: { $techmap\soc.cpu.$procmux$4445_CMP $techmap\soc.cpu.$procmux$4381_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6988: { \soc.cpu.pcpi_div.pcpi_wr \soc.cpu.pcpi_mul.pcpi_wr }
  Optimizing cells in module \hardware.
Performed a total of 13 changes.

9.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

9.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

9.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.10.16. Rerunning OPT passes. (Maybe there is more to do..)

9.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

9.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

9.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

9.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.10.23. Rerunning OPT passes. (Maybe there is more to do..)

9.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$5468.
Removed 1 multiplexer ports.
<suppressed ~312 debug messages>

9.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

9.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

9.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

9.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.10.30. Rerunning OPT passes. (Maybe there is more to do..)

9.10.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

9.10.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

9.10.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

9.10.34. Executing OPT_RMDFF pass (remove dff with constant values).

9.10.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.10.37. Finished OPT passes. (There is nothing left to do.)

9.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 11 address bits (of 22) from memory read port hardware.$techmap\soc.memory.$memrd$\mem$picosoc.v:233$1939 (soc.memory.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:234$1940 (soc.memory.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:235$1941 (soc.memory.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:236$1942 (soc.memory.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:237$1943 (soc.memory.mem).
Removed top 5 bits (of 6) from port B of cell hardware.$add$hardware.v:61$4 ($add).
Removed top 6 bits (of 24) from port B of cell hardware.$eq$hardware.v:122$9 ($eq).
Removed top 6 bits (of 24) from port B of cell hardware.$eq$hardware.v:131$13 ($eq).
Removed top 6 bits (of 24) from port B of cell hardware.$eq$hardware.v:141$17 ($eq).
Removed top 6 bits (of 24) from port B of cell hardware.$eq$hardware.v:150$21 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$eq$hardware.v:162$25 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\clock.$add$clock.v:21$1116 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\clock.$add$clock.v:17$1114 ($add).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\clock.$eq$clock.v:18$1115 ($eq).
Removed top 18 bits (of 32) from port B of cell hardware.$techmap\soc.$lt$picosoc.v:189$1198 ($lt).
Removed top 6 bits (of 32) from port B of cell hardware.$techmap\soc.$lt$picosoc.v:142$1188 ($lt).
Removed top 18 bits (of 32) from port B of cell hardware.$techmap\soc.$ge$picosoc.v:142$1186 ($ge).
Removed top 6 bits (of 32) from port B of cell hardware.$techmap\soc.$eq$picosoc.v:105$1169 ($eq).
Removed top 6 bits (of 32) from port B of cell hardware.$techmap\soc.$eq$picosoc.v:102$1167 ($eq).
Removed top 6 bits (of 32) from port B of cell hardware.$techmap\soc.$eq$picosoc.v:99$1165 ($eq).
Removed top 7 bits (of 8) from port B of cell hardware.$techmap\soc.$gt$picosoc.v:94$1163 ($gt).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$procmux$5434 ($pmux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$procmux$5428_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$procmux$5425 ($pmux).
Removed top 2 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$5409 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$procmux$5094_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$procmux$4662_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$4658 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$4640 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$4637 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$4629 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$4601 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\soc.cpu.$procmux$4596 ($mux).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$procmux$4461_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell hardware.$techmap\soc.cpu.$procmux$4438 ($mux).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$procmux$4380_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$procmux$4377_CMP0 ($eq).
Removed cell hardware.$techmap\soc.cpu.$procmux$4296 ($mux).
Removed top 4 bits (of 8) from mux cell hardware.$techmap\soc.cpu.$procmux$3704 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3427 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3414 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3408 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3395 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3392 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3390 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3364 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3362 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3354 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3349 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3347 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3079 ($mux).
Removed cell hardware.$techmap\soc.cpu.$procmux$3076 ($mux).
Removed top 2 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$procmux$2688_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$procmux$2687_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$procmux$2686_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$procmux$2685_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$procmux$2684_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$procmux$2683_CMP0 ($eq).
Removed top 1 bits (of 33) from port Y of cell hardware.$techmap\soc.cpu.$sshr$picorv32.v:1223$2638 ($sshr).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1901$2605 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1828$2580 ($sub).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1828$2580 ($sub).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1820$2573 ($sub).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1820$2573 ($sub).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$ge$picorv32.v:1813$2565 ($ge).
Removed top 26 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$or$picorv32.v:1641$2525 ($or).
Removed top 26 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$or$picorv32.v:1641$2525 ($or).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$add$picorv32.v:1542$2507 ($add).
Removed top 29 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$ternary$picorv32.v:1530$2503 ($mux).
Removed top 26 bits (of 32) from port A of cell hardware.$techmap\soc.cpu.$or$picorv32.v:1522$2498 ($or).
Removed top 26 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$or$picorv32.v:1522$2498 ($or).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1519$2495 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1415$2455 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$add$picorv32.v:1405$2449 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1398$2447 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$sub$picorv32.v:1398$2447 ($sub).
Removed top 29 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$ternary$picorv32.v:1295$2413 ($mux).
Removed top 1 bits (of 8) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1291$2412 ($eq).
Removed top 4 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1073$2332 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1072$2328 ($eq).
Removed top 6 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1071$2323 ($eq).
Removed top 3 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1070$2317 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1047$2241 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1040$2223 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1030$2207 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:1022$2193 ($eq).
Removed top 28 bits (of 32) from port A of cell hardware.$techmap\soc.cpu.$add$picorv32.v:893$2150 ($add).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$add$picorv32.v:893$2150 ($add).
Removed top 28 bits (of 32) from port A of cell hardware.$techmap\soc.cpu.$add$picorv32.v:889$2149 ($add).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.$add$picorv32.v:889$2149 ($add).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:859$2136 ($eq).
Removed top 2 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:858$2135 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:857$2134 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:856$2133 ($eq).
Removed top 4 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:853$2129 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:852$2125 ($eq).
Removed top 3 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:852$2124 ($eq).
Removed top 2 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:849$2119 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:848$2118 ($eq).
Removed top 30 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$ternary$picorv32.v:600$2099 ($mux).
Removed top 1 bits (of 7) from mux cell hardware.$techmap\soc.cpu.$ternary$picorv32.v:474$2055 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:471$2051 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:469$2049 ($eq).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:461$2047 ($eq).
Removed top 3 bits (of 5) from port B of cell hardware.$techmap\soc.cpu.$eq$picorv32.v:448$2045 ($eq).
Removed top 3 bits (of 4) from port A of cell hardware.$techmap\soc.cpu.$shl$picorv32.v:402$2038 ($shl).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$ternary$picorv32.v:371$2030 ($mux).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\soc.cpu.$ternary$picorv32.v:371$2028 ($mux).
Removed top 7 bits (of 32) from FF cell hardware.$techmap\soc.memory.$procdff$6774 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\soc.memory.$procdff$6772 ($dff).
Removed top 8 bits (of 32) from FF cell hardware.$techmap\soc.memory.$procdff$6771 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\soc.memory.$procdff$6769 ($dff).
Removed top 16 bits (of 32) from FF cell hardware.$techmap\soc.memory.$procdff$6768 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\soc.memory.$procdff$6766 ($dff).
Removed top 24 bits (of 32) from FF cell hardware.$techmap\soc.memory.$procdff$6765 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\soc.memory.$procdff$6763 ($dff).
Removed cell hardware.$techmap\soc.memory.$procmux$5493 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5491 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5487 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5485 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5481 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5479 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5475 ($mux).
Removed cell hardware.$techmap\soc.memory.$procmux$5473 ($mux).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\soc.simpleuart.$procmux$5740_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.simpleuart.$sub$simpleuart.v:132$160 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\soc.simpleuart.$sub$simpleuart.v:132$160 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.simpleuart.$add$simpleuart.v:112$152 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.simpleuart.$add$simpleuart.v:99$149 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\soc.simpleuart.$add$simpleuart.v:99$149 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.simpleuart.$add$simpleuart.v:74$143 ($add).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6407_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell hardware.$techmap\soc.spimemio.$procmux$6233 ($mux).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6225_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6219_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6216_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6211_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6208_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6182_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$procmux$6179_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell hardware.$techmap\soc.spimemio.$ternary$spimemio.v:316$83 ($mux).
Removed top 31 bits (of 32) from mux cell hardware.$techmap\soc.spimemio.$ternary$spimemio.v:310$82 ($mux).
Removed top 8 bits (of 32) from mux cell hardware.$techmap\soc.spimemio.$ternary$spimemio.v:226$78 ($mux).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\soc.spimemio.$add$spimemio.v:226$76 ($add).
Removed top 7 bits (of 32) from port Y of cell hardware.$techmap\soc.spimemio.$add$spimemio.v:226$76 ($add).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$eq$spimemio.v:224$74 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$eq$spimemio.v:223$72 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$eq$spimemio.v:222$70 ($eq).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.$eq$spimemio.v:221$68 ($eq).
Removed top 7 bits (of 32) from port B of cell hardware.$techmap\soc.spimemio.$ne$spimemio.v:72$40 ($ne).
Removed cell hardware.$techmap\soc.cpu.pcpi_div.$procmux$5509 ($mux).
Removed cell hardware.$techmap\soc.cpu.pcpi_div.$procmux$5506 ($mux).
Removed cell hardware.$techmap\soc.cpu.pcpi_div.$procmux$5503 ($mux).
Removed top 31 bits (of 63) from port Y of cell hardware.$techmap\soc.cpu.pcpi_div.$sub$picorv32.v:2427$1078 ($sub).
Removed top 31 bits (of 63) from port B of cell hardware.$techmap\soc.cpu.pcpi_div.$sub$picorv32.v:2427$1078 ($sub).
Removed top 31 bits (of 63) from mux cell hardware.$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2403$1062 ($mux).
Removed top 31 bits (of 63) from port A of cell hardware.$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2403$1060 ($neg).
Removed top 31 bits (of 63) from port Y of cell hardware.$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2403$1060 ($neg).
Removed top 6 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.pcpi_div.$eq$picorv32.v:2372$1047 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\soc.cpu.pcpi_div.$eq$picorv32.v:2372$1045 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.pcpi_mul.$procmux$5676_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.pcpi_mul.$procmux$5670_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\soc.cpu.pcpi_mul.$procmux$5665_CMP0 ($eq).
Removed top 3 bits (of 64) from mux cell hardware.$techmap\soc.cpu.pcpi_mul.$procmux$5635 ($mux).
Removed top 32 bits (of 64) from mux cell hardware.$techmap\soc.cpu.pcpi_mul.$ternary$picorv32.v:2241$1003 ($mux).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\soc.cpu.pcpi_mul.$sub$picorv32.v:2227$999 ($sub).
Removed top 25 bits (of 32) from port Y of cell hardware.$techmap\soc.cpu.pcpi_mul.$sub$picorv32.v:2227$999 ($sub).
Removed top 26 bits (of 32) from mux cell hardware.$techmap\soc.cpu.pcpi_mul.$ternary$picorv32.v:2219$997 ($mux).
Removed top 1 bits (of 5) from port Y of cell hardware.$techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$991 ($add).
Removed top 1 bits (of 5) from port A of cell hardware.$techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$991 ($add).
Removed top 1 bits (of 5) from port Y of cell hardware.$techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$990 ($add).
Removed top 31 bits (of 32) from FF cell hardware.$techmap\soc.cpu.cpuregs.$procdff$6811 ($dff).
Removed cell hardware.$techmap\soc.cpu.cpuregs.$procmux$5690 ($mux).
Removed cell hardware.$techmap\soc.cpu.cpuregs.$procmux$5688 ($mux).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5978 ($mux).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5976 ($mux).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5944 ($mux).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5942 ($mux).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5907 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\soc.spimemio.xfer.$procmux$5905_CMP0 ($eq).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5903 ($mux).
Removed cell hardware.$techmap\soc.spimemio.xfer.$procmux$5901 ($mux).
Removed top 28 bits (of 32) from mux cell hardware.$techmap\soc.spimemio.xfer.$ternary$spimemio.v:567$134 ($mux).
Removed top 31 bits (of 32) from mux cell hardware.$techmap\soc.spimemio.xfer.$ternary$spimemio.v:551$122 ($mux).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117 ($sub).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.xfer.$sub$spimemio.v:491$105 ($sub).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98 ($sub).
Removed top 7 bits (of 24) from FF cell hardware.$techmap\soc.memory.$procdff$6771 ($dff).
Removed top 7 bits (of 16) from FF cell hardware.$techmap\soc.memory.$procdff$6768 ($dff).
Removed top 7 bits (of 8) from FF cell hardware.$techmap\soc.memory.$procdff$6765 ($dff).
Removed top 5 bits (of 6) from wire hardware.$logic_not$hardware.v:61$3_Y.
Removed top 16 bits (of 32) from wire hardware.$techmap\soc.cpu.$2\mem_rdata_word[31:0].
Removed top 24 bits (of 32) from wire hardware.$techmap\soc.cpu.$3\mem_rdata_word[31:0].
Removed top 27 bits (of 32) from wire hardware.$techmap\soc.cpu.$add$picorv32.v:889$2149_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\soc.cpu.$add$picorv32.v:893$2150_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\soc.cpu.$or$picorv32.v:1522$2498_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\soc.cpu.$or$picorv32.v:1641$2525_Y.
Removed top 4 bits (of 8) from wire hardware.$techmap\soc.cpu.$procmux$3704_Y.
Removed top 3 bits (of 5) from wire hardware.$techmap\soc.cpu.$procmux$4438_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\soc.cpu.$procmux$4596_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\soc.cpu.$procmux$4601_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\soc.cpu.$procmux$4629_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\soc.cpu.$procmux$4637_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\soc.cpu.$procmux$4640_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\soc.cpu.$procmux$4658_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\soc.cpu.$sub$picorv32.v:1398$2447_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\soc.cpu.$sub$picorv32.v:1820$2573_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\soc.cpu.$sub$picorv32.v:1828$2580_Y.
Removed top 29 bits (of 32) from wire hardware.$techmap\soc.cpu.$ternary$picorv32.v:1295$2413_Y.
Removed top 29 bits (of 32) from wire hardware.$techmap\soc.cpu.$ternary$picorv32.v:1530$2503_Y.
Removed top 1 bits (of 7) from wire hardware.$techmap\soc.cpu.$ternary$picorv32.v:474$2055_Y.
Removed top 30 bits (of 32) from wire hardware.$techmap\soc.cpu.$ternary$picorv32.v:600$2099_Y.
Removed top 31 bits (of 63) from wire hardware.$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2403$1060_Y.
Removed top 1 bits (of 5) from wire hardware.$techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$990_Y.
Removed top 3 bits (of 64) from wire hardware.$techmap\soc.cpu.pcpi_mul.$procmux$5635_Y.
Removed top 25 bits (of 32) from wire hardware.$techmap\soc.cpu.pcpi_mul.$sub$picorv32.v:2227$999_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\soc.cpu.pcpi_mul.$ternary$picorv32.v:2219$997_Y.
Removed top 32 bits (of 64) from wire hardware.$techmap\soc.cpu.pcpi_mul.$ternary$picorv32.v:2241$1003_Y.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_ADDR[21:0]$1927.
Removed top 24 bits (of 32) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_DATA[31:0]$1928.
Removed top 24 bits (of 32) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:234$1922_EN[31:0]$1929.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_ADDR[21:0]$1930.
Removed top 16 bits (of 32) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_DATA[31:0]$1931.
Removed top 16 bits (of 32) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:235$1923_EN[31:0]$1932.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_ADDR[21:0]$1933.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_DATA[31:0]$1934.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:236$1924_EN[31:0]$1935.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$0$memwr$\mem$picosoc.v:237$1925_ADDR[21:0]$1936.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:234$1922_ADDR.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:234$1922_DATA.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:235$1923_ADDR.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:235$1923_DATA.
Removed top 24 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:235$1923_EN.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:236$1924_ADDR.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:236$1924_DATA.
Removed top 24 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:236$1924_EN.
Removed top 11 bits (of 22) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:237$1925_ADDR.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:237$1925_DATA.
Removed top 8 bits (of 32) from wire hardware.$techmap\soc.memory.$memwr$\mem$picosoc.v:237$1925_EN.
Removed top 28 bits (of 32) from wire hardware.$techmap\soc.simpleuart.$add$simpleuart.v:99$149_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\soc.simpleuart.$sub$simpleuart.v:132$160_Y.
Removed top 7 bits (of 32) from wire hardware.$techmap\soc.spimemio.$add$spimemio.v:226$76_Y.
Removed top 3 bits (of 4) from wire hardware.$techmap\soc.spimemio.$procmux$6233_Y.
Removed top 13 bits (of 32) from wire hardware.$techmap\soc.spimemio.$ternary$spimemio.v:226$78_Y.
Removed top 31 bits (of 32) from wire hardware.$techmap\soc.spimemio.$ternary$spimemio.v:310$82_Y.
Removed top 1 bits (of 8) from wire hardware.$techmap\soc.spimemio.$ternary$spimemio.v:316$83_Y.
Removed top 3 bits (of 4) from wire hardware.$techmap\soc.spimemio.xfer.$reduce_or$spimemio.v:471$97_Y.
Removed top 31 bits (of 32) from wire hardware.$techmap\soc.spimemio.xfer.$ternary$spimemio.v:551$122_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\soc.spimemio.xfer.$ternary$spimemio.v:567$134_Y.
Removed top 4 bits (of 64) from wire hardware.soc.cpu.pcpi_mul.next_rdt.
Removed top 3 bits (of 64) from wire hardware.soc.cpu.pcpi_mul.next_rdx.
Removed top 1 bits (of 64) from wire hardware.soc.cpu.pcpi_mul.next_rs1.
Removed top 11 bits (of 32) from wire hardware.soc.spimemio.cfgreg_do.
Removed top 11 bits (of 32) from wire hardware.soc.spimemio_cfgreg_do.

9.12. Executing PEEPOPT pass (run peephole optimizers).

9.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 2 unused cells and 102 unused wires.
<suppressed ~3 debug messages>

9.14. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module hardware that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6903 \soc.cpu.is_lui_auipc_jal $techmap\soc.cpu.$reduce_bool$picorv32.v:1363$2431_Y $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$3415_CTRL \resetn }.
    Found 1 candidates: $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209
    Analyzing resource sharing with $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209 ($memrd):
      Found 5 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6893 $auto$opt_reduce.cc:132:opt_mux$6887 \soc.cpu.instr_retirq \soc.cpu.instr_maskirq \soc.cpu.instr_timer \soc.cpu.is_lui_auipc_jal $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn }.
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210: { $auto$opt_reduce.cc:132:opt_mux$6903 \soc.cpu.is_lui_auipc_jal $techmap\soc.cpu.$reduce_bool$picorv32.v:1363$2431_Y $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$3415_CTRL \resetn } = 6'001101
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210: { $techmap\soc.cpu.$reduce_bool$picorv32.v:1363$2431_Y $techmap\soc.cpu.$procmux$2687_CMP \resetn } = 3'111
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210: { $techmap\soc.cpu.$reduce_bool$picorv32.v:1363$2431_Y $techmap\soc.cpu.$procmux$2688_CMP } = 2'11
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210: { $techmap\soc.cpu.$reduce_bool$picorv32.v:1363$2431_Y $techmap\soc.cpu.$procmux$2687_CMP } = 2'11
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209: { \soc.cpu.instr_retirq $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn } = 4'1111
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209: { $auto$opt_reduce.cc:132:opt_mux$6893 \soc.cpu.is_lui_auipc_jal $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn } = 5'00111
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209: { \soc.cpu.instr_maskirq $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn } = 4'1111
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209: { \soc.cpu.instr_timer $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn } = 4'1111
      Activation pattern for cell $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209: { $auto$opt_reduce.cc:132:opt_mux$6887 $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn } = 4'1111
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$2688_CMP vs. $techmap\soc.cpu.$procmux$2687_CMP
      Adding exclusive control bits: \soc.cpu.instr_timer vs. \soc.cpu.instr_maskirq
      Adding exclusive control bits: \soc.cpu.instr_timer vs. \soc.cpu.instr_retirq
      Adding exclusive control bits: \soc.cpu.instr_timer vs. $auto$opt_reduce.cc:132:opt_mux$6887
      Adding exclusive control bits: \soc.cpu.instr_maskirq vs. \soc.cpu.instr_retirq
      Adding exclusive control bits: \soc.cpu.instr_maskirq vs. $auto$opt_reduce.cc:132:opt_mux$6887
      Adding exclusive control bits: \soc.cpu.instr_retirq vs. $auto$opt_reduce.cc:132:opt_mux$6887
      Adding exclusive control bits: \soc.cpu.instr_trap vs. \soc.cpu.instr_timer
      Adding exclusive control bits: \soc.cpu.instr_trap vs. \soc.cpu.instr_maskirq
      Adding exclusive control bits: \soc.cpu.instr_trap vs. \soc.cpu.instr_retirq
      Adding exclusive control bits: \soc.cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6887
      Adding exclusive control bits: \soc.cpu.instr_rdinstrh vs. \soc.cpu.instr_rdinstr
      Adding exclusive control bits: \soc.cpu.instr_rdinstrh vs. \soc.cpu.instr_rdcycleh
      Adding exclusive control bits: \soc.cpu.instr_rdinstrh vs. \soc.cpu.instr_rdcycle
      Adding exclusive control bits: \soc.cpu.instr_rdinstr vs. \soc.cpu.instr_rdcycleh
      Adding exclusive control bits: \soc.cpu.instr_rdinstr vs. \soc.cpu.instr_rdcycle
      Adding exclusive control bits: \soc.cpu.instr_rdcycleh vs. \soc.cpu.instr_rdcycle
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$2688_CMP vs. $techmap\soc.cpu.$procmux$2687_CMP
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$2688_CMP vs. $techmap\soc.cpu.$procmux$2687_CMP
      Adding exclusive control bits: \soc.cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6893
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$2688_CMP vs. $techmap\soc.cpu.$procmux$2687_CMP
      Adding exclusive control bits: $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y vs. $auto$opt_reduce.cc:132:opt_mux$6893
      Adding exclusive control bits: $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y vs. \soc.cpu.instr_trap
      Adding exclusive control bits: \soc.cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6893
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$2688_CMP vs. $techmap\soc.cpu.$procmux$2687_CMP
      Adding exclusive control bits: $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y vs. $auto$opt_reduce.cc:132:opt_mux$6893
      Adding exclusive control bits: $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y vs. \soc.cpu.instr_trap
      Adding exclusive control bits: \soc.cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6893
      Adding exclusive control bits: \soc.cpu.instr_sw vs. \soc.cpu.instr_sh
      Adding exclusive control bits: \soc.cpu.instr_sw vs. \soc.cpu.instr_sb
      Adding exclusive control bits: \soc.cpu.instr_sh vs. \soc.cpu.instr_sb
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$2688_CMP vs. $techmap\soc.cpu.$procmux$2687_CMP
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$3415_CTRL vs. $auto$opt_reduce.cc:132:opt_mux$6903
      Adding exclusive control bits: $techmap\soc.cpu.$procmux$3415_CTRL vs. \soc.cpu.is_lui_auipc_jal
      Adding exclusive control bits: \soc.cpu.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6903
      Adding exclusive control bits: \soc.cpu.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6893
      Adding exclusive control bits: \soc.cpu.instr_bgeu vs. \soc.cpu.instr_bge
      Adding exclusive control bits: \soc.cpu.instr_bgeu vs. \soc.cpu.instr_bne
      Adding exclusive control bits: \soc.cpu.instr_bgeu vs. \soc.cpu.instr_beq
      Adding exclusive control bits: \soc.cpu.instr_bge vs. \soc.cpu.instr_bne
      Adding exclusive control bits: \soc.cpu.instr_bge vs. \soc.cpu.instr_beq
      Adding exclusive control bits: \soc.cpu.instr_bne vs. \soc.cpu.instr_beq
      Size of SAT problem: 12 cells, 243 variables, 626 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:132:opt_mux$6893 $auto$opt_reduce.cc:132:opt_mux$6887 $auto$opt_reduce.cc:132:opt_mux$6903 \soc.cpu.instr_retirq \soc.cpu.instr_maskirq \soc.cpu.instr_timer \soc.cpu.is_lui_auipc_jal $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$reduce_bool$picorv32.v:1363$2431_Y $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$3415_CTRL \resetn } = 13'0000000110101
  Analyzing resource sharing options for $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209 ($memrd):
    Found 5 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6893 $auto$opt_reduce.cc:132:opt_mux$6887 \soc.cpu.instr_retirq \soc.cpu.instr_maskirq \soc.cpu.instr_timer \soc.cpu.is_lui_auipc_jal $techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y $techmap\soc.cpu.$procmux$2688_CMP \resetn }.
    No candidates found.
  Analyzing resource sharing options for $techmap\soc.cpu.$sshr$picorv32.v:1223$2638 ($sshr):
    Found 1 activation_patterns using ctrl signal $techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y.
    No candidates found.
  Analyzing resource sharing options for $techmap\soc.cpu.$shl$picorv32.v:1222$2635 ($shl):
    Found 1 activation_patterns using ctrl signal $techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y.
    No candidates found.

9.15. Executing TECHMAP pass (map to technology primitives).

9.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.15.2. Continuing TECHMAP pass.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$a6ffc318e97e2d88e3aa2c740afebfc2ba48d1b1\_90_lut_cmp_ for cells of type $ne.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~1391 debug messages>

9.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~4 debug messages>

9.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 190 unused wires.
<suppressed ~1 debug messages>

9.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hardware:
  creating $macc model for $add$hardware.v:61$4 ($add).
  creating $macc model for $techmap\clock.$add$clock.v:17$1114 ($add).
  creating $macc model for $techmap\clock.$add$clock.v:21$1116 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1218$2630 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1295$2414 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1405$2449 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1530$2504 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1542$2507 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1547$2508 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1784$2556 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:1847$2584 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:365$2021 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:889$2149 ($add).
  creating $macc model for $techmap\soc.cpu.$add$picorv32.v:893$2150 ($add).
  creating $macc model for $techmap\soc.cpu.$sub$picorv32.v:1218$2629 ($sub).
  creating $macc model for $techmap\soc.cpu.$sub$picorv32.v:1398$2447 ($sub).
  creating $macc model for $techmap\soc.cpu.$sub$picorv32.v:1415$2455 ($sub).
  creating $macc model for $techmap\soc.cpu.$sub$picorv32.v:1820$2573 ($sub).
  creating $macc model for $techmap\soc.cpu.$sub$picorv32.v:1828$2580 ($sub).
  creating $macc model for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055 ($neg).
  creating $macc model for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2403$1060 ($neg).
  creating $macc model for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073 ($neg).
  creating $macc model for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075 ($neg).
  creating $macc model for $techmap\soc.cpu.pcpi_div.$sub$picorv32.v:2427$1078 ($sub).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$960 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$961 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$962 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$963 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$964 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$965 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$966 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$967 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$968 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$969 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$970 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$971 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$972 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$973 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$974 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$975 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$976 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$977 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$978 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$979 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$980 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$981 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$982 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$983 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$984 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$985 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$986 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$987 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$988 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$989 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$990 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$991 ($add).
  creating $macc model for $techmap\soc.cpu.pcpi_mul.$sub$picorv32.v:2227$999 ($sub).
  creating $macc model for $techmap\soc.simpleuart.$add$simpleuart.v:112$152 ($add).
  creating $macc model for $techmap\soc.simpleuart.$add$simpleuart.v:74$143 ($add).
  creating $macc model for $techmap\soc.simpleuart.$add$simpleuart.v:99$149 ($add).
  creating $macc model for $techmap\soc.simpleuart.$sub$simpleuart.v:132$160 ($sub).
  creating $macc model for $techmap\soc.spimemio.$add$spimemio.v:226$76 ($add).
  creating $macc model for $techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98 ($sub).
  creating $macc model for $techmap\soc.spimemio.xfer.$sub$spimemio.v:491$105 ($sub).
  creating $macc model for $techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117 ($sub).
  creating $macc model for $techmap\soc.spimemio.xfer.$sub$spimemio.v:554$127 ($sub).
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$990 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$991.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$988 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$989.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$986 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$987.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$984 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$985.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$982 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$983.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$980 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$981.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$978 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$979.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$976 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$977.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$974 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$975.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$972 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$973.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$970 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$971.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$968 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$969.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$966 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$967.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$964 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$965.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$962 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$963.
  merging $macc model for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$960 into $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$961.
  creating $alu model for $macc $techmap\soc.cpu.pcpi_mul.$sub$picorv32.v:2227$999.
  creating $alu model for $macc $techmap\soc.simpleuart.$add$simpleuart.v:112$152.
  creating $alu model for $macc $techmap\soc.simpleuart.$add$simpleuart.v:74$143.
  creating $alu model for $macc $techmap\soc.simpleuart.$add$simpleuart.v:99$149.
  creating $alu model for $macc $techmap\soc.simpleuart.$sub$simpleuart.v:132$160.
  creating $alu model for $macc $techmap\soc.spimemio.$add$spimemio.v:226$76.
  creating $alu model for $macc $techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98.
  creating $alu model for $macc $techmap\soc.spimemio.xfer.$sub$spimemio.v:491$105.
  creating $alu model for $macc $techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117.
  creating $alu model for $macc $techmap\soc.spimemio.xfer.$sub$spimemio.v:554$127.
  creating $alu model for $macc $techmap\soc.cpu.pcpi_div.$sub$picorv32.v:2427$1078.
  creating $alu model for $macc $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075.
  creating $alu model for $macc $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073.
  creating $alu model for $macc $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2403$1060.
  creating $alu model for $macc $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055.
  creating $alu model for $macc $techmap\soc.cpu.$sub$picorv32.v:1828$2580.
  creating $alu model for $macc $techmap\soc.cpu.$sub$picorv32.v:1820$2573.
  creating $alu model for $macc $techmap\soc.cpu.$sub$picorv32.v:1415$2455.
  creating $alu model for $macc $techmap\soc.cpu.$sub$picorv32.v:1398$2447.
  creating $alu model for $macc $techmap\soc.cpu.$sub$picorv32.v:1218$2629.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:893$2150.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:889$2149.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:365$2021.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1847$2584.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1784$2556.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1547$2508.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1542$2507.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1530$2504.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1405$2449.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1295$2414.
  creating $alu model for $macc $techmap\soc.cpu.$add$picorv32.v:1218$2630.
  creating $alu model for $macc $techmap\clock.$add$clock.v:21$1116.
  creating $alu model for $macc $techmap\clock.$add$clock.v:17$1114.
  creating $alu model for $macc $add$hardware.v:61$4.
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$965: $auto$alumacc.cc:354:replace_macc$7143
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$971: $auto$alumacc.cc:354:replace_macc$7144
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$963: $auto$alumacc.cc:354:replace_macc$7145
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$973: $auto$alumacc.cc:354:replace_macc$7146
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$967: $auto$alumacc.cc:354:replace_macc$7147
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$975: $auto$alumacc.cc:354:replace_macc$7148
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$961: $auto$alumacc.cc:354:replace_macc$7149
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$977: $auto$alumacc.cc:354:replace_macc$7150
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$969: $auto$alumacc.cc:354:replace_macc$7151
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$979: $auto$alumacc.cc:354:replace_macc$7152
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$991: $auto$alumacc.cc:354:replace_macc$7153
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$981: $auto$alumacc.cc:354:replace_macc$7154
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$987: $auto$alumacc.cc:354:replace_macc$7155
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$983: $auto$alumacc.cc:354:replace_macc$7156
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$989: $auto$alumacc.cc:354:replace_macc$7157
  creating $macc cell for $techmap\soc.cpu.pcpi_mul.$add$picorv32.v:2193$985: $auto$alumacc.cc:354:replace_macc$7158
  creating $alu model for $techmap\soc.$ge$picosoc.v:142$1186 ($ge): new $alu
  creating $alu model for $techmap\soc.$gt$picosoc.v:94$1163 ($gt): new $alu
  creating $alu model for $techmap\soc.$lt$picosoc.v:142$1188 ($lt): new $alu
  creating $alu model for $techmap\soc.$lt$picosoc.v:189$1198 ($lt): merged with $techmap\soc.$ge$picosoc.v:142$1186.
  creating $alu model for $techmap\soc.cpu.$ge$picorv32.v:1813$2565 ($ge): new $alu
  creating $alu model for $techmap\soc.cpu.$lt$picorv32.v:1220$2633 ($lt): new $alu
  creating $alu model for $techmap\soc.cpu.$lt$picorv32.v:1221$2634 ($lt): merged with $techmap\soc.cpu.$sub$picorv32.v:1218$2629.
  creating $alu model for $techmap\soc.cpu.pcpi_div.$le$picorv32.v:2426$1077 ($le): new $alu
  creating $alu model for $techmap\soc.simpleuart.$gt$simpleuart.v:130$158 ($gt): new $alu
  creating $alu model for $techmap\soc.simpleuart.$gt$simpleuart.v:84$146 ($gt): new $alu
  creating $alu model for $techmap\soc.simpleuart.$gt$simpleuart.v:90$147 ($gt): new $alu
  creating $alu model for $techmap\soc.$eq$picosoc.v:99$1165 ($eq): merged with $techmap\soc.$lt$picosoc.v:142$1188.
  creating $alu model for $techmap\soc.cpu.$eq$picorv32.v:1219$2632 ($eq): merged with $techmap\soc.cpu.$sub$picorv32.v:1218$2629.
  creating $alu cell for $techmap\soc.simpleuart.$gt$simpleuart.v:90$147: $auto$alumacc.cc:474:replace_alu$7168
  creating $alu cell for $techmap\soc.simpleuart.$gt$simpleuart.v:84$146: $auto$alumacc.cc:474:replace_alu$7179
  creating $alu cell for $techmap\soc.simpleuart.$gt$simpleuart.v:130$158: $auto$alumacc.cc:474:replace_alu$7184
  creating $alu cell for $techmap\soc.cpu.pcpi_div.$le$picorv32.v:2426$1077: $auto$alumacc.cc:474:replace_alu$7195
  creating $alu cell for $techmap\soc.cpu.$ge$picorv32.v:1813$2565: $auto$alumacc.cc:474:replace_alu$7208
  creating $alu cell for $techmap\soc.$lt$picosoc.v:142$1188, $techmap\soc.$eq$picosoc.v:99$1165: $auto$alumacc.cc:474:replace_alu$7217
  creating $alu cell for $techmap\soc.$gt$picosoc.v:94$1163: $auto$alumacc.cc:474:replace_alu$7228
  creating $alu cell for $techmap\soc.$ge$picosoc.v:142$1186, $techmap\soc.$lt$picosoc.v:189$1198: $auto$alumacc.cc:474:replace_alu$7233
  creating $alu cell for $add$hardware.v:61$4: $auto$alumacc.cc:474:replace_alu$7246
  creating $alu cell for $techmap\clock.$add$clock.v:17$1114: $auto$alumacc.cc:474:replace_alu$7249
  creating $alu cell for $techmap\clock.$add$clock.v:21$1116: $auto$alumacc.cc:474:replace_alu$7252
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1295$2414: $auto$alumacc.cc:474:replace_alu$7255
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1405$2449: $auto$alumacc.cc:474:replace_alu$7258
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1530$2504: $auto$alumacc.cc:474:replace_alu$7261
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1542$2507: $auto$alumacc.cc:474:replace_alu$7264
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1547$2508: $auto$alumacc.cc:474:replace_alu$7267
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1784$2556: $auto$alumacc.cc:474:replace_alu$7270
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1847$2584: $auto$alumacc.cc:474:replace_alu$7273
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:365$2021: $auto$alumacc.cc:474:replace_alu$7276
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:889$2149: $auto$alumacc.cc:474:replace_alu$7279
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:893$2150: $auto$alumacc.cc:474:replace_alu$7282
  creating $alu cell for $techmap\soc.cpu.$lt$picorv32.v:1220$2633: $auto$alumacc.cc:474:replace_alu$7285
  creating $alu cell for $techmap\soc.cpu.$add$picorv32.v:1218$2630: $auto$alumacc.cc:474:replace_alu$7292
  creating $alu cell for $techmap\soc.cpu.$sub$picorv32.v:1218$2629, $techmap\soc.cpu.$lt$picorv32.v:1221$2634, $techmap\soc.cpu.$eq$picorv32.v:1219$2632: $auto$alumacc.cc:474:replace_alu$7295
  creating $alu cell for $techmap\soc.cpu.$sub$picorv32.v:1398$2447: $auto$alumacc.cc:474:replace_alu$7302
  creating $alu cell for $techmap\soc.cpu.$sub$picorv32.v:1415$2455: $auto$alumacc.cc:474:replace_alu$7305
  creating $alu cell for $techmap\soc.cpu.$sub$picorv32.v:1820$2573: $auto$alumacc.cc:474:replace_alu$7308
  creating $alu cell for $techmap\soc.cpu.$sub$picorv32.v:1828$2580: $auto$alumacc.cc:474:replace_alu$7311
  creating $alu cell for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055: $auto$alumacc.cc:474:replace_alu$7314
  creating $alu cell for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2403$1060: $auto$alumacc.cc:474:replace_alu$7317
  creating $alu cell for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073: $auto$alumacc.cc:474:replace_alu$7320
  creating $alu cell for $techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075: $auto$alumacc.cc:474:replace_alu$7323
  creating $alu cell for $techmap\soc.cpu.pcpi_div.$sub$picorv32.v:2427$1078: $auto$alumacc.cc:474:replace_alu$7326
  creating $alu cell for $techmap\soc.spimemio.xfer.$sub$spimemio.v:554$127: $auto$alumacc.cc:474:replace_alu$7329
  creating $alu cell for $techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117: $auto$alumacc.cc:474:replace_alu$7332
  creating $alu cell for $techmap\soc.spimemio.xfer.$sub$spimemio.v:491$105: $auto$alumacc.cc:474:replace_alu$7335
  creating $alu cell for $techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98: $auto$alumacc.cc:474:replace_alu$7338
  creating $alu cell for $techmap\soc.spimemio.$add$spimemio.v:226$76: $auto$alumacc.cc:474:replace_alu$7341
  creating $alu cell for $techmap\soc.simpleuart.$sub$simpleuart.v:132$160: $auto$alumacc.cc:474:replace_alu$7344
  creating $alu cell for $techmap\soc.simpleuart.$add$simpleuart.v:99$149: $auto$alumacc.cc:474:replace_alu$7347
  creating $alu cell for $techmap\soc.simpleuart.$add$simpleuart.v:74$143: $auto$alumacc.cc:474:replace_alu$7350
  creating $alu cell for $techmap\soc.simpleuart.$add$simpleuart.v:112$152: $auto$alumacc.cc:474:replace_alu$7353
  creating $alu cell for $techmap\soc.cpu.pcpi_mul.$sub$picorv32.v:2227$999: $auto$alumacc.cc:474:replace_alu$7356
  created 43 $alu and 16 $macc cells.

9.19. Executing OPT pass (performing simple optimizations).

9.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~9 debug messages>

9.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

9.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~303 debug messages>

9.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$7240: { $auto$rtlil.cc:1844:Not$7237 $auto$rtlil.cc:1847:ReduceAnd$7239 }
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$7215: { $auto$rtlil.cc:1844:Not$7212 $auto$rtlil.cc:1847:ReduceAnd$7214 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7238: { $auto$alumacc.cc:490:replace_alu$7234 [0] $auto$alumacc.cc:490:replace_alu$7234 [1] $auto$alumacc.cc:490:replace_alu$7234 [2] $auto$alumacc.cc:490:replace_alu$7234 [3] $auto$alumacc.cc:490:replace_alu$7234 [4] $auto$alumacc.cc:490:replace_alu$7234 [5] $auto$alumacc.cc:490:replace_alu$7234 [6] $auto$alumacc.cc:490:replace_alu$7234 [7] $auto$alumacc.cc:490:replace_alu$7234 [8] $auto$alumacc.cc:490:replace_alu$7234 [9] $auto$alumacc.cc:490:replace_alu$7234 [10] $auto$alumacc.cc:490:replace_alu$7234 [11] $auto$alumacc.cc:490:replace_alu$7234 [12] $auto$alumacc.cc:490:replace_alu$7234 [13] $auto$alumacc.cc:490:replace_alu$7234 [14] $auto$alumacc.cc:490:replace_alu$7234 [15] $auto$alumacc.cc:490:replace_alu$7234 [16] $auto$alumacc.cc:490:replace_alu$7234 [17] $auto$alumacc.cc:490:replace_alu$7234 [18] $auto$alumacc.cc:490:replace_alu$7234 [19] $auto$alumacc.cc:490:replace_alu$7234 [20] $auto$alumacc.cc:490:replace_alu$7234 [21] $auto$alumacc.cc:490:replace_alu$7234 [22] $auto$alumacc.cc:490:replace_alu$7234 [23] $auto$alumacc.cc:490:replace_alu$7234 [24] $auto$alumacc.cc:490:replace_alu$7234 [25] $auto$alumacc.cc:490:replace_alu$7234 [26] $auto$alumacc.cc:490:replace_alu$7234 [27] $auto$alumacc.cc:490:replace_alu$7234 [28] $auto$alumacc.cc:490:replace_alu$7234 [29] $auto$alumacc.cc:490:replace_alu$7234 [30] $auto$alumacc.cc:490:replace_alu$7234 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7300: { $auto$alumacc.cc:490:replace_alu$7296 [0] $auto$alumacc.cc:490:replace_alu$7296 [1] $auto$alumacc.cc:490:replace_alu$7296 [2] $auto$alumacc.cc:490:replace_alu$7296 [3] $auto$alumacc.cc:490:replace_alu$7296 [4] $auto$alumacc.cc:490:replace_alu$7296 [5] $auto$alumacc.cc:490:replace_alu$7296 [6] $auto$alumacc.cc:490:replace_alu$7296 [7] $auto$alumacc.cc:490:replace_alu$7296 [8] $auto$alumacc.cc:490:replace_alu$7296 [9] $auto$alumacc.cc:490:replace_alu$7296 [10] $auto$alumacc.cc:490:replace_alu$7296 [11] $auto$alumacc.cc:490:replace_alu$7296 [12] $auto$alumacc.cc:490:replace_alu$7296 [13] $auto$alumacc.cc:490:replace_alu$7296 [14] $auto$alumacc.cc:490:replace_alu$7296 [15] $auto$alumacc.cc:490:replace_alu$7296 [16] $auto$alumacc.cc:490:replace_alu$7296 [17] $auto$alumacc.cc:490:replace_alu$7296 [18] $auto$alumacc.cc:490:replace_alu$7296 [19] $auto$alumacc.cc:490:replace_alu$7296 [20] $auto$alumacc.cc:490:replace_alu$7296 [21] $auto$alumacc.cc:490:replace_alu$7296 [22] $auto$alumacc.cc:490:replace_alu$7296 [23] $auto$alumacc.cc:490:replace_alu$7296 [24] $auto$alumacc.cc:490:replace_alu$7296 [25] $auto$alumacc.cc:490:replace_alu$7296 [26] $auto$alumacc.cc:490:replace_alu$7296 [27] $auto$alumacc.cc:490:replace_alu$7296 [28] $auto$alumacc.cc:490:replace_alu$7296 [29] $auto$alumacc.cc:490:replace_alu$7296 [30] $auto$alumacc.cc:490:replace_alu$7296 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7175: { $auto$alumacc.cc:490:replace_alu$7169 [0] $auto$alumacc.cc:490:replace_alu$7169 [1] $auto$alumacc.cc:490:replace_alu$7169 [2] $auto$alumacc.cc:490:replace_alu$7169 [3] $auto$alumacc.cc:490:replace_alu$7169 [4] $auto$alumacc.cc:490:replace_alu$7169 [5] $auto$alumacc.cc:490:replace_alu$7169 [6] $auto$alumacc.cc:490:replace_alu$7169 [7] $auto$alumacc.cc:490:replace_alu$7169 [8] $auto$alumacc.cc:490:replace_alu$7169 [9] $auto$alumacc.cc:490:replace_alu$7169 [10] $auto$alumacc.cc:490:replace_alu$7169 [11] $auto$alumacc.cc:490:replace_alu$7169 [12] $auto$alumacc.cc:490:replace_alu$7169 [13] $auto$alumacc.cc:490:replace_alu$7169 [14] $auto$alumacc.cc:490:replace_alu$7169 [15] $auto$alumacc.cc:490:replace_alu$7169 [16] $auto$alumacc.cc:490:replace_alu$7169 [17] $auto$alumacc.cc:490:replace_alu$7169 [18] $auto$alumacc.cc:490:replace_alu$7169 [19] $auto$alumacc.cc:490:replace_alu$7169 [20] $auto$alumacc.cc:490:replace_alu$7169 [21] $auto$alumacc.cc:490:replace_alu$7169 [22] $auto$alumacc.cc:490:replace_alu$7169 [23] $auto$alumacc.cc:490:replace_alu$7169 [24] $auto$alumacc.cc:490:replace_alu$7169 [25] $auto$alumacc.cc:490:replace_alu$7169 [26] $auto$alumacc.cc:490:replace_alu$7169 [27] $auto$alumacc.cc:490:replace_alu$7169 [28] $auto$alumacc.cc:490:replace_alu$7169 [29] $auto$alumacc.cc:490:replace_alu$7169 [30] $auto$alumacc.cc:490:replace_alu$7169 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7191: { $auto$alumacc.cc:490:replace_alu$7185 [0] $auto$alumacc.cc:490:replace_alu$7185 [1] $auto$alumacc.cc:490:replace_alu$7185 [2] $auto$alumacc.cc:490:replace_alu$7185 [3] $auto$alumacc.cc:490:replace_alu$7185 [4] $auto$alumacc.cc:490:replace_alu$7185 [5] $auto$alumacc.cc:490:replace_alu$7185 [6] $auto$alumacc.cc:490:replace_alu$7185 [7] $auto$alumacc.cc:490:replace_alu$7185 [8] $auto$alumacc.cc:490:replace_alu$7185 [9] $auto$alumacc.cc:490:replace_alu$7185 [10] $auto$alumacc.cc:490:replace_alu$7185 [11] $auto$alumacc.cc:490:replace_alu$7185 [12] $auto$alumacc.cc:490:replace_alu$7185 [13] $auto$alumacc.cc:490:replace_alu$7185 [14] $auto$alumacc.cc:490:replace_alu$7185 [15] $auto$alumacc.cc:490:replace_alu$7185 [16] $auto$alumacc.cc:490:replace_alu$7185 [17] $auto$alumacc.cc:490:replace_alu$7185 [18] $auto$alumacc.cc:490:replace_alu$7185 [19] $auto$alumacc.cc:490:replace_alu$7185 [20] $auto$alumacc.cc:490:replace_alu$7185 [21] $auto$alumacc.cc:490:replace_alu$7185 [22] $auto$alumacc.cc:490:replace_alu$7185 [23] $auto$alumacc.cc:490:replace_alu$7185 [24] $auto$alumacc.cc:490:replace_alu$7185 [25] $auto$alumacc.cc:490:replace_alu$7185 [26] $auto$alumacc.cc:490:replace_alu$7185 [27] $auto$alumacc.cc:490:replace_alu$7185 [28] $auto$alumacc.cc:490:replace_alu$7185 [29] $auto$alumacc.cc:490:replace_alu$7185 [30] $auto$alumacc.cc:490:replace_alu$7185 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7202: { $auto$alumacc.cc:490:replace_alu$7196 [0] $auto$alumacc.cc:490:replace_alu$7196 [1] $auto$alumacc.cc:490:replace_alu$7196 [2] $auto$alumacc.cc:490:replace_alu$7196 [3] $auto$alumacc.cc:490:replace_alu$7196 [4] $auto$alumacc.cc:490:replace_alu$7196 [5] $auto$alumacc.cc:490:replace_alu$7196 [6] $auto$alumacc.cc:490:replace_alu$7196 [7] $auto$alumacc.cc:490:replace_alu$7196 [8] $auto$alumacc.cc:490:replace_alu$7196 [9] $auto$alumacc.cc:490:replace_alu$7196 [10] $auto$alumacc.cc:490:replace_alu$7196 [11] $auto$alumacc.cc:490:replace_alu$7196 [12] $auto$alumacc.cc:490:replace_alu$7196 [13] $auto$alumacc.cc:490:replace_alu$7196 [14] $auto$alumacc.cc:490:replace_alu$7196 [15] $auto$alumacc.cc:490:replace_alu$7196 [16] $auto$alumacc.cc:490:replace_alu$7196 [17] $auto$alumacc.cc:490:replace_alu$7196 [18] $auto$alumacc.cc:490:replace_alu$7196 [19] $auto$alumacc.cc:490:replace_alu$7196 [20] $auto$alumacc.cc:490:replace_alu$7196 [21] $auto$alumacc.cc:490:replace_alu$7196 [22] $auto$alumacc.cc:490:replace_alu$7196 [23] $auto$alumacc.cc:490:replace_alu$7196 [24] $auto$alumacc.cc:490:replace_alu$7196 [25] $auto$alumacc.cc:490:replace_alu$7196 [26] $auto$alumacc.cc:490:replace_alu$7196 [27] $auto$alumacc.cc:490:replace_alu$7196 [28] $auto$alumacc.cc:490:replace_alu$7196 [29] $auto$alumacc.cc:490:replace_alu$7196 [30] $auto$alumacc.cc:490:replace_alu$7196 [31] $auto$alumacc.cc:490:replace_alu$7196 [32] $auto$alumacc.cc:490:replace_alu$7196 [33] $auto$alumacc.cc:490:replace_alu$7196 [34] $auto$alumacc.cc:490:replace_alu$7196 [35] $auto$alumacc.cc:490:replace_alu$7196 [36] $auto$alumacc.cc:490:replace_alu$7196 [37] $auto$alumacc.cc:490:replace_alu$7196 [38] $auto$alumacc.cc:490:replace_alu$7196 [39] $auto$alumacc.cc:490:replace_alu$7196 [40] $auto$alumacc.cc:490:replace_alu$7196 [41] $auto$alumacc.cc:490:replace_alu$7196 [42] $auto$alumacc.cc:490:replace_alu$7196 [43] $auto$alumacc.cc:490:replace_alu$7196 [44] $auto$alumacc.cc:490:replace_alu$7196 [45] $auto$alumacc.cc:490:replace_alu$7196 [46] $auto$alumacc.cc:490:replace_alu$7196 [47] $auto$alumacc.cc:490:replace_alu$7196 [48] $auto$alumacc.cc:490:replace_alu$7196 [49] $auto$alumacc.cc:490:replace_alu$7196 [50] $auto$alumacc.cc:490:replace_alu$7196 [51] $auto$alumacc.cc:490:replace_alu$7196 [52] $auto$alumacc.cc:490:replace_alu$7196 [53] $auto$alumacc.cc:490:replace_alu$7196 [54] $auto$alumacc.cc:490:replace_alu$7196 [55] $auto$alumacc.cc:490:replace_alu$7196 [56] $auto$alumacc.cc:490:replace_alu$7196 [57] $auto$alumacc.cc:490:replace_alu$7196 [58] $auto$alumacc.cc:490:replace_alu$7196 [59] $auto$alumacc.cc:490:replace_alu$7196 [60] $auto$alumacc.cc:490:replace_alu$7196 [61] $auto$alumacc.cc:490:replace_alu$7196 [62] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7213: { $auto$alumacc.cc:490:replace_alu$7209 [0] $auto$alumacc.cc:490:replace_alu$7209 [1] $auto$alumacc.cc:490:replace_alu$7209 [2] $auto$alumacc.cc:490:replace_alu$7209 [3] $auto$alumacc.cc:490:replace_alu$7209 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$7224: { $auto$alumacc.cc:490:replace_alu$7218 [0] $auto$alumacc.cc:490:replace_alu$7218 [1] $auto$alumacc.cc:490:replace_alu$7218 [2] $auto$alumacc.cc:490:replace_alu$7218 [3] $auto$alumacc.cc:490:replace_alu$7218 [4] $auto$alumacc.cc:490:replace_alu$7218 [5] $auto$alumacc.cc:490:replace_alu$7218 [6] $auto$alumacc.cc:490:replace_alu$7218 [7] $auto$alumacc.cc:490:replace_alu$7218 [8] $auto$alumacc.cc:490:replace_alu$7218 [9] $auto$alumacc.cc:490:replace_alu$7218 [10] $auto$alumacc.cc:490:replace_alu$7218 [11] $auto$alumacc.cc:490:replace_alu$7218 [12] $auto$alumacc.cc:490:replace_alu$7218 [13] $auto$alumacc.cc:490:replace_alu$7218 [14] $auto$alumacc.cc:490:replace_alu$7218 [15] $auto$alumacc.cc:490:replace_alu$7218 [16] $auto$alumacc.cc:490:replace_alu$7218 [17] $auto$alumacc.cc:490:replace_alu$7218 [18] $auto$alumacc.cc:490:replace_alu$7218 [19] $auto$alumacc.cc:490:replace_alu$7218 [20] $auto$alumacc.cc:490:replace_alu$7218 [21] $auto$alumacc.cc:490:replace_alu$7218 [22] $auto$alumacc.cc:490:replace_alu$7218 [23] $auto$alumacc.cc:490:replace_alu$7218 [24] $auto$alumacc.cc:490:replace_alu$7218 [25] $auto$alumacc.cc:490:replace_alu$7218 [26] $auto$alumacc.cc:490:replace_alu$7218 [27] $auto$alumacc.cc:490:replace_alu$7218 [28] $auto$alumacc.cc:490:replace_alu$7218 [29] $auto$alumacc.cc:490:replace_alu$7218 [30] $auto$alumacc.cc:490:replace_alu$7218 [31] }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$3410: { $auto$opt_reduce.cc:132:opt_mux$7360 $techmap\soc.cpu.$procmux$2685_CMP }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4363: { }
    New ctrl vector for $pmux cell $techmap\soc.cpu.$procmux$4376: { }
  Optimizing cells in module \hardware.
Performed a total of 12 changes.

9.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 18 unused cells and 40 unused wires.
<suppressed ~19 debug messages>

9.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.19.9. Rerunning OPT passes. (Maybe there is more to do..)

9.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~304 debug messages>

9.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

9.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.19.16. Rerunning OPT passes. (Maybe there is more to do..)

9.19.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~304 debug messages>

9.19.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

9.19.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

9.19.20. Executing OPT_RMDFF pass (remove dff with constant values).

9.19.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.19.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.19.23. Finished OPT passes. (There is nothing left to do.)

9.20. Executing FSM pass (extract and optimize FSM).

9.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register hardware.soc.cpu.cpu_state.
Not marking hardware.soc.cpu.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.soc.cpu.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.soc.cpu.mem_wordsize as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.soc.spimemio.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.soc.spimemio.state as FSM state register:
    Users of register don't seem to benefit from recoding.

9.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\soc.cpu.cpu_state' from module `\hardware'.
  found $dff cell for state register: $techmap\soc.cpu.$procdff$6641
  root of input selection tree: $techmap\soc.cpu.$0\cpu_state[7:0]
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1909$2616_Y
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1893$2597_Y
  found ctrl input: \resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6977
  found ctrl input: $techmap\soc.cpu.$procmux$2685_CMP
  found ctrl input: $techmap\soc.cpu.$procmux$2686_CMP
  found ctrl input: $techmap\soc.cpu.$procmux$2687_CMP
  found ctrl input: $techmap\soc.cpu.$procmux$2688_CMP
  found ctrl input: $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y
  found ctrl input: $techmap\soc.cpu.$logic_or$picorv32.v:1835$2582_Y
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1850$2586_Y
  found ctrl input: $techmap\soc.cpu.$eq$picorv32.v:1809$2564_Y
  found ctrl input: \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \soc.cpu.mem_done
  found ctrl input: \soc.cpu.is_sb_sh_sw
  found ctrl input: \soc.cpu.instr_trap
  found state code: 8'00001000
  found state code: 8'00000010
  found ctrl input: \soc.cpu.pcpi_int_ready
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1583$2514_Y
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1586$2518_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6895
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6893
  found state code: 8'00000001
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1516$2493_Y
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1526$2501_Y
  found ctrl input: \soc.cpu.decoder_trigger
  found ctrl input: \soc.cpu.instr_jal
  found state code: 8'00100000
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1901$2607_Y
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1894$2600_Y
  found ctrl input: $techmap\soc.cpu.$logic_and$picorv32.v:1896$2604_Y
  found ctrl output: $techmap\soc.cpu.$procmux$2690_CMP
  found ctrl output: $techmap\soc.cpu.$procmux$2688_CMP
  found ctrl output: $techmap\soc.cpu.$procmux$2687_CMP
  found ctrl output: $techmap\soc.cpu.$procmux$2686_CMP
  found ctrl output: $techmap\soc.cpu.$procmux$2685_CMP
  found ctrl output: $techmap\soc.cpu.$procmux$2684_CMP
  found ctrl output: $techmap\soc.cpu.$procmux$2683_CMP
  found ctrl output: $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$6895 $auto$opt_reduce.cc:132:opt_mux$6893 $auto$opt_reduce.cc:132:opt_mux$6977 \soc.cpu.pcpi_int_ready \soc.cpu.mem_done \soc.cpu.instr_jal \soc.cpu.instr_trap \soc.cpu.decoder_trigger \soc.cpu.is_sb_sh_sw \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu $techmap\soc.cpu.$logic_and$picorv32.v:1516$2493_Y $techmap\soc.cpu.$logic_and$picorv32.v:1526$2501_Y $techmap\soc.cpu.$logic_and$picorv32.v:1583$2514_Y $techmap\soc.cpu.$logic_and$picorv32.v:1586$2518_Y $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y $techmap\soc.cpu.$eq$picorv32.v:1809$2564_Y $techmap\soc.cpu.$logic_or$picorv32.v:1835$2582_Y $techmap\soc.cpu.$logic_and$picorv32.v:1850$2586_Y $techmap\soc.cpu.$logic_and$picorv32.v:1893$2597_Y $techmap\soc.cpu.$logic_and$picorv32.v:1894$2600_Y $techmap\soc.cpu.$logic_and$picorv32.v:1896$2604_Y $techmap\soc.cpu.$logic_and$picorv32.v:1901$2607_Y $techmap\soc.cpu.$logic_and$picorv32.v:1909$2616_Y \resetn }
  ctrl outputs: { $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y $techmap\soc.cpu.$0\cpu_state[7:0] $techmap\soc.cpu.$procmux$2683_CMP $techmap\soc.cpu.$procmux$2684_CMP $techmap\soc.cpu.$procmux$2685_CMP $techmap\soc.cpu.$procmux$2686_CMP $techmap\soc.cpu.$procmux$2687_CMP $techmap\soc.cpu.$procmux$2688_CMP $techmap\soc.cpu.$procmux$2690_CMP }
  transition: 8'10000000 24'------------------0---00 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------0---01 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------10-000 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------10-001 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------11000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------111000 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------111001 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------1-010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------101100 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------101101 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------111100 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------111101 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--------------------0-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------0-1-10 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------0-1-11 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------101010 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------101011 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------111010 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------111011 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------101110 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------101111 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'------------------111110 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'------------------111111 -> 8'10000000 16'0100000000000001
  transition: 8'01000000 24'------------------0---00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------0---01 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------0---01 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------0---01 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------0---01 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------0---01 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------10-000 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------10-001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------10-001 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------10-001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------10-001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------10-001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------11000- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'------------------111000 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------111001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------111001 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------111001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------111001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------111001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------1-010- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'------------------101100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------101101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------101101 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------101101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------101101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------101101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------111100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------111101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------111101 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------111101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------111101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------111101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--------------------0-1- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'------------------0-1-10 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------0-1-11 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------0-1-11 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------0-1-11 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------0-1-11 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------0-1-11 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------101010 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------101011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------101011 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------101011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------101011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------101011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------111010 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------111011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------111011 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------111011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------111011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------111011 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------101110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------101111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------101111 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------101111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------101111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------101111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'------------------111110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------0--00------111111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-----0-1--00------111111 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'-----1-1--00------111111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------01------111111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'----------1-------111111 -> 8'01000000 16'1010000000000000
  transition: 8'00100000 24'------------------0---00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---0---01 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---0---01 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----0---01 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----0---01 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----0---01 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------0---01 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------0---01 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---0---01 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------0---01 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------10-000 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---10-001 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---10-001 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----10-001 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----10-001 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----10-001 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------10-001 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------10-001 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---10-001 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------10-001 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------11000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'------------------111000 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---111001 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---111001 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----111001 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----111001 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----111001 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------111001 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------111001 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---111001 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------111001 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------1-010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'------------------101100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---101101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---101101 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----101101 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----101101 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----101101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------101101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------101101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---101101 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------101101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------111100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---111101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---111101 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----111101 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----111101 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----111101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------111101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------111101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---111101 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------111101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--------------------0-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'------------------0-1-10 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---0-1-11 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---0-1-11 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----0-1-11 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----0-1-11 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----0-1-11 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------0-1-11 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------0-1-11 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---0-1-11 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------0-1-11 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------101010 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---101011 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---101011 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----101011 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----101011 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----101011 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------101011 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------101011 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---101011 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------101011 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------111010 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---111011 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---111011 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----111011 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----111011 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----111011 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------111011 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------111011 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---111011 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------111011 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------101110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---101111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---101111 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----101111 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----101111 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----101111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------101111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------101111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---101111 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------101111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'------------------111110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'00----0-0-----0---111111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'00------1-----0---111111 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'---0--1-----0-----111111 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'---0--1-----10----111111 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'---0--1-----11----111111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'---1--1-----------111111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-1----------------111111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--------------1---111111 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-----------------111111 -> 8'00001000 16'0000010000000010
  transition: 8'00001000 24'------------------0---00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------0---01 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------0---01 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------0---01 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------10-000 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------10-001 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------10-001 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------10-001 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------11000- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'------------------111000 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------111001 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------111001 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------111001 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------1-010- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'------------------101100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------101101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------101101 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------101101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------111100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------111101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------111101 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------111101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--------------------0-1- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'------------------0-1-10 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------0-1-11 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------0-1-11 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------0-1-11 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------101010 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------101011 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------101011 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------101011 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------111010 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------111011 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------111011 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------111011 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------101110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------101111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------101111 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------101111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'------------------111110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------0--------111111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'----0----1--------111111 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'----1----1--------111111 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 24'------------------0---00 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-0---01 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------100---01 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------110---01 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------10-000 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-10-001 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------1010-001 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------1110-001 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------11000- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'------------------111000 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-111001 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10111001 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11111001 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------1-010- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'------------------101100 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-101101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10101101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11101101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------111100 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-111101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10111101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11111101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--------------------0-1- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'------------------0-1-10 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-0-1-11 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------100-1-11 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------110-1-11 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------101010 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-101011 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10101011 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11101011 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------111010 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-111011 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10111011 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11111011 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------101110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-101111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10101111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11101111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'------------------111110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'----------------0-111111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------10111111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'----------------11111111 -> 8'01000000 16'0010000000100000
  transition: 8'00000001 24'------------------0---00 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-0---01 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------100---01 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------110---01 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------10-000 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-10-001 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------1010-001 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------1110-001 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------11000- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'------------------111000 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-111001 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10111001 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11111001 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------1-010- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'------------------101100 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-101101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10101101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11101101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------111100 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-111101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10111101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11111101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--------------------0-1- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'------------------0-1-10 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-0-1-11 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------100-1-11 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------110-1-11 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------101010 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-101011 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10101011 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11101011 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------111010 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-111011 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10111011 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11111011 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------101110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-101111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10101111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11101111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'------------------111110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'----------------0-111111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------10111111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'----------------11111111 -> 8'01000000 16'0010000001000000

9.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.cpu.cpu_state$7361' from module `\hardware'.
  Merging pattern 24'------------------111001 and 24'------------------111011 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------101101 and 24'------------------101111 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------111101 and 24'------------------111111 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------111011 and 24'------------------111001 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------101111 and 24'------------------101101 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------111111 and 24'------------------111101 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------1110-1 and 24'------------------1111-1 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------1111-1 and 24'------------------1110-1 from group (0 0 16'0100000000000001).
  Merging pattern 24'------------------111000 and 24'------------------111010 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------101100 and 24'------------------101110 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------111100 and 24'------------------111110 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------111010 and 24'------------------111000 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------101110 and 24'------------------101100 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------111110 and 24'------------------111100 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------1110-0 and 24'------------------1111-0 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------1111-0 and 24'------------------1110-0 from group (0 1 16'0010000000000001).
  Merging pattern 24'------------------111000 and 24'------------------111010 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------101100 and 24'------------------101110 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------111100 and 24'------------------111110 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------111010 and 24'------------------111000 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------101110 and 24'------------------101100 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------111110 and 24'------------------111100 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------111001 and 24'-------0--00------111011 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------111001 and 24'-----1-1--00------111011 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------111001 and 24'----------01------111011 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------111001 and 24'----------1-------111011 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------101101 and 24'-------0--00------101111 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------101101 and 24'-----1-1--00------101111 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------101101 and 24'----------01------101111 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------101101 and 24'----------1-------101111 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------111101 and 24'-------0--00------111111 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------111101 and 24'-----1-1--00------111111 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------111101 and 24'----------01------111111 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------111101 and 24'----------1-------111111 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------111011 and 24'-------0--00------111001 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------111011 and 24'-----1-1--00------111001 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------111011 and 24'----------01------111001 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------111011 and 24'----------1-------111001 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------101111 and 24'-------0--00------101101 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------101111 and 24'-----1-1--00------101101 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------101111 and 24'----------01------101101 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------101111 and 24'----------1-------101101 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------111111 and 24'-------0--00------111101 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------111111 and 24'-----1-1--00------111101 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------111111 and 24'----------01------111101 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------111111 and 24'----------1-------111101 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------1110-0 and 24'------------------1111-0 from group (1 1 16'1010000000000000).
  Merging pattern 24'------------------1111-0 and 24'------------------1110-0 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------1110-1 and 24'-------0--00------1111-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------1110-1 and 24'-----1-1--00------1111-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------1110-1 and 24'----------01------1111-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------1110-1 and 24'----------1-------1111-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'-------0--00------1111-1 and 24'-------0--00------1110-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----1-1--00------1111-1 and 24'-----1-1--00------1110-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------01------1111-1 and 24'----------01------1110-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'----------1-------1111-1 and 24'----------1-------1110-1 from group (1 1 16'1010000000000000).
  Merging pattern 24'-----0-1--00------111001 and 24'-----0-1--00------111011 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------101101 and 24'-----0-1--00------101111 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------111101 and 24'-----0-1--00------111111 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------111011 and 24'-----0-1--00------111001 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------101111 and 24'-----0-1--00------101101 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------111111 and 24'-----0-1--00------111101 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------1110-1 and 24'-----0-1--00------1111-1 from group (1 2 16'1001000000000000).
  Merging pattern 24'-----0-1--00------1111-1 and 24'-----0-1--00------1110-1 from group (1 2 16'1001000000000000).
  Merging pattern 24'---0--1-----10----111001 and 24'---0--1-----10----111011 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----101101 and 24'---0--1-----10----101111 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----111101 and 24'---0--1-----10----111111 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----111011 and 24'---0--1-----10----111001 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----101111 and 24'---0--1-----10----101101 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----111111 and 24'---0--1-----10----111101 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----1110-1 and 24'---0--1-----10----1111-1 from group (2 0 16'0100000000000010).
  Merging pattern 24'---0--1-----10----1111-1 and 24'---0--1-----10----1110-1 from group (2 0 16'0100000000000010).
  Merging pattern 24'------------------111000 and 24'------------------111010 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------101100 and 24'------------------101110 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------111100 and 24'------------------111110 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------111010 and 24'------------------111000 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------101110 and 24'------------------101100 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------111110 and 24'------------------111100 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----111001 and 24'---0--1-----11----111011 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------111001 and 24'---1--1-----------111011 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------111001 and 24'-1----------------111011 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----101101 and 24'---0--1-----11----101111 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------101101 and 24'---1--1-----------101111 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------101101 and 24'-1----------------101111 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----111101 and 24'---0--1-----11----111111 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------111101 and 24'---1--1-----------111111 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------111101 and 24'-1----------------111111 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----111011 and 24'---0--1-----11----111001 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------111011 and 24'---1--1-----------111001 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------111011 and 24'-1----------------111001 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----101111 and 24'---0--1-----11----101101 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------101111 and 24'---1--1-----------101101 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------101111 and 24'-1----------------101101 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----111111 and 24'---0--1-----11----111101 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------111111 and 24'---1--1-----------111101 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------111111 and 24'-1----------------111101 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------1110-0 and 24'------------------1111-0 from group (2 1 16'0010000000000010).
  Merging pattern 24'------------------1111-0 and 24'------------------1110-0 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----1110-1 and 24'---0--1-----11----1111-1 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------1110-1 and 24'---1--1-----------1111-1 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------1110-1 and 24'-1----------------1111-1 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----11----1111-1 and 24'---0--1-----11----1110-1 from group (2 1 16'0010000000000010).
  Merging pattern 24'---1--1-----------1111-1 and 24'---1--1-----------1110-1 from group (2 1 16'0010000000000010).
  Merging pattern 24'-1----------------1111-1 and 24'-1----------------1110-1 from group (2 1 16'0010000000000010).
  Merging pattern 24'---0--1-----0-----111001 and 24'---0--1-----0-----111011 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----101101 and 24'---0--1-----0-----101111 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----111101 and 24'---0--1-----0-----111111 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----111011 and 24'---0--1-----0-----111001 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----101111 and 24'---0--1-----0-----101101 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----111111 and 24'---0--1-----0-----111101 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----1110-1 and 24'---0--1-----0-----1111-1 from group (2 2 16'0001000000000010).
  Merging pattern 24'---0--1-----0-----1111-1 and 24'---0--1-----0-----1110-1 from group (2 2 16'0001000000000010).
  Merging pattern 24'00----0-0-----0---111001 and 24'00----0-0-----0---111011 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------111001 and 24'1-----------------111011 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---101101 and 24'00----0-0-----0---101111 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------101101 and 24'1-----------------101111 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---111101 and 24'00----0-0-----0---111111 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------111101 and 24'1-----------------111111 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---111011 and 24'00----0-0-----0---111001 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------111011 and 24'1-----------------111001 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---101111 and 24'00----0-0-----0---101101 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------101111 and 24'1-----------------101101 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---111111 and 24'00----0-0-----0---111101 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------111111 and 24'1-----------------111101 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---1110-1 and 24'00----0-0-----0---1111-1 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------1110-1 and 24'1-----------------1111-1 from group (2 3 16'0000010000000010).
  Merging pattern 24'00----0-0-----0---1111-1 and 24'00----0-0-----0---1110-1 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-----------------1111-1 and 24'1-----------------1110-1 from group (2 3 16'0000010000000010).
  Merging pattern 24'00------1-----0---111001 and 24'00------1-----0---111011 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---101101 and 24'00------1-----0---101111 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---111101 and 24'00------1-----0---111111 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---111011 and 24'00------1-----0---111001 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---101111 and 24'00------1-----0---101101 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---111111 and 24'00------1-----0---111101 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---1110-1 and 24'00------1-----0---1111-1 from group (2 4 16'0000000100000010).
  Merging pattern 24'00------1-----0---1111-1 and 24'00------1-----0---1110-1 from group (2 4 16'0000000100000010).
  Merging pattern 24'--------------1---111001 and 24'--------------1---111011 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---101101 and 24'--------------1---101111 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---111101 and 24'--------------1---111111 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---111011 and 24'--------------1---111001 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---101111 and 24'--------------1---101101 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---111111 and 24'--------------1---111101 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---1110-1 and 24'--------------1---1111-1 from group (2 5 16'0000000010000010).
  Merging pattern 24'--------------1---1111-1 and 24'--------------1---1110-1 from group (2 5 16'0000000010000010).
  Merging pattern 24'------------------111000 and 24'------------------111010 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------101100 and 24'------------------101110 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------111100 and 24'------------------111110 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------111010 and 24'------------------111000 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------101110 and 24'------------------101100 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------111110 and 24'------------------111100 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------111001 and 24'---------0--------111011 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------111001 and 24'----1----1--------111011 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------101101 and 24'---------0--------101111 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------101101 and 24'----1----1--------101111 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------111101 and 24'---------0--------111111 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------111101 and 24'----1----1--------111111 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------111011 and 24'---------0--------111001 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------111011 and 24'----1----1--------111001 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------101111 and 24'---------0--------101101 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------101111 and 24'----1----1--------101101 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------111111 and 24'---------0--------111101 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------111111 and 24'----1----1--------111101 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------1110-0 and 24'------------------1111-0 from group (3 1 16'0010000000001000).
  Merging pattern 24'------------------1111-0 and 24'------------------1110-0 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------1110-1 and 24'---------0--------1111-1 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------1110-1 and 24'----1----1--------1111-1 from group (3 1 16'0010000000001000).
  Merging pattern 24'---------0--------1111-1 and 24'---------0--------1110-1 from group (3 1 16'0010000000001000).
  Merging pattern 24'----1----1--------1111-1 and 24'----1----1--------1110-1 from group (3 1 16'0010000000001000).
  Merging pattern 24'----0----1--------111001 and 24'----0----1--------111011 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------101101 and 24'----0----1--------101111 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------111101 and 24'----0----1--------111111 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------111011 and 24'----0----1--------111001 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------101111 and 24'----0----1--------101101 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------111111 and 24'----0----1--------111101 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------1110-1 and 24'----0----1--------1111-1 from group (3 3 16'0000010000001000).
  Merging pattern 24'----0----1--------1111-1 and 24'----0----1--------1110-1 from group (3 3 16'0000010000001000).
  Merging pattern 24'------------------111000 and 24'------------------111010 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------101100 and 24'------------------101110 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------111100 and 24'------------------111110 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------111010 and 24'------------------111000 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------101110 and 24'------------------101100 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------111110 and 24'------------------111100 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------11111001 and 24'----------------11111011 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------11101101 and 24'----------------11101111 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------11111101 and 24'----------------11111111 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------11111011 and 24'----------------11111001 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------11101111 and 24'----------------11101101 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------11111111 and 24'----------------11111101 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------1110-0 and 24'------------------1111-0 from group (4 1 16'0010000000100000).
  Merging pattern 24'------------------1111-0 and 24'------------------1110-0 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------111110-1 and 24'----------------111111-1 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------111111-1 and 24'----------------111110-1 from group (4 1 16'0010000000100000).
  Merging pattern 24'----------------10111001 and 24'----------------10111011 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-111001 and 24'----------------0-111011 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------10101101 and 24'----------------10101111 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-101101 and 24'----------------0-101111 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------10111101 and 24'----------------10111111 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-111101 and 24'----------------0-111111 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------10111011 and 24'----------------10111001 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-111011 and 24'----------------0-111001 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------10101111 and 24'----------------10101101 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-101111 and 24'----------------0-101101 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------10111111 and 24'----------------10111101 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-111111 and 24'----------------0-111101 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------101110-1 and 24'----------------101111-1 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-1110-1 and 24'----------------0-1111-1 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------101111-1 and 24'----------------101110-1 from group (4 4 16'0000000100100000).
  Merging pattern 24'----------------0-1111-1 and 24'----------------0-1110-1 from group (4 4 16'0000000100100000).
  Merging pattern 24'------------------111000 and 24'------------------111010 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------101100 and 24'------------------101110 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------111100 and 24'------------------111110 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------111010 and 24'------------------111000 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------101110 and 24'------------------101100 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------111110 and 24'------------------111100 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------11111001 and 24'----------------11111011 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------11101101 and 24'----------------11101111 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------11111101 and 24'----------------11111111 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------11111011 and 24'----------------11111001 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------11101111 and 24'----------------11101101 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------11111111 and 24'----------------11111101 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------1110-0 and 24'------------------1111-0 from group (5 1 16'0010000001000000).
  Merging pattern 24'------------------1111-0 and 24'------------------1110-0 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------111110-1 and 24'----------------111111-1 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------111111-1 and 24'----------------111110-1 from group (5 1 16'0010000001000000).
  Merging pattern 24'----------------10111001 and 24'----------------10111011 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-111001 and 24'----------------0-111011 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------10101101 and 24'----------------10101111 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-101101 and 24'----------------0-101111 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------10111101 and 24'----------------10111111 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-111101 and 24'----------------0-111111 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------10111011 and 24'----------------10111001 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-111011 and 24'----------------0-111001 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------10101111 and 24'----------------10101101 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-101111 and 24'----------------0-101101 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------10111111 and 24'----------------10111101 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-111111 and 24'----------------0-111101 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------101110-1 and 24'----------------101111-1 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-1110-1 and 24'----------------0-1111-1 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------101111-1 and 24'----------------101110-1 from group (5 5 16'0000000011000000).
  Merging pattern 24'----------------0-1111-1 and 24'----------------0-1110-1 from group (5 5 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$6977.
  Removing unused input signal $techmap\soc.cpu.$eq$picorv32.v:1809$2564_Y.

9.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 33 unused cells and 33 unused wires.
<suppressed ~34 debug messages>

9.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.cpu.cpu_state$7361' from module `\hardware'.
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [0].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [1].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [2].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [3].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [4].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [5].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [6].
  Removing unused output signal $techmap\soc.cpu.$0\cpu_state[7:0] [7].

9.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\soc.cpu.cpu_state$7361' from module `\hardware' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> -----1
  01000000 -> ----1-
  00100000 -> ---1--
  00001000 -> --1---
  00000010 -> -1----
  00000001 -> 1-----

9.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\soc.cpu.cpu_state$7361' from module `\hardware':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.cpu_state$7361 (\soc.cpu.cpu_state):

  Number of input signals:   22
  Number of output signals:   8
  Number of state bits:       6

  Input signals:
    0: \resetn
    1: $techmap\soc.cpu.$logic_and$picorv32.v:1909$2616_Y
    2: $techmap\soc.cpu.$logic_and$picorv32.v:1901$2607_Y
    3: $techmap\soc.cpu.$logic_and$picorv32.v:1896$2604_Y
    4: $techmap\soc.cpu.$logic_and$picorv32.v:1894$2600_Y
    5: $techmap\soc.cpu.$logic_and$picorv32.v:1893$2597_Y
    6: $techmap\soc.cpu.$logic_and$picorv32.v:1850$2586_Y
    7: $techmap\soc.cpu.$logic_or$picorv32.v:1835$2582_Y
    8: $techmap\soc.cpu.$logic_and$picorv32.v:1674$2533_Y
    9: $techmap\soc.cpu.$logic_and$picorv32.v:1586$2518_Y
   10: $techmap\soc.cpu.$logic_and$picorv32.v:1583$2514_Y
   11: $techmap\soc.cpu.$logic_and$picorv32.v:1526$2501_Y
   12: $techmap\soc.cpu.$logic_and$picorv32.v:1516$2493_Y
   13: \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
   14: \soc.cpu.is_sb_sh_sw
   15: \soc.cpu.decoder_trigger
   16: \soc.cpu.instr_trap
   17: \soc.cpu.instr_jal
   18: \soc.cpu.mem_done
   19: \soc.cpu.pcpi_int_ready
   20: $auto$opt_reduce.cc:132:opt_mux$6893
   21: $auto$opt_reduce.cc:132:opt_mux$6895

  Output signals:
    0: $techmap\soc.cpu.$procmux$2690_CMP
    1: $techmap\soc.cpu.$procmux$2688_CMP
    2: $techmap\soc.cpu.$procmux$2687_CMP
    3: $techmap\soc.cpu.$procmux$2686_CMP
    4: $techmap\soc.cpu.$procmux$2685_CMP
    5: $techmap\soc.cpu.$procmux$2684_CMP
    6: $techmap\soc.cpu.$procmux$2683_CMP
    7: $techmap\soc.cpu.$eq$picorv32.v:1291$2412_Y

  State encoding:
    0:   6'-----1
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 22'----------------10-001   ->     0 8'00000001
      1:     0 22'----------------0---01   ->     0 8'00000001
      2:     0 22'----------------101011   ->     0 8'00000001
      3:     0 22'----------------0-1-11   ->     0 8'00000001
      4:     0 22'----------------1011-1   ->     0 8'00000001
      5:     0 22'----------------111--1   ->     0 8'00000001
      6:     0 22'----------------11000-   ->     0 8'00000001
      7:     0 22'----------------1-010-   ->     0 8'00000001
      8:     0 22'------------------0-1-   ->     0 8'00000001
      9:     0 22'----------------10-000   ->     1 8'00000001
     10:     0 22'----------------0---00   ->     1 8'00000001
     11:     0 22'----------------101010   ->     1 8'00000001
     12:     0 22'----------------0-1-10   ->     1 8'00000001
     13:     0 22'----------------1011-0   ->     1 8'00000001
     14:     0 22'----------------111--0   ->     1 8'00000001
     15:     1 22'----------------11000-   ->     0 8'10000000
     16:     1 22'----------------1-010-   ->     0 8'10000000
     17:     1 22'------------------0-1-   ->     0 8'10000000
     18:     1 22'----------------10-000   ->     1 8'10000000
     19:     1 22'----------------0---00   ->     1 8'10000000
     20:     1 22'----------------101010   ->     1 8'10000000
     21:     1 22'----------------0-1-10   ->     1 8'10000000
     22:     1 22'----------------1011-0   ->     1 8'10000000
     23:     1 22'----------------111--0   ->     1 8'10000000
     24:     1 22'------0--00-----10-001   ->     1 8'10000000
     25:     1 22'----1-1--00-----10-001   ->     1 8'10000000
     26:     1 22'---------01-----10-001   ->     1 8'10000000
     27:     1 22'---------1------10-001   ->     1 8'10000000
     28:     1 22'------0--00-----0---01   ->     1 8'10000000
     29:     1 22'----1-1--00-----0---01   ->     1 8'10000000
     30:     1 22'---------01-----0---01   ->     1 8'10000000
     31:     1 22'---------1------0---01   ->     1 8'10000000
     32:     1 22'------0--00-----101011   ->     1 8'10000000
     33:     1 22'----1-1--00-----101011   ->     1 8'10000000
     34:     1 22'---------01-----101011   ->     1 8'10000000
     35:     1 22'---------1------101011   ->     1 8'10000000
     36:     1 22'------0--00-----0-1-11   ->     1 8'10000000
     37:     1 22'----1-1--00-----0-1-11   ->     1 8'10000000
     38:     1 22'---------01-----0-1-11   ->     1 8'10000000
     39:     1 22'---------1------0-1-11   ->     1 8'10000000
     40:     1 22'------0--00-----1011-1   ->     1 8'10000000
     41:     1 22'----1-1--00-----1011-1   ->     1 8'10000000
     42:     1 22'---------01-----1011-1   ->     1 8'10000000
     43:     1 22'---------1------1011-1   ->     1 8'10000000
     44:     1 22'------0--00-----111--1   ->     1 8'10000000
     45:     1 22'----1-1--00-----111--1   ->     1 8'10000000
     46:     1 22'---------01-----111--1   ->     1 8'10000000
     47:     1 22'---------1------111--1   ->     1 8'10000000
     48:     1 22'----0-1--00-----10-001   ->     2 8'10000000
     49:     1 22'----0-1--00-----0---01   ->     2 8'10000000
     50:     1 22'----0-1--00-----101011   ->     2 8'10000000
     51:     1 22'----0-1--00-----0-1-11   ->     2 8'10000000
     52:     1 22'----0-1--00-----1011-1   ->     2 8'10000000
     53:     1 22'----0-1--00-----111--1   ->     2 8'10000000
     54:     2 22'--0--1-----10---10-001   ->     0 8'00000010
     55:     2 22'--0--1-----10---0---01   ->     0 8'00000010
     56:     2 22'--0--1-----10---101011   ->     0 8'00000010
     57:     2 22'--0--1-----10---0-1-11   ->     0 8'00000010
     58:     2 22'--0--1-----10---1011-1   ->     0 8'00000010
     59:     2 22'--0--1-----10---111--1   ->     0 8'00000010
     60:     2 22'----------------11000-   ->     0 8'00000010
     61:     2 22'----------------1-010-   ->     0 8'00000010
     62:     2 22'------------------0-1-   ->     0 8'00000010
     63:     2 22'----------------10-000   ->     1 8'00000010
     64:     2 22'----------------0---00   ->     1 8'00000010
     65:     2 22'----------------101010   ->     1 8'00000010
     66:     2 22'----------------0-1-10   ->     1 8'00000010
     67:     2 22'----------------1011-0   ->     1 8'00000010
     68:     2 22'----------------111--0   ->     1 8'00000010
     69:     2 22'--0--1-----11---10-001   ->     1 8'00000010
     70:     2 22'--1--1----------10-001   ->     1 8'00000010
     71:     2 22'-1--------------10-001   ->     1 8'00000010
     72:     2 22'--0--1-----11---0---01   ->     1 8'00000010
     73:     2 22'--1--1----------0---01   ->     1 8'00000010
     74:     2 22'-1--------------0---01   ->     1 8'00000010
     75:     2 22'--0--1-----11---101011   ->     1 8'00000010
     76:     2 22'--1--1----------101011   ->     1 8'00000010
     77:     2 22'-1--------------101011   ->     1 8'00000010
     78:     2 22'--0--1-----11---0-1-11   ->     1 8'00000010
     79:     2 22'--1--1----------0-1-11   ->     1 8'00000010
     80:     2 22'-1--------------0-1-11   ->     1 8'00000010
     81:     2 22'--0--1-----11---1011-1   ->     1 8'00000010
     82:     2 22'--1--1----------1011-1   ->     1 8'00000010
     83:     2 22'-1--------------1011-1   ->     1 8'00000010
     84:     2 22'--0--1-----11---111--1   ->     1 8'00000010
     85:     2 22'--1--1----------111--1   ->     1 8'00000010
     86:     2 22'-1--------------111--1   ->     1 8'00000010
     87:     2 22'--0--1-----0----10-001   ->     2 8'00000010
     88:     2 22'--0--1-----0----0---01   ->     2 8'00000010
     89:     2 22'--0--1-----0----101011   ->     2 8'00000010
     90:     2 22'--0--1-----0----0-1-11   ->     2 8'00000010
     91:     2 22'--0--1-----0----1011-1   ->     2 8'00000010
     92:     2 22'--0--1-----0----111--1   ->     2 8'00000010
     93:     2 22'00---0-0-----0--10-001   ->     3 8'00000010
     94:     2 22'1---------------10-001   ->     3 8'00000010
     95:     2 22'00---0-0-----0--0---01   ->     3 8'00000010
     96:     2 22'1---------------0---01   ->     3 8'00000010
     97:     2 22'00---0-0-----0--101011   ->     3 8'00000010
     98:     2 22'1---------------101011   ->     3 8'00000010
     99:     2 22'00---0-0-----0--0-1-11   ->     3 8'00000010
    100:     2 22'1---------------0-1-11   ->     3 8'00000010
    101:     2 22'00---0-0-----0--1011-1   ->     3 8'00000010
    102:     2 22'1---------------1011-1   ->     3 8'00000010
    103:     2 22'00---0-0-----0--111--1   ->     3 8'00000010
    104:     2 22'1---------------111--1   ->     3 8'00000010
    105:     2 22'00-----1-----0--10-001   ->     4 8'00000010
    106:     2 22'00-----1-----0--0---01   ->     4 8'00000010
    107:     2 22'00-----1-----0--101011   ->     4 8'00000010
    108:     2 22'00-----1-----0--0-1-11   ->     4 8'00000010
    109:     2 22'00-----1-----0--1011-1   ->     4 8'00000010
    110:     2 22'00-----1-----0--111--1   ->     4 8'00000010
    111:     2 22'-------------1--10-001   ->     5 8'00000010
    112:     2 22'-------------1--0---01   ->     5 8'00000010
    113:     2 22'-------------1--101011   ->     5 8'00000010
    114:     2 22'-------------1--0-1-11   ->     5 8'00000010
    115:     2 22'-------------1--1011-1   ->     5 8'00000010
    116:     2 22'-------------1--111--1   ->     5 8'00000010
    117:     3 22'----------------11000-   ->     0 8'00001000
    118:     3 22'----------------1-010-   ->     0 8'00001000
    119:     3 22'------------------0-1-   ->     0 8'00001000
    120:     3 22'----------------10-000   ->     1 8'00001000
    121:     3 22'----------------0---00   ->     1 8'00001000
    122:     3 22'----------------101010   ->     1 8'00001000
    123:     3 22'----------------0-1-10   ->     1 8'00001000
    124:     3 22'----------------1011-0   ->     1 8'00001000
    125:     3 22'----------------111--0   ->     1 8'00001000
    126:     3 22'--------0-------10-001   ->     1 8'00001000
    127:     3 22'---1----1-------10-001   ->     1 8'00001000
    128:     3 22'--------0-------0---01   ->     1 8'00001000
    129:     3 22'---1----1-------0---01   ->     1 8'00001000
    130:     3 22'--------0-------101011   ->     1 8'00001000
    131:     3 22'---1----1-------101011   ->     1 8'00001000
    132:     3 22'--------0-------0-1-11   ->     1 8'00001000
    133:     3 22'---1----1-------0-1-11   ->     1 8'00001000
    134:     3 22'--------0-------1011-1   ->     1 8'00001000
    135:     3 22'---1----1-------1011-1   ->     1 8'00001000
    136:     3 22'--------0-------111--1   ->     1 8'00001000
    137:     3 22'---1----1-------111--1   ->     1 8'00001000
    138:     3 22'---0----1-------10-001   ->     3 8'00001000
    139:     3 22'---0----1-------0---01   ->     3 8'00001000
    140:     3 22'---0----1-------101011   ->     3 8'00001000
    141:     3 22'---0----1-------0-1-11   ->     3 8'00001000
    142:     3 22'---0----1-------1011-1   ->     3 8'00001000
    143:     3 22'---0----1-------111--1   ->     3 8'00001000
    144:     4 22'----------------11000-   ->     0 8'00100000
    145:     4 22'----------------1-010-   ->     0 8'00100000
    146:     4 22'------------------0-1-   ->     0 8'00100000
    147:     4 22'----------------10-000   ->     1 8'00100000
    148:     4 22'----------------0---00   ->     1 8'00100000
    149:     4 22'----------------101010   ->     1 8'00100000
    150:     4 22'----------------0-1-10   ->     1 8'00100000
    151:     4 22'----------------1011-0   ->     1 8'00100000
    152:     4 22'----------------111--0   ->     1 8'00100000
    153:     4 22'--------------1110-001   ->     1 8'00100000
    154:     4 22'--------------110---01   ->     1 8'00100000
    155:     4 22'--------------11101011   ->     1 8'00100000
    156:     4 22'--------------110-1-11   ->     1 8'00100000
    157:     4 22'--------------111011-1   ->     1 8'00100000
    158:     4 22'--------------11111--1   ->     1 8'00100000
    159:     4 22'--------------1010-001   ->     4 8'00100000
    160:     4 22'--------------0-10-001   ->     4 8'00100000
    161:     4 22'--------------100---01   ->     4 8'00100000
    162:     4 22'--------------0-0---01   ->     4 8'00100000
    163:     4 22'--------------10101011   ->     4 8'00100000
    164:     4 22'--------------0-101011   ->     4 8'00100000
    165:     4 22'--------------100-1-11   ->     4 8'00100000
    166:     4 22'--------------0-0-1-11   ->     4 8'00100000
    167:     4 22'--------------101011-1   ->     4 8'00100000
    168:     4 22'--------------0-1011-1   ->     4 8'00100000
    169:     4 22'--------------10111--1   ->     4 8'00100000
    170:     4 22'--------------0-111--1   ->     4 8'00100000
    171:     5 22'----------------11000-   ->     0 8'01000000
    172:     5 22'----------------1-010-   ->     0 8'01000000
    173:     5 22'------------------0-1-   ->     0 8'01000000
    174:     5 22'----------------10-000   ->     1 8'01000000
    175:     5 22'----------------0---00   ->     1 8'01000000
    176:     5 22'----------------101010   ->     1 8'01000000
    177:     5 22'----------------0-1-10   ->     1 8'01000000
    178:     5 22'----------------1011-0   ->     1 8'01000000
    179:     5 22'----------------111--0   ->     1 8'01000000
    180:     5 22'--------------1110-001   ->     1 8'01000000
    181:     5 22'--------------110---01   ->     1 8'01000000
    182:     5 22'--------------11101011   ->     1 8'01000000
    183:     5 22'--------------110-1-11   ->     1 8'01000000
    184:     5 22'--------------111011-1   ->     1 8'01000000
    185:     5 22'--------------11111--1   ->     1 8'01000000
    186:     5 22'--------------1010-001   ->     5 8'01000000
    187:     5 22'--------------0-10-001   ->     5 8'01000000
    188:     5 22'--------------100---01   ->     5 8'01000000
    189:     5 22'--------------0-0---01   ->     5 8'01000000
    190:     5 22'--------------10101011   ->     5 8'01000000
    191:     5 22'--------------0-101011   ->     5 8'01000000
    192:     5 22'--------------100-1-11   ->     5 8'01000000
    193:     5 22'--------------0-0-1-11   ->     5 8'01000000
    194:     5 22'--------------101011-1   ->     5 8'01000000
    195:     5 22'--------------0-1011-1   ->     5 8'01000000
    196:     5 22'--------------10111--1   ->     5 8'01000000
    197:     5 22'--------------0-111--1   ->     5 8'01000000

-------------------------------------

9.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\soc.cpu.cpu_state$7361' from module `\hardware'.

9.21. Executing OPT pass (performing simple optimizations).

9.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~3 debug messages>

9.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

9.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

9.21.5. Finished fast OPT passes.

9.22. Executing MEMORY pass.

9.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\soc.cpu.cpuregs.$memwr$\regs$picosoc.v:215$211' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\soc.memory.$memwr$\mem$picosoc.v:234$1940' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\soc.memory.$memwr$\mem$picosoc.v:235$1941' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\soc.memory.$memwr$\mem$picosoc.v:236$1942' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\soc.memory.$memwr$\mem$picosoc.v:237$1943' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209' in module `\hardware': merged address $dff to cell.
Checking cell `$techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210' in module `\hardware': merged address $dff to cell.
Checking cell `$techmap\soc.memory.$memrd$\mem$picosoc.v:233$1939' in module `\hardware': merged data $dff to cell.

9.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 13 unused cells and 14 unused wires.
<suppressed ~14 debug messages>

9.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory hardware.soc.memory.mem by address:
  New clock domain: posedge \clk_16mhz
    Port 0 ($techmap\soc.memory.$memwr$\mem$picosoc.v:234$1940) has addr \soc.cpu.mem_addr [12:2].
      Active bits: 00000000000000000000000011111111
    Port 1 ($techmap\soc.memory.$memwr$\mem$picosoc.v:235$1941) has addr \soc.cpu.mem_addr [12:2].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($techmap\soc.memory.$memwr$\mem$picosoc.v:236$1942) has addr \soc.cpu.mem_addr [12:2].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($techmap\soc.memory.$memwr$\mem$picosoc.v:237$1943) has addr \soc.cpu.mem_addr [12:2].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

9.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\soc.cpu.cpuregs.regs' in module `\hardware':
  $techmap\soc.cpu.cpuregs.$memwr$\regs$picosoc.v:215$211 ($memwr)
  $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:218$210 ($memrd)
  $techmap\soc.cpu.cpuregs.$memrd$\regs$picosoc.v:217$209 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\soc.memory.mem' in module `\hardware':
  $techmap\soc.memory.$memwr$\mem$picosoc.v:237$1943 ($memwr)
  $techmap\soc.memory.$memrd$\mem$picosoc.v:233$1939 ($memrd)

9.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing hardware.soc.cpu.cpuregs.regs:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16mhz.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: soc.cpu.cpuregs.regs.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: soc.cpu.cpuregs.regs.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: soc.cpu.cpuregs.regs.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: soc.cpu.cpuregs.regs.1.0.1
        Adding extra logic for transparent port A1.2.
Processing hardware.soc.memory.mem:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
    Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_16mhz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16mhz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: soc.memory.mem.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: soc.memory.mem.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: soc.memory.mem.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: soc.memory.mem.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: soc.memory.mem.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: soc.memory.mem.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: soc.memory.mem.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: soc.memory.mem.7.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: soc.memory.mem.8.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: soc.memory.mem.9.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: soc.memory.mem.10.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: soc.memory.mem.11.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: soc.memory.mem.12.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: soc.memory.mem.13.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: soc.memory.mem.14.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: soc.memory.mem.15.0.0

9.25. Executing TECHMAP pass (map to technology primitives).

9.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

9.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~122 debug messages>

9.26. Executing ICE40_BRAMINIT pass.

9.27. Executing OPT pass (performing simple optimizations).

9.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~196 debug messages>

9.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~38 debug messages>
Removed a total of 12 cells.

9.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 24 unused cells and 631 unused wires.
<suppressed ~28 debug messages>

9.27.5. Finished fast OPT passes.

9.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

9.29. Executing OPT pass (performing simple optimizations).

9.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

9.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/6 on $pmux $techmap\soc.cpu.$procmux$3351.
    dead port 4/6 on $pmux $techmap\soc.cpu.$procmux$3351.
    dead port 3/6 on $pmux $techmap\soc.cpu.$procmux$3598.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$3614.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3614.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$3880.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$3880.
    dead port 1/5 on $pmux $techmap\soc.cpu.$procmux$3882.
    dead port 2/5 on $pmux $techmap\soc.cpu.$procmux$3882.
    dead port 1/3 on $pmux $techmap\soc.cpu.$procmux$3892.
    dead port 2/3 on $pmux $techmap\soc.cpu.$procmux$3892.
    dead port 3/3 on $pmux $techmap\soc.cpu.$procmux$3892.
    dead port 1/3 on $pmux $techmap\soc.cpu.$procmux$4090.
    dead port 3/5 on $pmux $techmap\soc.cpu.$procmux$4115.
    dead port 1/3 on $pmux $techmap\soc.cpu.$procmux$4124.
    dead port 2/3 on $pmux $techmap\soc.cpu.$procmux$4124.
    dead port 3/3 on $pmux $techmap\soc.cpu.$procmux$4124.
    dead port 1/3 on $pmux $techmap\soc.cpu.$procmux$4129.
    dead port 2/3 on $pmux $techmap\soc.cpu.$procmux$4129.
    dead port 3/3 on $pmux $techmap\soc.cpu.$procmux$4129.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$4133.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$4133.
    dead port 1/2 on $mux $techmap\soc.cpu.$procmux$4136.
    dead port 2/2 on $mux $techmap\soc.cpu.$procmux$4136.
Removed 24 multiplexer ports.
<suppressed ~287 debug messages>

9.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6884: { \soc.cpu.cpu_state [0] \soc.cpu.cpu_state [1] \soc.cpu.cpu_state [2] \soc.cpu.cpu_state [4] \soc.cpu.cpu_state [5] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6880: { \soc.cpu.cpu_state [0] \soc.cpu.cpu_state [1] \soc.cpu.cpu_state [2] \soc.cpu.cpu_state [3] \soc.cpu.cpu_state [5] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$7962: { $auto$fsm_map.cc:118:implement_pattern_cache$7952 $auto$fsm_map.cc:118:implement_pattern_cache$7948 $auto$fsm_map.cc:118:implement_pattern_cache$7944 $auto$fsm_map.cc:118:implement_pattern_cache$7940 $auto$fsm_map.cc:118:implement_pattern_cache$7936 $auto$fsm_map.cc:118:implement_pattern_cache$7932 $auto$fsm_map.cc:118:implement_pattern_cache$7928 $auto$fsm_map.cc:118:implement_pattern_cache$7924 $auto$fsm_map.cc:118:implement_pattern_cache$7920 $auto$fsm_map.cc:118:implement_pattern_cache$7916 $auto$fsm_map.cc:118:implement_pattern_cache$7912 $auto$fsm_map.cc:118:implement_pattern_cache$7908 $auto$fsm_map.cc:118:implement_pattern_cache$7904 $auto$fsm_map.cc:118:implement_pattern_cache$7900 $auto$fsm_map.cc:118:implement_pattern_cache$7896 $auto$fsm_map.cc:118:implement_pattern_cache$7892 $auto$fsm_map.cc:118:implement_pattern_cache$7956 $auto$fsm_map.cc:118:implement_pattern_cache$7960 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$7694: { $auto$fsm_map.cc:118:implement_pattern_cache$7500 $auto$fsm_map.cc:118:implement_pattern_cache$7512 $auto$fsm_map.cc:118:implement_pattern_cache$7504 $auto$fsm_map.cc:118:implement_pattern_cache$7588 $auto$fsm_map.cc:118:implement_pattern_cache$7692 $auto$fsm_map.cc:118:implement_pattern_cache$7688 $auto$fsm_map.cc:118:implement_pattern_cache$7684 $auto$fsm_map.cc:118:implement_pattern_cache$7680 $auto$fsm_map.cc:118:implement_pattern_cache$7676 $auto$fsm_map.cc:118:implement_pattern_cache$7672 $auto$fsm_map.cc:118:implement_pattern_cache$7592 $auto$fsm_map.cc:118:implement_pattern_cache$7668 $auto$fsm_map.cc:118:implement_pattern_cache$7664 $auto$fsm_map.cc:118:implement_pattern_cache$7660 $auto$fsm_map.cc:118:implement_pattern_cache$7656 $auto$fsm_map.cc:118:implement_pattern_cache$7650 $auto$fsm_map.cc:118:implement_pattern_cache$7646 $auto$fsm_map.cc:118:implement_pattern_cache$7642 $auto$fsm_map.cc:118:implement_pattern_cache$7638 $auto$fsm_map.cc:118:implement_pattern_cache$7634 $auto$fsm_map.cc:118:implement_pattern_cache$7630 $auto$fsm_map.cc:118:implement_pattern_cache$7626 $auto$fsm_map.cc:118:implement_pattern_cache$7622 $auto$fsm_map.cc:118:implement_pattern_cache$7618 $auto$fsm_map.cc:118:implement_pattern_cache$7614 $auto$fsm_map.cc:118:implement_pattern_cache$7608 $auto$fsm_map.cc:118:implement_pattern_cache$7604 $auto$fsm_map.cc:118:implement_pattern_cache$7530 $auto$fsm_map.cc:118:implement_pattern_cache$7562 $auto$fsm_map.cc:118:implement_pattern_cache$7534 $auto$fsm_map.cc:118:implement_pattern_cache$7508 $auto$fsm_map.cc:118:implement_pattern_cache$7558 $auto$fsm_map.cc:118:implement_pattern_cache$7496 $auto$fsm_map.cc:118:implement_pattern_cache$7542 $auto$fsm_map.cc:118:implement_pattern_cache$7546 $auto$fsm_map.cc:118:implement_pattern_cache$7554 $auto$fsm_map.cc:118:implement_pattern_cache$7596 $auto$fsm_map.cc:74:implement_pattern_cache$7434 $auto$fsm_map.cc:118:implement_pattern_cache$7492 $auto$fsm_map.cc:118:implement_pattern_cache$7584 $auto$fsm_map.cc:118:implement_pattern_cache$7580 $auto$fsm_map.cc:118:implement_pattern_cache$7474 $auto$fsm_map.cc:118:implement_pattern_cache$7516 $auto$fsm_map.cc:118:implement_pattern_cache$7576 $auto$fsm_map.cc:118:implement_pattern_cache$7520 $auto$fsm_map.cc:74:implement_pattern_cache$7432 $auto$fsm_map.cc:74:implement_pattern_cache$7430 $auto$fsm_map.cc:118:implement_pattern_cache$7600 $auto$fsm_map.cc:118:implement_pattern_cache$7566 $auto$fsm_map.cc:118:implement_pattern_cache$7478 $auto$fsm_map.cc:118:implement_pattern_cache$7550 $auto$fsm_map.cc:118:implement_pattern_cache$7538 $auto$fsm_map.cc:118:implement_pattern_cache$7482 $auto$fsm_map.cc:118:implement_pattern_cache$7488 $auto$fsm_map.cc:118:implement_pattern_cache$7524 $auto$fsm_map.cc:118:implement_pattern_cache$7450 $auto$fsm_map.cc:118:implement_pattern_cache$7446 $auto$fsm_map.cc:74:implement_pattern_cache$7440 $auto$fsm_map.cc:74:implement_pattern_cache$7438 $auto$fsm_map.cc:74:implement_pattern_cache$7436 $auto$fsm_map.cc:118:implement_pattern_cache$7470 $auto$fsm_map.cc:118:implement_pattern_cache$7466 $auto$fsm_map.cc:118:implement_pattern_cache$7462 $auto$fsm_map.cc:118:implement_pattern_cache$7458 $auto$fsm_map.cc:118:implement_pattern_cache$7572 $auto$fsm_map.cc:118:implement_pattern_cache$7454 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$7429: { $auto$fsm_map.cc:118:implement_pattern_cache$7401 $auto$fsm_map.cc:118:implement_pattern_cache$7397 $auto$fsm_map.cc:118:implement_pattern_cache$7393 $auto$fsm_map.cc:118:implement_pattern_cache$7389 $auto$fsm_map.cc:118:implement_pattern_cache$7385 $auto$fsm_map.cc:118:implement_pattern_cache$7381 $auto$fsm_map.cc:118:implement_pattern_cache$7377 $auto$fsm_map.cc:74:implement_pattern_cache$7427 $auto$fsm_map.cc:74:implement_pattern_cache$7425 $auto$fsm_map.cc:74:implement_pattern_cache$7423 $auto$fsm_map.cc:118:implement_pattern_cache$7421 $auto$fsm_map.cc:118:implement_pattern_cache$7417 $auto$fsm_map.cc:118:implement_pattern_cache$7413 $auto$fsm_map.cc:118:implement_pattern_cache$7409 $auto$fsm_map.cc:118:implement_pattern_cache$7405 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$7655: { \soc.cpu.cpu_state [4] \soc.cpu.cpu_state [5] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:942:replace_cell$8011:
      Old ports: A=16'0000000000000000, B={ \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen }, Y=$auto$rtlil.cc:1918:Mux$8014
      New ports: A=1'0, B=\soc.cpu.cpuregs.wen, Y=$auto$rtlil.cc:1918:Mux$8014 [0]
      New connections: $auto$rtlil.cc:1918:Mux$8014 [15:1] = { $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] $auto$rtlil.cc:1918:Mux$8014 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:942:replace_cell$8055:
      Old ports: A=16'0000000000000000, B={ \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen \soc.cpu.cpuregs.wen }, Y=$auto$rtlil.cc:1918:Mux$7975
      New ports: A=1'0, B=\soc.cpu.cpuregs.wen, Y=$auto$rtlil.cc:1918:Mux$7975 [0]
      New connections: $auto$rtlil.cc:1918:Mux$7975 [15:1] = { $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] $auto$rtlil.cc:1918:Mux$7975 [0] }
    Consolidated identical input bits for $pmux cell $techmap\soc.cpu.$procmux$3343:
      Old ports: A=\soc.cpu.mem_rdata_word, B={ \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15:0] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7:0] }, Y=$techmap\soc.cpu.$procmux$3343_Y
      New ports: A=\soc.cpu.mem_rdata_word [31:8], B={ \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15:7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] }, Y=$techmap\soc.cpu.$procmux$3343_Y [31:8]
      New connections: $techmap\soc.cpu.$procmux$3343_Y [7:0] = \soc.cpu.mem_rdata_word [7:0]
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$3467:
      Old ports: A=\soc.cpu.latched_rd, B={ 1'1 \soc.cpu.latched_rd [4:0] }, Y=$techmap\soc.cpu.$procmux$3467_Y
      New ports: A=\soc.cpu.latched_rd [5], B=1'1, Y=$techmap\soc.cpu.$procmux$3467_Y [5]
      New connections: $techmap\soc.cpu.$procmux$3467_Y [4:0] = \soc.cpu.latched_rd [4:0]
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4410:
      Old ports: A={ \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] }, B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$techmap\soc.cpu.$procmux$4410_Y
      New ports: A=\soc.cpu.mem_rdata_latched [31], B=\soc.cpu.mem_rdata_latched [12], Y=$techmap\soc.cpu.$procmux$4410_Y [0]
      New connections: $techmap\soc.cpu.$procmux$4410_Y [11:1] = { $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] $techmap\soc.cpu.$procmux$4410_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4438:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$7002 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$7002 [1]
      New connections: $auto$wreduce.cc:454:run$7002 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4598:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$7003 [4:0] }, B={ 1'0 \soc.cpu.mem_rdata_latched [6:2] }, Y=$techmap\soc.cpu.$procmux$4598_Y
      New ports: A=$auto$wreduce.cc:454:run$7003 [4:0], B=\soc.cpu.mem_rdata_latched [6:2], Y=$techmap\soc.cpu.$procmux$4598_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4598_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4616:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [4:2] }, Y=$techmap\soc.cpu.$procmux$4616_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [4:2] }, Y=$techmap\soc.cpu.$procmux$4616_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4616_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4623:
      Old ports: A=\soc.cpu.mem_rdata_latched [19:12], B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$techmap\soc.cpu.$procmux$4623_Y
      New ports: A=\soc.cpu.mem_rdata_latched [19:13], B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$techmap\soc.cpu.$procmux$4623_Y [7:1]
      New connections: $techmap\soc.cpu.$procmux$4623_Y [0] = \soc.cpu.mem_rdata_latched [12]
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4631:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$7005 [4:0] }, B=6'000001, Y=$techmap\soc.cpu.$procmux$4631_Y
      New ports: A=$auto$wreduce.cc:454:run$7005 [4:0], B=5'00001, Y=$techmap\soc.cpu.$procmux$4631_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4631_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4648:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [9:7] }, Y=$techmap\soc.cpu.$procmux$4648_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [9:7] }, Y=$techmap\soc.cpu.$procmux$4648_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4648_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4666:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [4:2] }, Y=$techmap\soc.cpu.$procmux$4666_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [4:2] }, Y=$techmap\soc.cpu.$procmux$4666_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4666_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$5283:
      Old ports: A={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, B={ \soc.cpu.mem_rdata_latched [6] 4'0000 }, Y=$techmap\soc.cpu.$procmux$5283_Y
      New ports: A={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, B={ \soc.cpu.mem_rdata_latched [6] 1'0 }, Y={ $techmap\soc.cpu.$procmux$5283_Y [4] $techmap\soc.cpu.$procmux$5283_Y [0] }
      New connections: $techmap\soc.cpu.$procmux$5283_Y [3:1] = { $techmap\soc.cpu.$procmux$5283_Y [0] $techmap\soc.cpu.$procmux$5283_Y [0] $techmap\soc.cpu.$procmux$5283_Y [0] }
    Consolidated identical input bits for $pmux cell $techmap\soc.cpu.$procmux$5450:
      Old ports: A=\soc.cpu.reg_op2, B={ \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] }, Y=\soc.cpu.mem_la_wdata
      New ports: A=\soc.cpu.reg_op2 [31:8], B={ \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] }, Y=\soc.cpu.mem_la_wdata [31:8]
      New connections: \soc.cpu.mem_la_wdata [7:0] = \soc.cpu.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:1295$2413:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$7012 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$7012 [2:1]
      New connections: $auto$wreduce.cc:454:run$7012 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:1519$2496:
      Old ports: A=2'00, B=2'10, Y=$techmap\soc.cpu.$ternary$picorv32.v:1519$2496_Y
      New ports: A=1'0, B=1'1, Y=$techmap\soc.cpu.$ternary$picorv32.v:1519$2496_Y [1]
      New connections: $techmap\soc.cpu.$ternary$picorv32.v:1519$2496_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:1530$2503:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$7013 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$7013 [2:1]
      New connections: $auto$wreduce.cc:454:run$7013 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:365$2022:
      Old ports: A={ \soc.cpu.reg_op1 [31:2] 2'00 }, B={ $techmap\soc.cpu.$add$picorv32.v:365$2021_Y 2'00 }, Y=\soc.cpu.mem_la_addr
      New ports: A=\soc.cpu.reg_op1 [31:2], B=$techmap\soc.cpu.$add$picorv32.v:365$2021_Y, Y=\soc.cpu.mem_la_addr [31:2]
      New connections: \soc.cpu.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:394$2037:
      Old ports: A=4'0011, B=4'1100, Y=$techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y [2] $techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y [0] }
      New connections: { $techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y [3] $techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y [1] } = { $techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y [2] $techmap\soc.cpu.$ternary$picorv32.v:394$2037_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:474$2055:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:454:run$7014 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$7014 [5]
      New connections: $auto$wreduce.cc:454:run$7014 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$ternary$picorv32.v:600$2099:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$7015 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$7015 [0]
      New connections: $auto$wreduce.cc:454:run$7015 [1] = $auto$wreduce.cc:454:run$7015 [0]
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.pcpi_mul.$procmux$5635:
      Old ports: A={ \soc.cpu.pcpi_mul.next_rdt [59] 3'000 \soc.cpu.pcpi_mul.next_rdt [55] 3'000 \soc.cpu.pcpi_mul.next_rdt [51] 3'000 \soc.cpu.pcpi_mul.next_rdt [47] 3'000 \soc.cpu.pcpi_mul.next_rdt [43] 3'000 \soc.cpu.pcpi_mul.next_rdt [39] 3'000 \soc.cpu.pcpi_mul.next_rdt [35] 3'000 \soc.cpu.pcpi_mul.next_rdt [31] 3'000 \soc.cpu.pcpi_mul.next_rdt [27] 3'000 \soc.cpu.pcpi_mul.next_rdt [23] 3'000 \soc.cpu.pcpi_mul.next_rdt [19] 3'000 \soc.cpu.pcpi_mul.next_rdt [15] 3'000 \soc.cpu.pcpi_mul.next_rdt [11] 3'000 \soc.cpu.pcpi_mul.next_rdt [7] 3'000 \soc.cpu.pcpi_mul.next_rdt [3] 4'0000 }, B=61'0000000000000000000000000000000000000000000000000000000000000, Y=$auto$wreduce.cc:454:run$7018 [60:0]
      New ports: A={ \soc.cpu.pcpi_mul.next_rdt [59] \soc.cpu.pcpi_mul.next_rdt [55] \soc.cpu.pcpi_mul.next_rdt [51] \soc.cpu.pcpi_mul.next_rdt [47] \soc.cpu.pcpi_mul.next_rdt [43] \soc.cpu.pcpi_mul.next_rdt [39] \soc.cpu.pcpi_mul.next_rdt [35] \soc.cpu.pcpi_mul.next_rdt [31] \soc.cpu.pcpi_mul.next_rdt [27] \soc.cpu.pcpi_mul.next_rdt [23] \soc.cpu.pcpi_mul.next_rdt [19] \soc.cpu.pcpi_mul.next_rdt [15] \soc.cpu.pcpi_mul.next_rdt [11] \soc.cpu.pcpi_mul.next_rdt [7] \soc.cpu.pcpi_mul.next_rdt [3] }, B=15'000000000000000, Y={ $auto$wreduce.cc:454:run$7018 [60] $auto$wreduce.cc:454:run$7018 [56] $auto$wreduce.cc:454:run$7018 [52] $auto$wreduce.cc:454:run$7018 [48] $auto$wreduce.cc:454:run$7018 [44] $auto$wreduce.cc:454:run$7018 [40] $auto$wreduce.cc:454:run$7018 [36] $auto$wreduce.cc:454:run$7018 [32] $auto$wreduce.cc:454:run$7018 [28] $auto$wreduce.cc:454:run$7018 [24] $auto$wreduce.cc:454:run$7018 [20] $auto$wreduce.cc:454:run$7018 [16] $auto$wreduce.cc:454:run$7018 [12] $auto$wreduce.cc:454:run$7018 [8] $auto$wreduce.cc:454:run$7018 [4] }
      New connections: { $auto$wreduce.cc:454:run$7018 [59:57] $auto$wreduce.cc:454:run$7018 [55:53] $auto$wreduce.cc:454:run$7018 [51:49] $auto$wreduce.cc:454:run$7018 [47:45] $auto$wreduce.cc:454:run$7018 [43:41] $auto$wreduce.cc:454:run$7018 [39:37] $auto$wreduce.cc:454:run$7018 [35:33] $auto$wreduce.cc:454:run$7018 [31:29] $auto$wreduce.cc:454:run$7018 [27:25] $auto$wreduce.cc:454:run$7018 [23:21] $auto$wreduce.cc:454:run$7018 [19:17] $auto$wreduce.cc:454:run$7018 [15:13] $auto$wreduce.cc:454:run$7018 [11:9] $auto$wreduce.cc:454:run$7018 [7:5] $auto$wreduce.cc:454:run$7018 [3:0] } = 46'0000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.pcpi_mul.$procmux$5648:
      Old ports: A={ 32'00000000000000000000000000000000 \soc.cpu.reg_op2 }, B={ \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 [31] \soc.cpu.reg_op2 }, Y=$techmap\soc.cpu.pcpi_mul.$procmux$5648_Y
      New ports: A=1'0, B=\soc.cpu.reg_op2 [31], Y=$techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32]
      New connections: { $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [63:33] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [31:0] } = { $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5648_Y [32] \soc.cpu.reg_op2 }
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.pcpi_mul.$procmux$5657:
      Old ports: A={ 32'00000000000000000000000000000000 \soc.cpu.reg_op1 }, B={ \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 [31] \soc.cpu.reg_op1 }, Y=$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y
      New ports: A=1'0, B=\soc.cpu.reg_op1 [31], Y=$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32]
      New connections: { $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [63:33] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [31:0] } = { $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] $techmap\soc.cpu.pcpi_mul.$procmux$5657_Y [32] \soc.cpu.reg_op1 }
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.pcpi_mul.$ternary$picorv32.v:2219$997:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:454:run$7020 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$7020 [5]
      New connections: $auto$wreduce.cc:454:run$7020 [4:0] = 5'11110
    Consolidated identical input bits for $mux cell $techmap\soc.simpleuart.$ternary$simpleuart.v:53$138:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \soc.simpleuart.recv_buf_data }, Y=\soc.simpleuart_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \soc.simpleuart.recv_buf_data }, Y=\soc.simpleuart_reg_dat_do [8:0]
      New connections: \soc.simpleuart_reg_dat_do [31:9] = { \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] }
    Consolidated identical input bits for $pmux cell $techmap\soc.spimemio.$procmux$6404:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$techmap\soc.spimemio.$procmux$6404_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $techmap\soc.spimemio.$procmux$6404_Y [6] $techmap\soc.spimemio.$procmux$6404_Y [4:1] }
      New connections: { $techmap\soc.spimemio.$procmux$6404_Y [7] $techmap\soc.spimemio.$procmux$6404_Y [5] $techmap\soc.spimemio.$procmux$6404_Y [0] } = { $techmap\soc.spimemio.$procmux$6404_Y [3] $techmap\soc.spimemio.$procmux$6404_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\soc.spimemio.$ternary$spimemio.v:316$83:
      Old ports: A=7'1111111, B=7'0100101, Y=$auto$wreduce.cc:454:run$7049 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$7049 [1]
      New connections: { $auto$wreduce.cc:454:run$7049 [6:2] $auto$wreduce.cc:454:run$7049 [0] } = { $auto$wreduce.cc:454:run$7049 [1] 1'1 $auto$wreduce.cc:454:run$7049 [1] $auto$wreduce.cc:454:run$7049 [1] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\soc.spimemio.xfer.$procmux$5899:
      Old ports: A=\soc.spimemio.xfer.count, B={ $techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y [3:1] \soc.spimemio.xfer.count [0] }, Y=$techmap\soc.spimemio.xfer.$5\next_count[3:0]
      New ports: A=\soc.spimemio.xfer.count [3:1], B=$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y [3:1], Y=$techmap\soc.spimemio.xfer.$5\next_count[3:0] [3:1]
      New connections: $techmap\soc.spimemio.xfer.$5\next_count[3:0] [0] = \soc.spimemio.xfer.count [0]
    Consolidated identical input bits for $mux cell $techmap\soc.spimemio.xfer.$procmux$5940:
      Old ports: A=\soc.spimemio.xfer.count, B={ $techmap\soc.spimemio.xfer.$sub$spimemio.v:491$105_Y [3:2] \soc.spimemio.xfer.count [1:0] }, Y=$techmap\soc.spimemio.xfer.$4\next_count[3:0]
      New ports: A=\soc.spimemio.xfer.count [3:2], B=$techmap\soc.spimemio.xfer.$sub$spimemio.v:491$105_Y [3:2], Y=$techmap\soc.spimemio.xfer.$4\next_count[3:0] [3:2]
      New connections: $techmap\soc.spimemio.xfer.$4\next_count[3:0] [1:0] = \soc.spimemio.xfer.count [1:0]
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $mux cell $techmap\soc.$ternary$picosoc.v:114$1180:
      Old ports: A=0, B=\soc.simpleuart_reg_dat_do, Y=$techmap\soc.$ternary$picosoc.v:114$1180_Y
      New ports: A=9'000000000, B=\soc.simpleuart_reg_dat_do [8:0], Y=$techmap\soc.$ternary$picosoc.v:114$1180_Y [8:0]
      New connections: $techmap\soc.$ternary$picosoc.v:114$1180_Y [31:9] = { $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] $techmap\soc.$ternary$picosoc.v:114$1180_Y [8] }
    Consolidated identical input bits for $pmux cell $techmap\soc.cpu.$procmux$4594:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:454:run$7004 [4:0] $techmap\soc.cpu.$procmux$4598_Y 1'0 \soc.cpu.mem_rdata_latched [6:2] }, Y=$techmap\soc.cpu.$procmux$4594_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:454:run$7004 [4:0] $techmap\soc.cpu.$procmux$4598_Y [4:0] \soc.cpu.mem_rdata_latched [6:2] }, Y=$techmap\soc.cpu.$procmux$4594_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4594_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4633:
      Old ports: A=$techmap\soc.cpu.$procmux$4631_Y, B={ 1'0 \soc.cpu.mem_rdata_latched [11:7] }, Y=$techmap\soc.cpu.$procmux$4633_Y
      New ports: A=$techmap\soc.cpu.$procmux$4631_Y [4:0], B=\soc.cpu.mem_rdata_latched [11:7], Y=$techmap\soc.cpu.$procmux$4633_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4633_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4650:
      Old ports: A=$techmap\soc.cpu.$procmux$4648_Y, B={ 1'0 $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [9:7] }, Y=$techmap\soc.cpu.$procmux$4650_Y
      New ports: A=$techmap\soc.cpu.$procmux$4648_Y [4:0], B={ $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [9:7] }, Y=$techmap\soc.cpu.$procmux$4650_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4650_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.spimemio.$procmux$6394:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$7049 [6:0] }, B={ 4'0000 \soc.spimemio.config_dummy }, Y=$techmap\soc.spimemio.$procmux$6394_Y
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$7049 [1] $auto$wreduce.cc:454:run$7049 [1] 1'1 $auto$wreduce.cc:454:run$7049 [1] 1'1 }, B={ 2'00 \soc.spimemio.config_dummy }, Y=$techmap\soc.spimemio.$procmux$6394_Y [5:0]
      New connections: $techmap\soc.spimemio.$procmux$6394_Y [7:6] = $techmap\soc.spimemio.$procmux$6394_Y [5:4]
    Consolidated identical input bits for $mux cell $techmap\soc.spimemio.xfer.$procmux$6016:
      Old ports: A=\soc.spimemio.xfer.count, B=$techmap\soc.spimemio.xfer.$5\next_count[3:0], Y=$techmap\soc.spimemio.xfer.$procmux$6016_Y
      New ports: A=\soc.spimemio.xfer.count [3:1], B=$techmap\soc.spimemio.xfer.$5\next_count[3:0] [3:1], Y=$techmap\soc.spimemio.xfer.$procmux$6016_Y [3:1]
      New connections: $techmap\soc.spimemio.xfer.$procmux$6016_Y [0] = \soc.spimemio.xfer.count [0]
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\soc.cpu.$procmux$4635:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:454:run$7007 [4:0] 1'0 $auto$wreduce.cc:454:run$7006 [4:0] $techmap\soc.cpu.$procmux$4633_Y }, Y=$techmap\soc.cpu.$procmux$4635_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:454:run$7007 [4:0] $auto$wreduce.cc:454:run$7006 [4:0] $techmap\soc.cpu.$procmux$4633_Y [4:0] }, Y=$techmap\soc.cpu.$procmux$4635_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4635_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4652:
      Old ports: A=$techmap\soc.cpu.$procmux$4650_Y, B={ 1'0 $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [9:7] }, Y=$techmap\soc.cpu.$procmux$4652_Y
      New ports: A=$techmap\soc.cpu.$procmux$4650_Y [4:0], B={ $auto$wreduce.cc:454:run$6997 [4:3] \soc.cpu.mem_rdata_latched [9:7] }, Y=$techmap\soc.cpu.$procmux$4652_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4652_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\soc.cpu.$procmux$4654:
      Old ports: A=6'000000, B={ 7'0000010 \soc.cpu.mem_rdata_latched [11:7] 1'0 $auto$wreduce.cc:454:run$7008 [4:0] $techmap\soc.cpu.$procmux$4652_Y }, Y=$techmap\soc.cpu.$procmux$4654_Y
      New ports: A=5'00000, B={ 5'00001 \soc.cpu.mem_rdata_latched [11:7] $auto$wreduce.cc:454:run$7008 [4:0] $techmap\soc.cpu.$procmux$4652_Y [4:0] }, Y=$techmap\soc.cpu.$procmux$4654_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4654_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\soc.cpu.$procmux$4643:
      Old ports: A=6'000000, B={ 1'0 $techmap\soc.cpu.$procmux$4666_Y [4:0] $techmap\soc.cpu.$procmux$4654_Y 1'0 $techmap\soc.cpu.$procmux$4635_Y [4:0] }, Y=$techmap\soc.cpu.$procmux$4643_Y
      New ports: A=5'00000, B={ $techmap\soc.cpu.$procmux$4666_Y [4:0] $techmap\soc.cpu.$procmux$4654_Y [4:0] $techmap\soc.cpu.$procmux$4635_Y [4:0] }, Y=$techmap\soc.cpu.$procmux$4643_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4643_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4670:
      Old ports: A={ 1'0 \soc.cpu.mem_rdata_latched [11:7] }, B=$techmap\soc.cpu.$procmux$4643_Y, Y=$techmap\soc.cpu.$procmux$4670_Y
      New ports: A=\soc.cpu.mem_rdata_latched [11:7], B=$techmap\soc.cpu.$procmux$4643_Y [4:0], Y=$techmap\soc.cpu.$procmux$4670_Y [4:0]
      New connections: $techmap\soc.cpu.$procmux$4670_Y [5] = 1'0
  Optimizing cells in module \hardware.
Performed a total of 47 changes.

9.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 6 unused cells and 18 unused wires.
<suppressed ~8 debug messages>

9.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.29.9. Rerunning OPT passes. (Maybe there is more to do..)

9.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~285 debug messages>

9.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $mux cell $techmap\soc.cpu.$procmux$4169:
      Old ports: A=$techmap\soc.cpu.$3\current_pc[31:0], B=$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y, Y=$techmap\soc.cpu.$procmux$4169_Y
      New ports: A=$techmap\soc.cpu.$3\current_pc[31:0] [31:1], B=$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y [31:1], Y=$techmap\soc.cpu.$procmux$4169_Y [31:1]
      New connections: $techmap\soc.cpu.$procmux$4169_Y [0] = $techmap\soc.cpu.$3\current_pc[31:0] [0]
  Optimizing cells in module \hardware.
Performed a total of 1 changes.

9.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

9.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

9.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.29.16. Rerunning OPT passes. (Maybe there is more to do..)

9.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~285 debug messages>

9.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

9.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

9.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

9.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

9.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

9.29.23. Finished OPT passes. (There is nothing left to do.)

9.30. Executing ICE40_WRAPCARRY pass (wrap carries).

9.31. Executing TECHMAP pass (map to technology primitives).

9.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

9.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $lut.
Using extmapper maccmap for cells of type $macc.
  add \soc.cpu.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [11:8] (4 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$9b74a473ccd678a23e1df4cc12019cbbece20051\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=26\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=63\Y_WIDTH=63 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=13 for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
  add \soc.cpu.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [43:40] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [51:48] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [47:44] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [59:56] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [55:52] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [63:60] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [19:16] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [3:0] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [15:12] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [7:4] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [39:36] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [31:28] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [23:20] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [27:24] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add \soc.cpu.pcpi_mul.rdx [35:32] (4 bits, unsigned)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=22\Y_WIDTH=23 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=4 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
No more expansions possible.
<suppressed ~4953 debug messages>

9.32. Executing ICE40_OPT pass (performing simple optimizations).

9.32.1. Running ICE40 specific optimizations.

9.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~3716 debug messages>

9.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~6405 debug messages>
Removed a total of 2135 cells.

9.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

9.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 820 unused cells and 3905 unused wires.
<suppressed ~821 debug messages>

9.32.6. Rerunning OPT passes. (Removed registers in this run.)

9.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7217.slice[0].fadd: CO=$auto$alumacc.cc:474:replace_alu$7217.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7228.slice[0].fadd: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7233.slice[0].fadd: CO=$auto$alumacc.cc:474:replace_alu$7217.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7249.slice[0].fadd: CO=\clock.counterI [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7252.slice[0].fadd: CO=\clock.counterO [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7258.slice[0].fadd: CO=\soc.cpu.count_cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7264.slice[0].fadd: CO=\soc.cpu.count_instr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7302.slice[0].fadd: CO=\soc.cpu.pcpi_timeout_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7305.slice[0].fadd: CO=\soc.cpu.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7314.slice[0].fadd: CO=$auto$alumacc.cc:474:replace_alu$7314.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7317.slice[0].fadd: CO=$auto$alumacc.cc:474:replace_alu$7285.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7320.slice[0].fadd: CO=$auto$alumacc.cc:474:replace_alu$7320.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7323.slice[0].fadd: CO=$auto$alumacc.cc:474:replace_alu$7323.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7341.slice[0].fadd: CO=\soc.spimemio.rd_addr [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7341.slice[22].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7344.slice[0].fadd: CO=\soc.simpleuart.send_bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7347.slice[0].fadd: CO=\soc.simpleuart.recv_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7350.slice[0].fadd: CO=\soc.simpleuart.recv_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7353.slice[0].fadd: CO=\soc.simpleuart.send_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$alumacc.cc:474:replace_alu$7356.slice[0].fadd: CO=\soc.cpu.pcpi_mul.mul_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$11744.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23524.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23531.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23558.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23566.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23573.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23600.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23607.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23615.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23622.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23651.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23658.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23666.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23673.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23707.slice[0].fadd: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) hardware.$auto$maccmap.cc:240:synth$23714.slice[0].fadd: CO=1'0

9.32.8. Executing OPT_EXPR pass (perform const folding).
