Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  8 15:19:10 2021
| Host         : DESKTOP-N94V8PR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FinalPipelineCPU_control_sets_placed.rpt
| Design       : FinalPipelineCPU
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           19 |
| No           | No                    | Yes                    |              60 |           19 |
| No           | Yes                   | No                     |              72 |           21 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              33 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------+------------------+------------------+----------------+
|    Clock Signal   |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------+------------------+------------------+----------------+
|  sysclk_IBUF_BUFG |                  | addrb[3]_i_1_n_0 |                1 |              1 |
|  btn_inout/Q[0]   |                  | btn_inout/Q[1]   |                1 |              1 |
|  sysclk_IBUF_BUFG | addrb[3]_i_1_n_0 |                  |                3 |              4 |
|  sysclk_IBUF_BUFG | btn_inout/E[0]   |                  |                1 |              4 |
|  sysclk_IBUF_BUFG |                  | hex1             |                3 |              8 |
|  sysclk_IBUF_BUFG |                  | ssd0/sclk        |                8 |             31 |
|  sysclk_IBUF_BUFG |                  | ssd1/sclk        |                8 |             31 |
|  sysclk_IBUF_BUFG | led_OBUF[2]      | main_uut/AR[0]   |                8 |             33 |
|  sysclk_IBUF_BUFG |                  |                  |               19 |             50 |
|  clk_BUFG         |                  | main_uut/AR[0]   |               19 |             60 |
+-------------------+------------------+------------------+------------------+----------------+


