Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 186228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[8]_LDC/TChk155_10355 at time 186228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 226773 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 227304 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 227400 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 228224 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 228531 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 228561 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 228673 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 346228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[8]_LDC/TChk155_10355 at time 346228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 386773 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 387304 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 387400 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 388224 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 388531 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 388561 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 388673 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 506228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[8]_LDC/TChk155_10355 at time 506228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 546773 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 547304 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 547400 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 548224 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 548531 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 548561 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 548673 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 666228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[8]_LDC/TChk155_10355 at time 666228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 706773 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 707304 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 707400 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 708224 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 708531 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 708561 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 708673 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 826228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[8]_LDC/TChk155_10355 at time 826228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[1]_LDC/TChk155_10355 at time 866773 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[6]_LDC/TChk155_10355 at time 867304 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 867400 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[11]_LDC/TChk155_10355 at time 868224 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 868531 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[7]_LDC/TChk155_10355 at time 868561 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_imag_reg[5]_LDC/TChk155_10355 at time 868673 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[4]_LDC/TChk155_10355 at time 986228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /stage1_tb/dft1/dft1/mult8/LO_real_reg[8]_LDC/TChk155_10355 at time 986228 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
