{
  "module_name": "rs780d.h",
  "hash_id": "1f24a449e5863e4dd100120041c552ef1146aa9ff1921d74b9d1b84f31a38db2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rs780d.h",
  "human_readable_source": " \n#ifndef __RS780D_H__\n#define __RS780D_H__\n\n#define CG_SPLL_FUNC_CNTL                                 0x600\n#       define SPLL_RESET                                (1 << 0)\n#       define SPLL_SLEEP                                (1 << 1)\n#       define SPLL_REF_DIV(x)                           ((x) << 2)\n#       define SPLL_REF_DIV_MASK                         (7 << 2)\n#       define SPLL_REF_DIV_SHIFT                        2\n#       define SPLL_FB_DIV(x)                            ((x) << 5)\n#       define SPLL_FB_DIV_MASK                          (0xff << 2)\n#       define SPLL_FB_DIV_SHIFT                         2\n#       define SPLL_PULSEEN                              (1 << 13)\n#       define SPLL_PULSENUM(x)                          ((x) << 14)\n#       define SPLL_PULSENUM_MASK                        (3 << 14)\n#       define SPLL_SW_HILEN(x)                          ((x) << 16)\n#       define SPLL_SW_HILEN_MASK                        (0xf << 16)\n#       define SPLL_SW_HILEN_SHIFT                       16\n#       define SPLL_SW_LOLEN(x)                          ((x) << 20)\n#       define SPLL_SW_LOLEN_MASK                        (0xf << 20)\n#       define SPLL_SW_LOLEN_SHIFT                       20\n#       define SPLL_DIVEN                                (1 << 24)\n#       define SPLL_BYPASS_EN                            (1 << 25)\n#       define SPLL_CHG_STATUS                           (1 << 29)\n#       define SPLL_CTLREQ                               (1 << 30)\n#       define SPLL_CTLACK                               (1 << 31)\n\n \n#define\tFVTHROT_CNTRL_REG\t\t\t\t0x3000\n#define\t\tDONT_WAIT_FOR_FBDIV_WRAP\t\t(1 << 0)\n#define\t\tMINIMUM_CIP(x)\t\t\t\t((x) << 1)\n#define\t\tMINIMUM_CIP_SHIFT\t\t\t1\n#define\t\tMINIMUM_CIP_MASK\t\t\t0x1fffffe\n#define\t\tREFRESH_RATE_DIVISOR(x)\t\t\t((x) << 25)\n#define\t\tREFRESH_RATE_DIVISOR_SHIFT\t\t25\n#define\t\tREFRESH_RATE_DIVISOR_MASK\t\t(0x3 << 25)\n#define\t\tENABLE_FV_THROT\t\t\t\t(1 << 27)\n#define\t\tENABLE_FV_UPDATE\t\t\t(1 << 28)\n#define\t\tTREND_SEL_MODE\t\t\t\t(1 << 29)\n#define\t\tFORCE_TREND_SEL\t\t\t\t(1 << 30)\n#define\t\tENABLE_FV_THROT_IO\t\t\t(1 << 31)\n#define\tFVTHROT_TARGET_REG\t\t\t\t0x3004\n#define\t\tTARGET_IDLE_COUNT(x)\t\t\t((x) << 0)\n#define\t\tTARGET_IDLE_COUNT_MASK\t\t\t0xffffff\n#define\t\tTARGET_IDLE_COUNT_SHIFT\t\t\t0\n#define\tFVTHROT_CB1\t\t\t\t\t0x3008\n#define\tFVTHROT_CB2\t\t\t\t\t0x300c\n#define\tFVTHROT_CB3\t\t\t\t\t0x3010\n#define\tFVTHROT_CB4\t\t\t\t\t0x3014\n#define\tFVTHROT_UTC0\t\t\t\t\t0x3018\n#define\tFVTHROT_UTC1\t\t\t\t\t0x301c\n#define\tFVTHROT_UTC2\t\t\t\t\t0x3020\n#define\tFVTHROT_UTC3\t\t\t\t\t0x3024\n#define\tFVTHROT_UTC4\t\t\t\t\t0x3028\n#define\tFVTHROT_DTC0\t\t\t\t\t0x302c\n#define\tFVTHROT_DTC1\t\t\t\t\t0x3030\n#define\tFVTHROT_DTC2\t\t\t\t\t0x3034\n#define\tFVTHROT_DTC3\t\t\t\t\t0x3038\n#define\tFVTHROT_DTC4\t\t\t\t\t0x303c\n#define\tFVTHROT_FBDIV_REG0\t\t\t\t0x3040\n#define\t\tMIN_FEEDBACK_DIV(x)\t\t\t((x) << 0)\n#define\t\tMIN_FEEDBACK_DIV_MASK\t\t\t0xfff\n#define\t\tMIN_FEEDBACK_DIV_SHIFT\t\t\t0\n#define\t\tMAX_FEEDBACK_DIV(x)\t\t\t((x) << 12)\n#define\t\tMAX_FEEDBACK_DIV_MASK\t\t\t(0xfff << 12)\n#define\t\tMAX_FEEDBACK_DIV_SHIFT\t\t\t12\n#define\tFVTHROT_FBDIV_REG1\t\t\t\t0x3044\n#define\t\tMAX_FEEDBACK_STEP(x)\t\t\t((x) << 0)\n#define\t\tMAX_FEEDBACK_STEP_MASK\t\t\t0xfff\n#define\t\tMAX_FEEDBACK_STEP_SHIFT\t\t\t0\n#define\t\tSTARTING_FEEDBACK_DIV(x)\t\t((x) << 12)\n#define\t\tSTARTING_FEEDBACK_DIV_MASK\t\t(0xfff << 12)\n#define\t\tSTARTING_FEEDBACK_DIV_SHIFT\t\t12\n#define\t\tFORCE_FEEDBACK_DIV\t\t\t(1 << 24)\n#define\tFVTHROT_FBDIV_REG2\t\t\t\t0x3048\n#define\t\tFORCED_FEEDBACK_DIV(x)\t\t\t((x) << 0)\n#define\t\tFORCED_FEEDBACK_DIV_MASK\t\t0xfff\n#define\t\tFORCED_FEEDBACK_DIV_SHIFT\t\t0\n#define\t\tFB_DIV_TIMER_VAL(x)\t\t\t((x) << 12)\n#define\t\tFB_DIV_TIMER_VAL_MASK\t\t\t(0xffff << 12)\n#define\t\tFB_DIV_TIMER_VAL_SHIFT\t\t\t12\n#define\tFVTHROT_FB_US_REG0\t\t\t\t0x304c\n#define\tFVTHROT_FB_US_REG1\t\t\t\t0x3050\n#define\tFVTHROT_FB_DS_REG0\t\t\t\t0x3054\n#define\tFVTHROT_FB_DS_REG1\t\t\t\t0x3058\n#define\tFVTHROT_PWM_CTRL_REG0\t\t\t\t0x305c\n#define\t\tSTARTING_PWM_HIGHTIME(x)\t\t((x) << 0)\n#define\t\tSTARTING_PWM_HIGHTIME_MASK\t\t0xfff\n#define\t\tSTARTING_PWM_HIGHTIME_SHIFT\t\t0\n#define\t\tNUMBER_OF_CYCLES_IN_PERIOD(x)\t\t((x) << 12)\n#define\t\tNUMBER_OF_CYCLES_IN_PERIOD_MASK\t\t(0xfff << 12)\n#define\t\tNUMBER_OF_CYCLES_IN_PERIOD_SHIFT\t12\n#define\t\tFORCE_STARTING_PWM_HIGHTIME\t\t(1 << 24)\n#define\t\tINVERT_PWM_WAVEFORM\t\t\t(1 << 25)\n#define\tFVTHROT_PWM_CTRL_REG1\t\t\t\t0x3060\n#define\t\tMIN_PWM_HIGHTIME(x)\t\t\t((x) << 0)\n#define\t\tMIN_PWM_HIGHTIME_MASK\t\t\t0xfff\n#define\t\tMIN_PWM_HIGHTIME_SHIFT\t\t\t0\n#define\t\tMAX_PWM_HIGHTIME(x)\t\t\t((x) << 12)\n#define\t\tMAX_PWM_HIGHTIME_MASK\t\t\t(0xfff << 12)\n#define\t\tMAX_PWM_HIGHTIME_SHIFT\t\t\t12\n#define\tFVTHROT_PWM_US_REG0\t\t\t\t0x3064\n#define\tFVTHROT_PWM_US_REG1\t\t\t\t0x3068\n#define\tFVTHROT_PWM_DS_REG0\t\t\t\t0x306c\n#define\tFVTHROT_PWM_DS_REG1\t\t\t\t0x3070\n#define\tFVTHROT_STATUS_REG0\t\t\t\t0x3074\n#define\t\tCURRENT_FEEDBACK_DIV_MASK\t\t0xfff\n#define\t\tCURRENT_FEEDBACK_DIV_SHIFT\t\t0\n#define\tFVTHROT_STATUS_REG1\t\t\t\t0x3078\n#define\tFVTHROT_STATUS_REG2\t\t\t\t0x307c\n#define\tCG_INTGFX_MISC\t\t\t\t\t0x3080\n#define\t\tFVTHROT_VBLANK_SEL\t\t\t(1 << 9)\n#define\tFVTHROT_PWM_FEEDBACK_DIV_REG1\t\t\t0x308c\n#define\t\tRANGE0_PWM_FEEDBACK_DIV(x)\t\t((x) << 0)\n#define\t\tRANGE0_PWM_FEEDBACK_DIV_MASK\t\t0xfff\n#define\t\tRANGE0_PWM_FEEDBACK_DIV_SHIFT\t\t0\n#define\t\tRANGE_PWM_FEEDBACK_DIV_EN\t\t(1 << 12)\n#define\tFVTHROT_PWM_FEEDBACK_DIV_REG2\t\t\t0x3090\n#define\t\tRANGE1_PWM_FEEDBACK_DIV(x)\t\t((x) << 0)\n#define\t\tRANGE1_PWM_FEEDBACK_DIV_MASK\t\t0xfff\n#define\t\tRANGE1_PWM_FEEDBACK_DIV_SHIFT\t\t0\n#define\t\tRANGE2_PWM_FEEDBACK_DIV(x)\t\t((x) << 12)\n#define\t\tRANGE2_PWM_FEEDBACK_DIV_MASK\t\t(0xfff << 12)\n#define\t\tRANGE2_PWM_FEEDBACK_DIV_SHIFT\t\t12\n#define\tFVTHROT_PWM_FEEDBACK_DIV_REG3\t\t\t0x3094\n#define\t\tRANGE0_PWM(x)\t\t\t\t((x) << 0)\n#define\t\tRANGE0_PWM_MASK\t\t\t\t0xfff\n#define\t\tRANGE0_PWM_SHIFT\t\t\t0\n#define\t\tRANGE1_PWM(x)\t\t\t\t((x) << 12)\n#define\t\tRANGE1_PWM_MASK\t\t\t\t(0xfff << 12)\n#define\t\tRANGE1_PWM_SHIFT\t\t\t12\n#define\tFVTHROT_PWM_FEEDBACK_DIV_REG4\t\t\t0x3098\n#define\t\tRANGE2_PWM(x)\t\t\t\t((x) << 0)\n#define\t\tRANGE2_PWM_MASK\t\t\t\t0xfff\n#define\t\tRANGE2_PWM_SHIFT\t\t\t0\n#define\t\tRANGE3_PWM(x)\t\t\t\t((x) << 12)\n#define\t\tRANGE3_PWM_MASK\t\t\t\t(0xfff << 12)\n#define\t\tRANGE3_PWM_SHIFT\t\t\t12\n#define\tFVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1\t\t0x30ac\n#define\t\tRANGE0_SLOW_CLK_FEEDBACK_DIV(x)\t\t((x) << 0)\n#define\t\tRANGE0_SLOW_CLK_FEEDBACK_DIV_MASK\t0xfff\n#define\t\tRANGE0_SLOW_CLK_FEEDBACK_DIV_SHIFT\t0\n#define\t\tRANGE_SLOW_CLK_FEEDBACK_DIV_EN\t\t(1 << 12)\n\n#define\tGFX_MACRO_BYPASS_CNTL\t\t\t\t0x30c0\n#define\t\tSPLL_BYPASS_CNTL\t\t\t(1 << 0)\n#define\t\tUPLL_BYPASS_CNTL\t\t\t(1 << 1)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}