{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558167420899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558167420900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 16:17:00 2019 " "Processing started: Sat May 18 16:17:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558167420900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558167420900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_board -c key_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_board -c key_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558167420901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558167421225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_board.v 1 1 " "Found 1 design units, including 1 entities, in source file key_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_board " "Found entity 1: key_board" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558167421274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558167421274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_board " "Elaborating entity \"key_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558167421304 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_state key_board.v(57) " "Verilog HDL Always Construct warning at key_board.v(57): inferring latch(es) for variable \"current_state\", which holds its previous value in one or more paths through the always construct" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1558167421304 "|key_board"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state key_board.v(57) " "Verilog HDL Always Construct warning at key_board.v(57): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1558167421304 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.KEY_PRESSED key_board.v(57) " "Inferred latch for \"next_state.KEY_PRESSED\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN_COL3 key_board.v(57) " "Inferred latch for \"next_state.SCAN_COL3\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN_COL2 key_board.v(57) " "Inferred latch for \"next_state.SCAN_COL2\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN_COL1 key_board.v(57) " "Inferred latch for \"next_state.SCAN_COL1\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN_COL0 key_board.v(57) " "Inferred latch for \"next_state.SCAN_COL0\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.NO_KEY_PRESSED key_board.v(57) " "Inferred latch for \"next_state.NO_KEY_PRESSED\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.KEY_PRESSED key_board.v(57) " "Inferred latch for \"current_state.KEY_PRESSED\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.SCAN_COL3 key_board.v(57) " "Inferred latch for \"current_state.SCAN_COL3\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.SCAN_COL2 key_board.v(57) " "Inferred latch for \"current_state.SCAN_COL2\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.SCAN_COL1 key_board.v(57) " "Inferred latch for \"current_state.SCAN_COL1\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.SCAN_COL0 key_board.v(57) " "Inferred latch for \"current_state.SCAN_COL0\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.NO_KEY_PRESSED key_board.v(57) " "Inferred latch for \"current_state.NO_KEY_PRESSED\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 "|key_board"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state.NO_KEY_PRESSED key_board.v(57) " "Can't resolve multiple constant drivers for net \"current_state.NO_KEY_PRESSED\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "key_board.v(45) " "Constant driver at key_board.v(45)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 45 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state.SCAN_COL0 key_board.v(57) " "Can't resolve multiple constant drivers for net \"current_state.SCAN_COL0\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state.SCAN_COL1 key_board.v(57) " "Can't resolve multiple constant drivers for net \"current_state.SCAN_COL1\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state.SCAN_COL2 key_board.v(57) " "Can't resolve multiple constant drivers for net \"current_state.SCAN_COL2\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state.SCAN_COL3 key_board.v(57) " "Can't resolve multiple constant drivers for net \"current_state.SCAN_COL3\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "current_state.KEY_PRESSED key_board.v(57) " "Can't resolve multiple constant drivers for net \"current_state.KEY_PRESSED\" at key_board.v(57)" {  } { { "key_board.v" "" { Text "C:/Users/hzt/Documents/GitHub/FPGA_Learn/3key_board/key_board.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1558167421314 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558167421424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 18 16:17:01 2019 " "Processing ended: Sat May 18 16:17:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558167421424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558167421424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558167421424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558167421424 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558167422016 ""}
