$date
	Thu Oct 07 13:27:58 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testes $end
$var wire 1 ! clock $end
$upscope $end
$scope module testes $end
$var wire 1 " p1 $end
$upscope $end
$scope module testes $end
$var wire 1 # p2 $end
$upscope $end
$scope module testes $end
$var wire 1 $ p3 $end
$upscope $end
$scope module testes $end
$var wire 1 % p4 $end
$upscope $end
$scope module testes $end
$var wire 1 & p5 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#10
1#
#20
0#
#30
1$
1&
1!
#34
0$
#40
0&
1#
#50
0#
#60
1$
1%
0!
1"
#64
0$
#70
1#
#80
0#
#90
1$
1&
1!
#94
0$
#100
0&
1#
#110
0#
#120
1$
0!
0"
#124
0$
#130
1#
#140
0#
#150
1$
1&
1!
#154
0$
#160
0&
1#
#170
0#
#180
1$
0!
0"
#184
0$
#190
1#
#200
0#
#210
1$
1&
1!
0%
#214
0$
#220
0&
1#
#230
0#
#240
1$
1%
0!
1"
#244
0$
#250
1#
#260
0#
#270
1$
1&
1!
#274
0$
#280
0&
1#
#290
0#
#300
1$
0!
0"
#304
0$
#310
1#
#320
0#
#330
1$
1&
1!
#334
0$
#340
0&
1#
#350
0#
#360
1$
0!
0"
