/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [30:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  reg [6:0] celloutsig_0_59z;
  wire [24:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_60z;
  wire [13:0] celloutsig_0_65z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_13z ? celloutsig_1_6z[1] : in_data[189];
  assign celloutsig_1_3z = !(in_data[99] ? celloutsig_1_1z[1] : celloutsig_1_1z[8]);
  assign celloutsig_0_11z = !(celloutsig_0_5z[14] ? celloutsig_0_3z : celloutsig_0_6z[3]);
  assign celloutsig_0_28z = !(celloutsig_0_19z ? celloutsig_0_14z : celloutsig_0_15z[0]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_0z | celloutsig_1_12z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z | celloutsig_0_17z[0]);
  assign celloutsig_0_74z = ~celloutsig_0_59z[4];
  assign celloutsig_1_9z = ~celloutsig_1_2z;
  assign celloutsig_1_16z = ~celloutsig_1_1z[2];
  assign celloutsig_0_0z = ~((in_data[40] | in_data[92]) & in_data[40]);
  assign celloutsig_0_3z = ~((in_data[21] | in_data[39]) & celloutsig_0_1z);
  assign celloutsig_0_36z = ~((celloutsig_0_16z | celloutsig_0_4z[3]) & celloutsig_0_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z[10] | celloutsig_1_1z[2]) & celloutsig_1_3z);
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_6z[2]) & in_data[136]);
  assign celloutsig_0_26z = ~((celloutsig_0_6z[0] | celloutsig_0_5z[14]) & celloutsig_0_3z);
  assign celloutsig_0_37z = celloutsig_0_28z | ~(celloutsig_0_20z[5]);
  assign celloutsig_1_12z = ~(celloutsig_1_4z ^ celloutsig_1_6z[1]);
  assign celloutsig_0_1z = ~(in_data[48] ^ in_data[90]);
  assign celloutsig_0_38z = { celloutsig_0_15z[1:0], celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_31z } & { celloutsig_0_6z[2:0], celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[175:172], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z } & { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_7z[2:0], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z } & { in_data[90:85], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_5z[20:10] & { celloutsig_0_20z[17:9], celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[157:124] == in_data[142:109];
  assign celloutsig_1_4z = { in_data[166:163], celloutsig_1_0z } === celloutsig_1_1z[8:4];
  assign celloutsig_1_5z = { in_data[114:112], celloutsig_1_1z } === { in_data[178:169], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_5z[22:15], celloutsig_0_2z } === { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_12z[8:5], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_9z } && { celloutsig_0_24z[12:8], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_0_41z = { celloutsig_0_5z[19:0], celloutsig_0_30z } && { celloutsig_0_22z[10:3], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_10z = in_data[40:29] && { celloutsig_0_5z[22], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_12z[10:4], celloutsig_0_13z } && { celloutsig_0_4z[2:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[19:8], celloutsig_0_1z } && in_data[69:57];
  assign celloutsig_0_27z = { in_data[27:20], celloutsig_0_18z } && { in_data[68:56], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_31z = ! celloutsig_0_21z[10:7];
  assign celloutsig_0_52z = { celloutsig_0_12z[12:2], celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_49z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_23z } < { celloutsig_0_21z[11:4], celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_40z };
  assign celloutsig_0_16z = { in_data[91:89], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z } < { celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_11z = celloutsig_1_1z[7] & ~(celloutsig_1_7z);
  assign celloutsig_1_1z = in_data[177:167] % { 1'h1, in_data[147:138] };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } * celloutsig_0_5z[22:19];
  assign celloutsig_0_29z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_26z } * { celloutsig_0_15z[3:2], celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_20z[6:1], celloutsig_0_19z } != { celloutsig_0_18z[3:2], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_18z[4:1], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_16z } != { celloutsig_0_4z[2], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_0_20z = - in_data[69:49];
  assign celloutsig_0_48z = celloutsig_0_20z[20:11] | { celloutsig_0_22z[8:1], celloutsig_0_26z, celloutsig_0_14z };
  assign celloutsig_0_49z = celloutsig_0_48z[8:6] | { celloutsig_0_38z[2], celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_0_8z = | { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_25z = | celloutsig_0_5z[11:3];
  assign celloutsig_0_35z = { celloutsig_0_29z[4:1], celloutsig_0_32z, celloutsig_0_6z } >>> { celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_40z = { celloutsig_0_35z[5:1], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_3z } >>> celloutsig_0_12z[11:1];
  assign celloutsig_0_43z = { celloutsig_0_7z[3:1], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_31z } >>> celloutsig_0_35z[8:2];
  assign celloutsig_0_4z = { in_data[31:29], celloutsig_0_2z } >>> in_data[47:44];
  assign celloutsig_1_19z = { 1'h1, celloutsig_1_15z[0], 2'h3, celloutsig_1_15z[0], celloutsig_1_11z } >>> { celloutsig_1_6z[2], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_18z = { celloutsig_0_17z[2:1], celloutsig_0_15z, celloutsig_0_1z } >>> { celloutsig_0_17z[1], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_65z = { celloutsig_0_12z[9:0], celloutsig_0_4z } - { celloutsig_0_12z[11:8], celloutsig_0_43z, celloutsig_0_17z };
  assign celloutsig_0_7z = celloutsig_0_6z - { celloutsig_0_6z[2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_6z[2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z } - { celloutsig_0_5z[13], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_5z = in_data[38:14] ~^ { celloutsig_0_4z[2:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_6z } ~^ { celloutsig_0_20z[15:12], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_5z[11:8], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z } ~^ { celloutsig_0_12z[6:0], celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_33z = ~((celloutsig_0_25z & celloutsig_0_5z[21]) | celloutsig_0_22z[8]);
  assign celloutsig_0_34z = ~((celloutsig_0_18z[4] & celloutsig_0_31z) | celloutsig_0_5z[15]);
  assign celloutsig_0_73z = ~((celloutsig_0_52z & celloutsig_0_60z[0]) | celloutsig_0_65z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_6z[1] & celloutsig_0_0z) | celloutsig_0_10z);
  always_latch
    if (clkin_data[64]) celloutsig_0_59z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_59z = celloutsig_0_12z[6:0];
  always_latch
    if (clkin_data[64]) celloutsig_0_60z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_60z = { celloutsig_0_29z[5], celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_32z };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_6z = celloutsig_1_1z[9:7];
  always_latch
    if (!clkin_data[64]) celloutsig_0_17z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_17z = { celloutsig_0_6z[1:0], celloutsig_0_1z };
  assign celloutsig_1_15z[0] = celloutsig_1_10z[2] ~^ celloutsig_1_8z;
  assign celloutsig_1_15z[2:1] = 2'h3;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
