<stg><name>convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24

]]></Node>
<StgValue><ssdm name="sext_ln24_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln24_cast = sext i62 %sext_ln24_read

]]></Node>
<StgValue><ssdm name="sext_ln24_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 4704, void @empty, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i11 0, i11 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln24 = store i3 0, i3 %c

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln25 = store i4 0, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln26 = store i4 0, i4 %w

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten11_load = load i11 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="indvar_flatten11_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:3 %icmp_ln24 = icmp_eq  i11 %indvar_flatten11_load, i11 1176

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %add_ln24_1 = add i11 %indvar_flatten11_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln24 = br i1 %icmp_ln24, void %for.inc22, void %VITIS_LOOP_34_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1817.exit:3 %store_ln24 = store i11 %add_ln24_1, i11 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc22:2 %c_load = load i3 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc22:3 %INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln24_cast

]]></Node>
<StgValue><ssdm name="INPUT_r_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc22:4 %add_ln24 = add i3 %c_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22:7 %icmp_ln25 = icmp_eq  i8 %indvar_flatten_load, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc22:12 %select_ln24_1 = select i1 %icmp_ln25, i3 %add_ln24, i3 %c_load

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:31 %INPUT_r_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
for.inc22:33 %switch_ln28 = switch i3 %select_ln24_1, void %arrayidx1817.case.5, i3 0, void %arrayidx1817.case.0, i3 1, void %arrayidx1817.case.1, i3 2, void %arrayidx1817.case.2, i3 3, void %arrayidx1817.case.3, i3 4, void %arrayidx1817.case.4

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx1817.exit:1 %add_ln25_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx1817.exit:2 %select_ln25_2 = select i1 %icmp_ln25, i8 1, i8 %add_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1817.exit:4 %store_ln24 = store i3 %select_ln24_1, i3 %c

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1817.exit:5 %store_ln25 = store i8 %select_ln25_2, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
VITIS_LOOP_34_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc22:0 %w_load = load i4 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc22:1 %h_load = load i4 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22:8 %select_ln24 = select i1 %icmp_ln25, i4 0, i4 %h_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22:9 %xor_ln24 = xor i1 %icmp_ln25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22:10 %icmp_ln26 = icmp_eq  i4 %w_load, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22:11 %and_ln24 = and i1 %icmp_ln26, i1 %xor_ln24

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22:13 %add_ln25 = add i4 %select_ln24, i4 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22:14 %or_ln25 = or i1 %and_ln24, i1 %icmp_ln25

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22:15 %select_ln25 = select i1 %or_ln25, i4 0, i4 %w_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22:16 %select_ln25_1 = select i1 %and_ln24, i4 %add_ln25, i4 %select_ln24

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22:17 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln25_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc22:18 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln25_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
for.inc22:19 %zext_ln28 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22:20 %sub_ln28 = sub i8 %tmp_8, i8 %zext_ln28

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
for.inc22:21 %zext_ln28_1 = zext i4 %select_ln25

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22:22 %add_ln28 = add i8 %sub_ln28, i8 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
for.inc22:23 %zext_ln28_2 = zext i8 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:24 %local_input_addr = getelementptr i32 %local_input, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="local_input_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:25 %local_input_1_addr = getelementptr i32 %local_input_1, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="local_input_1_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:26 %local_input_2_addr = getelementptr i32 %local_input_2, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="local_input_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:27 %local_input_3_addr = getelementptr i32 %local_input_3, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="local_input_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:28 %local_input_4_addr = getelementptr i32 %local_input_4, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="local_input_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22:29 %local_input_5_addr = getelementptr i32 %local_input_5, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="local_input_5_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22:30 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.inc22:32 %bitcast_ln28 = bitcast i32 %INPUT_r_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1817.case.4:0 %store_ln28 = store i32 %bitcast_ln28, i8 %local_input_4_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.case.4:1 %br_ln28 = br void %arrayidx1817.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1817.case.3:0 %store_ln28 = store i32 %bitcast_ln28, i8 %local_input_3_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.case.3:1 %br_ln28 = br void %arrayidx1817.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1817.case.2:0 %store_ln28 = store i32 %bitcast_ln28, i8 %local_input_2_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.case.2:1 %br_ln28 = br void %arrayidx1817.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1817.case.1:0 %store_ln28 = store i32 %bitcast_ln28, i8 %local_input_1_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.case.1:1 %br_ln28 = br void %arrayidx1817.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1817.case.0:0 %store_ln28 = store i32 %bitcast_ln28, i8 %local_input_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.case.0:1 %br_ln28 = br void %arrayidx1817.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="!0"/>
<literal name="select_ln24_1" val="!1"/>
<literal name="select_ln24_1" val="!2"/>
<literal name="select_ln24_1" val="!3"/>
<literal name="select_ln24_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx1817.case.5:0 %store_ln28 = store i32 %bitcast_ln28, i8 %local_input_5_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln24_1" val="!0"/>
<literal name="select_ln24_1" val="!1"/>
<literal name="select_ln24_1" val="!2"/>
<literal name="select_ln24_1" val="!3"/>
<literal name="select_ln24_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.case.5:1 %br_ln28 = br void %arrayidx1817.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx1817.exit:0 %add_ln26 = add i4 %select_ln25, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1817.exit:6 %store_ln25 = store i4 %select_ln25_1, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1817.exit:7 %store_ln26 = store i4 %add_ln26, i4 %w

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1817.exit:8 %br_ln26 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="INPUT_r" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="INPUT_r"/></StgValue>
</port>
<port id="96" name="sext_ln24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln24"/></StgValue>
</port>
<port id="97" name="local_input" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="local_input_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_input_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="local_input_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_input_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="local_input_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_input_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="local_input_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_input_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="local_input_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_input_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="104" from="StgValue_103" to="w" fromId="103" toId="6">
</dataflow>
<dataflow id="105" from="StgValue_103" to="h" fromId="103" toId="7">
</dataflow>
<dataflow id="106" from="StgValue_103" to="indvar_flatten" fromId="103" toId="8">
</dataflow>
<dataflow id="107" from="StgValue_103" to="c" fromId="103" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_103" to="indvar_flatten11" fromId="103" toId="10">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln24_read" fromId="109" toId="11">
</dataflow>
<dataflow id="111" from="sext_ln24" to="sext_ln24_read" fromId="96" toId="11">
</dataflow>
<dataflow id="112" from="sext_ln24_read" to="sext_ln24_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="INPUT_r" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="117" from="empty_13" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="122" from="empty_16" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specinterface_ln0" fromId="124" toId="13">
</dataflow>
<dataflow id="127" from="empty" to="specinterface_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="130" from="empty_16" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="136" from="empty_16" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="137" from="empty_16" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="143" from="indvar_flatten11" to="store_ln0" fromId="10" toId="14">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln24" fromId="144" toId="15">
</dataflow>
<dataflow id="146" from="c" to="store_ln24" fromId="9" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_147" to="store_ln0" fromId="147" toId="16">
</dataflow>
<dataflow id="149" from="indvar_flatten" to="store_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_150" to="store_ln25" fromId="150" toId="17">
</dataflow>
<dataflow id="152" from="h" to="store_ln25" fromId="7" toId="17">
</dataflow>
<dataflow id="153" from="StgValue_150" to="store_ln26" fromId="150" toId="18">
</dataflow>
<dataflow id="154" from="w" to="store_ln26" fromId="6" toId="18">
</dataflow>
<dataflow id="155" from="indvar_flatten11" to="indvar_flatten11_load" fromId="10" toId="20">
</dataflow>
<dataflow id="156" from="indvar_flatten11_load" to="icmp_ln24" fromId="20" toId="21">
</dataflow>
<dataflow id="158" from="StgValue_157" to="icmp_ln24" fromId="157" toId="21">
</dataflow>
<dataflow id="159" from="indvar_flatten11_load" to="add_ln24_1" fromId="20" toId="22">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln24_1" fromId="160" toId="22">
</dataflow>
<dataflow id="162" from="icmp_ln24" to="br_ln24" fromId="21" toId="23">
</dataflow>
<dataflow id="163" from="add_ln24_1" to="store_ln24" fromId="22" toId="24">
</dataflow>
<dataflow id="164" from="indvar_flatten11" to="store_ln24" fromId="10" toId="24">
</dataflow>
<dataflow id="165" from="indvar_flatten" to="indvar_flatten_load" fromId="8" toId="25">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="166" toId="26">
</dataflow>
<dataflow id="168" from="INPUT_r" to="specbitsmap_ln0" fromId="95" toId="26">
</dataflow>
<dataflow id="169" from="c" to="c_load" fromId="9" toId="27">
</dataflow>
<dataflow id="170" from="INPUT_r" to="INPUT_r_addr" fromId="95" toId="28">
</dataflow>
<dataflow id="171" from="sext_ln24_cast" to="INPUT_r_addr" fromId="12" toId="28">
</dataflow>
<dataflow id="172" from="c_load" to="add_ln24" fromId="27" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_173" to="add_ln24" fromId="173" toId="29">
</dataflow>
<dataflow id="175" from="indvar_flatten_load" to="icmp_ln25" fromId="25" toId="30">
</dataflow>
<dataflow id="177" from="StgValue_176" to="icmp_ln25" fromId="176" toId="30">
</dataflow>
<dataflow id="178" from="icmp_ln25" to="select_ln24_1" fromId="30" toId="31">
</dataflow>
<dataflow id="179" from="add_ln24" to="select_ln24_1" fromId="29" toId="31">
</dataflow>
<dataflow id="180" from="c_load" to="select_ln24_1" fromId="27" toId="31">
</dataflow>
<dataflow id="182" from="_ssdm_op_Read.m_axi.p1i32" to="INPUT_r_addr_read" fromId="181" toId="32">
</dataflow>
<dataflow id="183" from="INPUT_r_addr" to="INPUT_r_addr_read" fromId="28" toId="32">
</dataflow>
<dataflow id="184" from="select_ln24_1" to="switch_ln28" fromId="31" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_144" to="switch_ln28" fromId="144" toId="33">
</dataflow>
<dataflow id="186" from="StgValue_173" to="switch_ln28" fromId="173" toId="33">
</dataflow>
<dataflow id="188" from="StgValue_187" to="switch_ln28" fromId="187" toId="33">
</dataflow>
<dataflow id="190" from="StgValue_189" to="switch_ln28" fromId="189" toId="33">
</dataflow>
<dataflow id="192" from="StgValue_191" to="switch_ln28" fromId="191" toId="33">
</dataflow>
<dataflow id="193" from="indvar_flatten_load" to="add_ln25_1" fromId="25" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_194" to="add_ln25_1" fromId="194" toId="34">
</dataflow>
<dataflow id="196" from="icmp_ln25" to="select_ln25_2" fromId="30" toId="35">
</dataflow>
<dataflow id="197" from="StgValue_194" to="select_ln25_2" fromId="194" toId="35">
</dataflow>
<dataflow id="198" from="add_ln25_1" to="select_ln25_2" fromId="34" toId="35">
</dataflow>
<dataflow id="199" from="select_ln24_1" to="store_ln24" fromId="31" toId="36">
</dataflow>
<dataflow id="200" from="c" to="store_ln24" fromId="9" toId="36">
</dataflow>
<dataflow id="201" from="select_ln25_2" to="store_ln25" fromId="35" toId="37">
</dataflow>
<dataflow id="202" from="indvar_flatten" to="store_ln25" fromId="8" toId="37">
</dataflow>
<dataflow id="203" from="w" to="w_load" fromId="6" toId="38">
</dataflow>
<dataflow id="204" from="h" to="h_load" fromId="7" toId="39">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="205" toId="40">
</dataflow>
<dataflow id="208" from="VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_str" to="specloopname_ln0" fromId="207" toId="40">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="209" toId="41">
</dataflow>
<dataflow id="212" from="StgValue_211" to="speclooptripcount_ln0" fromId="211" toId="41">
</dataflow>
<dataflow id="213" from="StgValue_211" to="speclooptripcount_ln0" fromId="211" toId="41">
</dataflow>
<dataflow id="214" from="StgValue_211" to="speclooptripcount_ln0" fromId="211" toId="41">
</dataflow>
<dataflow id="215" from="icmp_ln25" to="select_ln24" fromId="30" toId="42">
</dataflow>
<dataflow id="216" from="StgValue_150" to="select_ln24" fromId="150" toId="42">
</dataflow>
<dataflow id="217" from="h_load" to="select_ln24" fromId="39" toId="42">
</dataflow>
<dataflow id="218" from="icmp_ln25" to="xor_ln24" fromId="30" toId="43">
</dataflow>
<dataflow id="220" from="StgValue_219" to="xor_ln24" fromId="219" toId="43">
</dataflow>
<dataflow id="221" from="w_load" to="icmp_ln26" fromId="38" toId="44">
</dataflow>
<dataflow id="223" from="StgValue_222" to="icmp_ln26" fromId="222" toId="44">
</dataflow>
<dataflow id="224" from="icmp_ln26" to="and_ln24" fromId="44" toId="45">
</dataflow>
<dataflow id="225" from="xor_ln24" to="and_ln24" fromId="43" toId="45">
</dataflow>
<dataflow id="226" from="select_ln24" to="add_ln25" fromId="42" toId="46">
</dataflow>
<dataflow id="228" from="StgValue_227" to="add_ln25" fromId="227" toId="46">
</dataflow>
<dataflow id="229" from="and_ln24" to="or_ln25" fromId="45" toId="47">
</dataflow>
<dataflow id="230" from="icmp_ln25" to="or_ln25" fromId="30" toId="47">
</dataflow>
<dataflow id="231" from="or_ln25" to="select_ln25" fromId="47" toId="48">
</dataflow>
<dataflow id="232" from="StgValue_150" to="select_ln25" fromId="150" toId="48">
</dataflow>
<dataflow id="233" from="w_load" to="select_ln25" fromId="38" toId="48">
</dataflow>
<dataflow id="234" from="and_ln24" to="select_ln25_1" fromId="45" toId="49">
</dataflow>
<dataflow id="235" from="add_ln25" to="select_ln25_1" fromId="46" toId="49">
</dataflow>
<dataflow id="236" from="select_ln24" to="select_ln25_1" fromId="42" toId="49">
</dataflow>
<dataflow id="238" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_8" fromId="237" toId="50">
</dataflow>
<dataflow id="239" from="select_ln25_1" to="tmp_8" fromId="49" toId="50">
</dataflow>
<dataflow id="240" from="StgValue_150" to="tmp_8" fromId="150" toId="50">
</dataflow>
<dataflow id="242" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_9" fromId="241" toId="51">
</dataflow>
<dataflow id="243" from="select_ln25_1" to="tmp_9" fromId="49" toId="51">
</dataflow>
<dataflow id="245" from="StgValue_244" to="tmp_9" fromId="244" toId="51">
</dataflow>
<dataflow id="246" from="tmp_9" to="zext_ln28" fromId="51" toId="52">
</dataflow>
<dataflow id="247" from="tmp_8" to="sub_ln28" fromId="50" toId="53">
</dataflow>
<dataflow id="248" from="zext_ln28" to="sub_ln28" fromId="52" toId="53">
</dataflow>
<dataflow id="249" from="select_ln25" to="zext_ln28_1" fromId="48" toId="54">
</dataflow>
<dataflow id="250" from="sub_ln28" to="add_ln28" fromId="53" toId="55">
</dataflow>
<dataflow id="251" from="zext_ln28_1" to="add_ln28" fromId="54" toId="55">
</dataflow>
<dataflow id="252" from="add_ln28" to="zext_ln28_2" fromId="55" toId="56">
</dataflow>
<dataflow id="253" from="local_input" to="local_input_addr" fromId="97" toId="57">
</dataflow>
<dataflow id="255" from="StgValue_254" to="local_input_addr" fromId="254" toId="57">
</dataflow>
<dataflow id="256" from="zext_ln28_2" to="local_input_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="257" from="local_input_1" to="local_input_1_addr" fromId="98" toId="58">
</dataflow>
<dataflow id="258" from="StgValue_254" to="local_input_1_addr" fromId="254" toId="58">
</dataflow>
<dataflow id="259" from="zext_ln28_2" to="local_input_1_addr" fromId="56" toId="58">
</dataflow>
<dataflow id="260" from="local_input_2" to="local_input_2_addr" fromId="99" toId="59">
</dataflow>
<dataflow id="261" from="StgValue_254" to="local_input_2_addr" fromId="254" toId="59">
</dataflow>
<dataflow id="262" from="zext_ln28_2" to="local_input_2_addr" fromId="56" toId="59">
</dataflow>
<dataflow id="263" from="local_input_3" to="local_input_3_addr" fromId="100" toId="60">
</dataflow>
<dataflow id="264" from="StgValue_254" to="local_input_3_addr" fromId="254" toId="60">
</dataflow>
<dataflow id="265" from="zext_ln28_2" to="local_input_3_addr" fromId="56" toId="60">
</dataflow>
<dataflow id="266" from="local_input_4" to="local_input_4_addr" fromId="101" toId="61">
</dataflow>
<dataflow id="267" from="StgValue_254" to="local_input_4_addr" fromId="254" toId="61">
</dataflow>
<dataflow id="268" from="zext_ln28_2" to="local_input_4_addr" fromId="56" toId="61">
</dataflow>
<dataflow id="269" from="local_input_5" to="local_input_5_addr" fromId="102" toId="62">
</dataflow>
<dataflow id="270" from="StgValue_254" to="local_input_5_addr" fromId="254" toId="62">
</dataflow>
<dataflow id="271" from="zext_ln28_2" to="local_input_5_addr" fromId="56" toId="62">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="272" toId="63">
</dataflow>
<dataflow id="274" from="StgValue_103" to="specpipeline_ln27" fromId="103" toId="63">
</dataflow>
<dataflow id="275" from="StgValue_118" to="specpipeline_ln27" fromId="118" toId="63">
</dataflow>
<dataflow id="276" from="StgValue_118" to="specpipeline_ln27" fromId="118" toId="63">
</dataflow>
<dataflow id="277" from="StgValue_118" to="specpipeline_ln27" fromId="118" toId="63">
</dataflow>
<dataflow id="278" from="empty_16" to="specpipeline_ln27" fromId="121" toId="63">
</dataflow>
<dataflow id="279" from="INPUT_r_addr_read" to="bitcast_ln28" fromId="32" toId="64">
</dataflow>
<dataflow id="280" from="bitcast_ln28" to="store_ln28" fromId="64" toId="65">
</dataflow>
<dataflow id="281" from="local_input_4_addr" to="store_ln28" fromId="61" toId="65">
</dataflow>
<dataflow id="282" from="bitcast_ln28" to="store_ln28" fromId="64" toId="67">
</dataflow>
<dataflow id="283" from="local_input_3_addr" to="store_ln28" fromId="60" toId="67">
</dataflow>
<dataflow id="284" from="bitcast_ln28" to="store_ln28" fromId="64" toId="69">
</dataflow>
<dataflow id="285" from="local_input_2_addr" to="store_ln28" fromId="59" toId="69">
</dataflow>
<dataflow id="286" from="bitcast_ln28" to="store_ln28" fromId="64" toId="71">
</dataflow>
<dataflow id="287" from="local_input_1_addr" to="store_ln28" fromId="58" toId="71">
</dataflow>
<dataflow id="288" from="bitcast_ln28" to="store_ln28" fromId="64" toId="73">
</dataflow>
<dataflow id="289" from="local_input_addr" to="store_ln28" fromId="57" toId="73">
</dataflow>
<dataflow id="290" from="bitcast_ln28" to="store_ln28" fromId="64" toId="75">
</dataflow>
<dataflow id="291" from="local_input_5_addr" to="store_ln28" fromId="62" toId="75">
</dataflow>
<dataflow id="292" from="select_ln25" to="add_ln26" fromId="48" toId="77">
</dataflow>
<dataflow id="293" from="StgValue_227" to="add_ln26" fromId="227" toId="77">
</dataflow>
<dataflow id="294" from="select_ln25_1" to="store_ln25" fromId="49" toId="78">
</dataflow>
<dataflow id="295" from="h" to="store_ln25" fromId="7" toId="78">
</dataflow>
<dataflow id="296" from="add_ln26" to="store_ln26" fromId="77" toId="79">
</dataflow>
<dataflow id="297" from="w" to="store_ln26" fromId="6" toId="79">
</dataflow>
<dataflow id="298" from="icmp_ln24" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="299" from="icmp_ln24" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="300" from="icmp_ln25" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="301" from="select_ln24_1" to="StgValue_4" fromId="31" toId="4">
</dataflow>
</dataflows>


</stg>
