Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Apr 19 17:55:09 2022
| Host             : DESKTOP-E68HFE0 running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.860        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.761        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 82.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |       17 |       --- |             --- |
| Slice Logic             |     0.007 |     8011 |       --- |             --- |
|   LUT as Logic          |     0.006 |     3207 |     63400 |            5.06 |
|   CARRY4                |    <0.001 |      334 |     15850 |            2.11 |
|   Register              |    <0.001 |     3097 |    126800 |            2.44 |
|   LUT as Shift Register |    <0.001 |        5 |     19000 |            0.03 |
|   F7/F8 Muxes           |    <0.001 |        8 |     63400 |            0.01 |
|   Others                |     0.000 |      295 |       --- |             --- |
| Signals                 |     0.008 |     8408 |       --- |             --- |
| Block RAM               |    <0.001 |        4 |       135 |            2.96 |
| MMCM                    |     0.328 |        3 |         6 |           50.00 |
| PLL                     |     0.407 |        4 |         6 |           66.67 |
| DSPs                    |     0.000 |       59 |       240 |           24.58 |
| I/O                     |    <0.001 |       43 |       300 |           14.33 |
| Static Power            |     0.099 |          |           |                 |
| Total                   |     0.860 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.081 |       0.065 |      0.016 |
| Vccaux    |       1.800 |     0.405 |       0.387 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                           | Constraint (ns) |
+-------------------------------------+------------------------------------------------------------------+-----------------+
| clk_ip_50MHz_to_200MHz/inst/clk_in1 | sys_clk_IBUF                                                     |            20.0 |
| clk_out1_clk_wiz_0                  | clk_ip_50MHz_to_200MHz/inst/clk_out1_clk_wiz_0                   |             5.0 |
| clk_out1_clk_wiz_1                  | clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1  |           104.2 |
| clk_out1_clk_wiz_1_1                | clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1   |           104.2 |
| clk_out1_clk_wiz_2                  | clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2  |           156.2 |
| clk_out1_clk_wiz_2_1                | clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2   |           156.2 |
| clk_out1_clk_wiz_3                  | clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3 |           113.4 |
| clk_out1_clk_wiz_3_1                | clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3  |           113.4 |
| clkfbout_clk_wiz_0                  | clk_ip_50MHz_to_200MHz/inst/clkfbout_clk_wiz_0                   |            20.0 |
| clkfbout_clk_wiz_1                  | clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkfbout_clk_wiz_1  |            25.0 |
| clkfbout_clk_wiz_1_1                | clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkfbout_clk_wiz_1   |            25.0 |
| clkfbout_clk_wiz_2                  | clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkfbout_clk_wiz_2  |             5.0 |
| clkfbout_clk_wiz_2_1                | clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkfbout_clk_wiz_2   |             5.0 |
| clkfbout_clk_wiz_3                  | clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkfbout_clk_wiz_3 |            75.0 |
| clkfbout_clk_wiz_3_1                | clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkfbout_clk_wiz_3  |            75.0 |
+-------------------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| system_top                           |     0.761 |
|   algorithm_top_inst                 |     0.014 |
|     conversion_mode_sel_inst         |     0.005 |
|       div_ip                         |     0.004 |
|     signal_extraction_1_inst         |     0.001 |
|     signal_extraction_inst           |     0.001 |
|     signal_interpolation_farrow_inst |     0.004 |
|   clk_div_0_1inst                    |     0.107 |
|     clk_ip_200MHz_to_9_6MHz          |     0.107 |
|       inst                           |     0.107 |
|   clk_div_0_inst                     |     0.107 |
|     clk_ip_200MHz_to_9_6MHz          |     0.107 |
|       inst                           |     0.107 |
|   clk_div_1_1inst                    |     0.099 |
|     clk_ip_200MHz_to_6_4MHz          |     0.099 |
|       inst                           |     0.099 |
|   clk_div_1_inst                     |     0.100 |
|     clk_ip_200MHz_to_6_4MHz          |     0.100 |
|       inst                           |     0.100 |
|   clk_div_2_1inst                    |     0.112 |
|     clk_ip_200MHz_to_8_82MHz         |     0.112 |
|       inst                           |     0.112 |
|   clk_div_2_inst                     |     0.112 |
|     clk_ip_200MHz_to_8_82MHz         |     0.112 |
|       inst                           |     0.112 |
|   clk_ip_50MHz_to_200MHz             |     0.106 |
|     inst                             |     0.106 |
|   uart_data_decode_inst              |     0.001 |
+--------------------------------------+-----------+


