// Seed: 1509597939
module module_0;
  type_6(
      id_0
  );
  logic id_1;
  logic id_3 = id_1;
  assign id_1 = 1'b0;
  reg id_4, id_5;
  always
    if (id_1) begin
      id_4 <= id_2;
    end else begin
      #1;
    end
endmodule
