# ELEC 374 CPU Project

## Project Overview

This project is a custom CPU implementation for **ELEC 374 – Digital Systems Engineering**. The design includes a **datapath, control unit, and memory hierarchy**, implemented using **Verilog**. It features instruction fetching, decoding, execution, and memory access with proper forwarding and hazard handling.

## License

This project is licensed under the **MIT License**:

MIT License

Copyright (c) 2025 Bradley

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the “Software”), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED “AS IS”, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

## Academic Integrity Disclaimer

This project is for **educational and collaborative use only**. Any unauthorized copying, submission, or use of this work as an individual academic submission **violates academic integrity policies**. If you are a student working on a similar assignment, **do not submit this work as your own**. This repository is publicly available for **learning and collaboration**, and any misuse is the responsibility of the individual.

---
