#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul 26 10:09:37 2024
# Process ID: 10956
# Current directory: D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.runs/synth_1
# Command line: vivado.exe -log SPI_Master.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI_Master.tcl
# Log file: D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.runs/synth_1/SPI_Master.vds
# Journal file: D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.runs/synth_1\vivado.jou
# Running On        :DESKTOP-TO72V87
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency     :2592 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17041 MB
# Swap memory       :2550 MB
# Total Virtual     :19591 MB
# Available Virtual :9670 MB
#-----------------------------------------------------------
source SPI_Master.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 514.738 ; gain = 197.570
Command: synth_design -top SPI_Master -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.898 ; gain = 448.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master.v:4]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:6]
INFO: [Synth 8-226] default block is never used [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:16]
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (0#1) [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:6]
INFO: [Synth 8-6157] synthesizing module 'fsm_master' [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:101]
INFO: [Synth 8-226] default block is never used [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:127]
INFO: [Synth 8-6155] done synthesizing module 'fsm_master' (0#1) [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:101]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:42]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:42]
INFO: [Synth 8-6157] synthesizing module 'buffer' [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:93]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:93]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:69]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (0#1) [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master_Modules.v:69]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (0#1) [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/sources_1/new/SPI_Master.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1473.305 ; gain = 557.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1473.305 ; gain = 557.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1473.305 ; gain = 557.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1473.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/constrs_1/new/Basis3_SPI_Master.xdc]
Finished Parsing XDC File [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/constrs_1/new/Basis3_SPI_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.srcs/constrs_1/new/Basis3_SPI_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPI_Master_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPI_Master_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1548.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1548.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                TRANSFER |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input   27 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |    23|
|6     |LUT4   |    28|
|7     |LUT5   |    20|
|8     |FDCE   |     2|
|9     |FDRE   |    49|
|10    |IBUF   |     7|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1548.125 ; gain = 632.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1548.125 ; gain = 557.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.125 ; gain = 632.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1548.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1548.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 55056743
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1548.125 ; gain = 1033.387
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Summer_Practice_2024/SPI-Protocol/SPI_MASTER/SPI_MASTER.runs/synth_1/SPI_Master.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SPI_Master_utilization_synth.rpt -pb SPI_Master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 10:10:43 2024...
