AuthorID,Author,Date,Content,Attachments,Reactions
"1187141985530818611","ravenslofty","2025-12-22T17:25:19.2480000+00:00","Unfortunately while a number of projects have put a bunch of effort into aesthetics, some designs are just ""how much logic can we cram into the die area"" like mine ^^;","",""
"1187141985530818611","ravenslofty","2025-12-22T17:26:49.2290000+00:00","Like, mine is 110kgates :p","","üòÆ (1)"
"840182560252624916","logic_anarchy","2025-12-22T17:32:12.5770000+00:00","How do you calculate it?","",""
"1187141985530818611","ravenslofty","2025-12-22T17:32:39.6260000+00:00","Yosys tells you","",""
"840182560252624916","logic_anarchy","2025-12-22T17:32:59.8130000+00:00","stage 6?","",""
"840182560252624916","logic_anarchy","2025-12-22T17:33:54.7230000+00:00","I have in metrics.csv 

`design__instance__count__stdcell,136515`","",""
"222374412920422400","catisfluffy","2025-12-22T17:36:50.8220000+00:00","You can use \`s to avoid formatting: ""\`a\__b\__c\`""->`a__b__c`","",""
"222374412920422400","catisfluffy","2025-12-22T17:37:09.3670000+00:00","(Or backslashes if you don't want the code formatting)","",""
"384390069412429834","polyfractal","2025-12-22T17:38:48.2380000+00:00","hehe mine is similar, bunch of sram blocks and logic crammed in the middle üòÖ","",""
"1187141985530818611","ravenslofty","2025-12-22T17:42:13.7410000+00:00","```
=== chip_top ===

   Number of wires:             115772
   Number of wire bits:         115823
   Number of public wires:        7676
   Number of public wire bits:    7727
   Number of ports:                  5
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             115789
```
`yosys-synthesis.log`","",""
"840182560252624916","logic_anarchy","2025-12-22T17:45:10.4590000+00:00","```
=== chip_top ===

   Number of wires:              66338
   Number of wire bits:          66391
   Number of public wires:       10925
   Number of public wire bits:   10978
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              66210
```","",""
"840182560252624916","logic_anarchy","2025-12-22T17:50:02.9240000+00:00","@Lofty, I have a question for understanding: behind the standard cells, are there smaller/bigger ‚Äúcells‚Äù like SRAM? I‚Äôd like to know how many transistors there are.","",""
"1187141985530818611","ravenslofty","2025-12-22T17:51:03.5180000+00:00","it's worth pointing out that yosys' definition of cell is ""an instantiated thing"", which would include SRAM blocks, yes","",""
"1187141985530818611","ravenslofty","2025-12-22T17:51:39.5700000+00:00","but even then, it's a bit tricky to count transistors","",""
"840182560252624916","logic_anarchy","2025-12-22T17:52:05.5650000+00:00","I‚Äôm using 21 SRAM 512√ó8 cells. üôÇ","",""
"840182560252624916","logic_anarchy","2025-12-22T17:54:53.3990000+00:00","I was only confused because of the word gates.","",""
"1187141985530818611","ravenslofty","2025-12-22T17:55:47.9270000+00:00","```
$ grep ""design__instance__count__stdcell"" final/metrics.csv
design__instance__count__stdcell,212713
```","",""
"840182560252624916","logic_anarchy","2025-12-22T17:56:36.5540000+00:00","@Lofty","",""
"1187141985530818611","ravenslofty","2025-12-22T17:56:51.3130000+00:00","yes, stage 6","","üëåüèª (1)"
"840182560252624916","logic_anarchy","2025-12-22T17:57:34.1820000+00:00","sorry! Wrong reply","",""
"840182560252624916","logic_anarchy","2025-12-22T18:01:30.6900000+00:00","But it's not transistor count üôÅ","",""
"1187141985530818611","ravenslofty","2025-12-22T18:02:10.9760000+00:00","as I said, transistor count is hard to calculate.","",""
"840182560252624916","logic_anarchy","2025-12-22T18:03:53.5760000+00:00","I‚Äôm not very familiar with this. I thought the primitives might contain such metadata.","",""
"1187141985530818611","ravenslofty","2025-12-22T18:05:03.0630000+00:00","yes and no.","",""
"1187141985530818611","ravenslofty","2025-12-22T18:05:14.6600000+00:00","the ""source"" of the gates is gonna be the spice simulation models","",""
"1187141985530818611","ravenslofty","2025-12-22T18:05:40.4610000+00:00","but...two transistors in parallel behave identically to a single transistor that is twice as wide","","‚ù§Ô∏è (1)"
"1187141985530818611","ravenslofty","2025-12-22T18:07:48.7280000+00:00","and this isn't just theoretical","",""
"1187141985530818611","ravenslofty","2025-12-22T18:07:58.5020000+00:00","```
.SUBCKT gf180mcu_fd_sc_mcu7t5v0__inv_1 I ZN VDD VNW VPW VSS
X_i_0 ZN I VSS VPW nfet_05v0 W=8.2e-07 L=6e-07
X_i_1 ZN I VDD VNW pfet_05v0 W=1.22e-06 L=5e-07
.ENDS
```
here's a size-1 inverter","",""
"1187141985530818611","ravenslofty","2025-12-22T18:08:09.8690000+00:00","```
.SUBCKT gf180mcu_fd_sc_mcu7t5v0__inv_2 I ZN VDD VNW VPW VSS
X_i_0_0 ZN I VSS VPW nfet_05v0 W=8.2e-07 L=6e-07
X_i_0_1 VSS I ZN VPW nfet_05v0 W=8.2e-07 L=6e-07
X_i_1_0 ZN I VDD VNW pfet_05v0 W=1.22e-06 L=5e-07
X_i_1_1 VDD I ZN VNW pfet_05v0 W=1.22e-06 L=5e-07
.ENDS
```
here's a size-2 inverter","",""
"1187141985530818611","ravenslofty","2025-12-22T18:08:36.5680000+00:00","so, do we say that the size-2 inverter has 4 transistors and the size-1 inverter has 2?","",""
"1187141985530818611","ravenslofty","2025-12-22T18:08:52.4440000+00:00","even though the size-2 inverter can be implemented with 2 transistors of twice the width?","",""
"1187141985530818611","ravenslofty","2025-12-22T18:09:09.2550000+00:00","I don't know, I think ""number of transistors"" is not a useful metric","","‚ù§Ô∏è (1)"
"840182560252624916","logic_anarchy","2025-12-22T18:14:09.4530000+00:00","```
cat ./libs.ref/gf180mcu_fd_ip_sram/spice/gf180mcu_fd_ip_sram__sram512x8m8wm1.spice | grep fet | wc -l
2189
```","",""
"840182560252624916","logic_anarchy","2025-12-22T18:16:39.6190000+00:00","crazy, why so little?","",""
"840182560252624916","logic_anarchy","2025-12-22T18:16:55.6860000+00:00","@tnt","",""
"384390069412429834","polyfractal","2025-12-22T18:18:47.6890000+00:00","4T cells perhaps? 2048 for the bits and rest is the plumbing?","",""
"840182560252624916","logic_anarchy","2025-12-22T18:19:22.4850000+00:00","IDK","",""
"596068704471482370","246tnt","2025-12-22T18:19:48.1590000+00:00","It's definitely a 6T cell","",""
"596068704471482370","246tnt","2025-12-22T18:20:14.7540000+00:00","But it's also not a flat model ...","",""
"596068704471482370","246tnt","2025-12-22T18:20:23.1530000+00:00","It uses subckt instances and such ...","","üëçüèª (1)"
"840182560252624916","logic_anarchy","2025-12-22T18:37:55.5230000+00:00","With a 6T cell, we have around 30k to 40k transistors.","",""
