Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Aug 29 18:32:29 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file AccQuant_cnn_timing.rpt
| Design       : AccQuant_cnn
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6371 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_5MH/clk2_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_fourth/clock_out_reg/Q (HIGH)

 There are 2910 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_second/clock_out_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.435        0.000                      0                 5040        0.035        0.000                      0                 5040        2.750        0.000                       0                  1911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.435        0.000                      0                 5040        0.035        0.000                      0                 5040        2.750        0.000                       0                  1911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.606ns (8.456%)  route 6.561ns (91.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         3.501     9.693    VexRiscv/grant
    SLICE_X35Y55         LUT3 (Prop_lut3_I1_O)        0.150     9.843 r  VexRiscv/storage_reg_0_15_0_5_i_7/O
                         net (fo=18, routed)          3.059    12.903    uart_tx_fifo_syncfifo_din[4]
    SLICE_X64Y48         FDRE                                         r  WADD_IMAGE_storage_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.558    13.347    clk125_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  WADD_IMAGE_storage_reg[4]_rep__0/C
                         clock pessimism              0.309    13.656    
                         clock uncertainty           -0.035    13.621    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.283    13.338    WADD_IMAGE_storage_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         13.338    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[4]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 0.606ns (8.461%)  route 6.556ns (91.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         3.501     9.693    VexRiscv/grant
    SLICE_X35Y55         LUT3 (Prop_lut3_I1_O)        0.150     9.843 r  VexRiscv/storage_reg_0_15_0_5_i_7/O
                         net (fo=18, routed)          3.055    12.898    uart_tx_fifo_syncfifo_din[4]
    SLICE_X64Y48         FDRE                                         r  WADD_IMAGE_storage_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.558    13.347    clk125_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  WADD_IMAGE_storage_reg[4]_rep__1/C
                         clock pessimism              0.309    13.656    
                         clock uncertainty           -0.035    13.621    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.263    13.358    WADD_IMAGE_storage_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RADD_MEMORY_storage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 0.606ns (8.569%)  route 6.466ns (91.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 13.272 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         3.501     9.693    VexRiscv/grant
    SLICE_X35Y55         LUT3 (Prop_lut3_I1_O)        0.150     9.843 r  VexRiscv/storage_reg_0_15_0_5_i_7/O
                         net (fo=18, routed)          2.965    12.808    uart_tx_fifo_syncfifo_din[4]
    SLICE_X52Y48         FDRE                                         r  RADD_MEMORY_storage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.483    13.272    clk125_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  RADD_MEMORY_storage_reg[4]/C
                         clock pessimism              0.309    13.581    
                         clock uncertainty           -0.035    13.546    
    SLICE_X52Y48         FDRE (Setup_fdre_C_D)       -0.269    13.277    RADD_MEMORY_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WADD_IMAGE_storage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.606ns (8.510%)  route 6.515ns (91.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         3.501     9.693    VexRiscv/grant
    SLICE_X35Y55         LUT3 (Prop_lut3_I1_O)        0.150     9.843 r  VexRiscv/storage_reg_0_15_0_5_i_7/O
                         net (fo=18, routed)          3.013    12.856    uart_tx_fifo_syncfifo_din[4]
    SLICE_X64Y48         FDRE                                         r  WADD_IMAGE_storage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.558    13.347    clk125_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  WADD_IMAGE_storage_reg[4]/C
                         clock pessimism              0.309    13.656    
                         clock uncertainty           -0.035    13.621    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.269    13.352    WADD_IMAGE_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 3.355ns (45.106%)  route 4.083ns (54.894%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.643     5.741    VexRiscv/clk125_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  VexRiscv/decode_to_execute_RS1_reg[0]/Q
                         net (fo=9, routed)           1.144     7.341    VexRiscv/dataCache_1_/out[0]
    SLICE_X48Y67         LUT4 (Prop_lut4_I0_O)        0.152     7.493 r  VexRiscv/dataCache_1_/stageA_mask[0]_i_2/O
                         net (fo=8, routed)           0.970     8.463    VexRiscv/dataCache_1_/decode_to_execute_RS1_reg[10][0]
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     9.286 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.286    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_32_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.403 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.520    VexRiscv/dataCache_1__n_386
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.637 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.637    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.754    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.871    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.988    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.303 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.601    10.904    VexRiscv/_zz_269_[31]
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.333    11.237 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_8/O
                         net (fo=1, routed)           0.436    11.674    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_8_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.326    12.000 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2/O
                         net (fo=1, routed)           0.263    12.262    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_1/O
                         net (fo=3, routed)           0.668    13.055    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][31]
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.124    13.179 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[31]_i_1/O
                         net (fo=1, routed)           0.000    13.179    VexRiscv/decode_RS2[31]
    SLICE_X37Y70         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.468    13.256    VexRiscv/clk125_IBUF_BUFG
    SLICE_X37Y70         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[31]/C
                         clock pessimism              0.424    13.680    
                         clock uncertainty           -0.035    13.644    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.032    13.676    VexRiscv/decode_to_execute_RS2_reg[31]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 3.355ns (45.311%)  route 4.049ns (54.689%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 13.256 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.643     5.741    VexRiscv/clk125_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     6.197 r  VexRiscv/decode_to_execute_RS1_reg[0]/Q
                         net (fo=9, routed)           1.144     7.341    VexRiscv/dataCache_1_/out[0]
    SLICE_X48Y67         LUT4 (Prop_lut4_I0_O)        0.152     7.493 r  VexRiscv/dataCache_1_/stageA_mask[0]_i_2/O
                         net (fo=8, routed)           0.970     8.463    VexRiscv/dataCache_1_/decode_to_execute_RS1_reg[10][0]
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     9.286 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.286    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_32_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.403 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.520 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.520    VexRiscv/dataCache_1__n_386
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.637 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.637    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.754 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.754    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.871 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.871    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.988    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.303 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.601    10.904    VexRiscv/_zz_269_[31]
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.333    11.237 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_8/O
                         net (fo=1, routed)           0.436    11.674    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_8_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.326    12.000 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2/O
                         net (fo=1, routed)           0.263    12.262    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_2_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[31]_i_1/O
                         net (fo=3, routed)           0.635    13.021    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][31]
    SLICE_X37Y70         LUT6 (Prop_lut6_I4_O)        0.124    13.145 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[31]_i_1/O
                         net (fo=1, routed)           0.000    13.145    VexRiscv/decode_RS1[31]
    SLICE_X37Y70         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.468    13.256    VexRiscv/clk125_IBUF_BUFG
    SLICE_X37Y70         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[31]/C
                         clock pessimism              0.424    13.680    
                         clock uncertainty           -0.035    13.644    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.031    13.675    VexRiscv/decode_to_execute_RS1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soccontroller_scratch_storage_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.659ns (24.098%)  route 5.225ns (75.902%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 13.267 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         1.231     7.422    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.574 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_3/O
                         net (fo=6, routed)           0.716     8.290    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_3_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.622 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.524     9.147    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.271 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.542     9.813    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.891    10.828    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.150    10.978 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.448    11.426    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X48Y56         LUT2 (Prop_lut2_I1_O)        0.321    11.747 r  VexRiscv/IBusCachedPlugin_cache/soccontroller_scratch_storage[31]_i_1/O
                         net (fo=32, routed)          0.873    12.620    csr_bankarray_csrbank1_scratch0_re
    SLICE_X36Y56         FDSE                                         r  soccontroller_scratch_storage_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.479    13.267    clk125_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  soccontroller_scratch_storage_reg[18]/C
                         clock pessimism              0.323    13.591    
                         clock uncertainty           -0.035    13.555    
    SLICE_X36Y56         FDSE (Setup_fdse_C_CE)      -0.377    13.178    soccontroller_scratch_storage_reg[18]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soccontroller_scratch_storage_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.659ns (24.098%)  route 5.225ns (75.902%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 13.267 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         1.231     7.422    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.574 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_3/O
                         net (fo=6, routed)           0.716     8.290    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_3_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.622 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.524     9.147    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.271 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.542     9.813    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.891    10.828    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.150    10.978 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.448    11.426    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X48Y56         LUT2 (Prop_lut2_I1_O)        0.321    11.747 r  VexRiscv/IBusCachedPlugin_cache/soccontroller_scratch_storage[31]_i_1/O
                         net (fo=32, routed)          0.873    12.620    csr_bankarray_csrbank1_scratch0_re
    SLICE_X36Y56         FDSE                                         r  soccontroller_scratch_storage_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.479    13.267    clk125_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  soccontroller_scratch_storage_reg[21]/C
                         clock pessimism              0.323    13.591    
                         clock uncertainty           -0.035    13.555    
    SLICE_X36Y56         FDSE (Setup_fdse_C_CE)      -0.377    13.178    soccontroller_scratch_storage_reg[21]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soccontroller_scratch_storage_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.659ns (24.098%)  route 5.225ns (75.902%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 13.267 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         1.231     7.422    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y57         LUT3 (Prop_lut3_I1_O)        0.152     7.574 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_3/O
                         net (fo=6, routed)           0.716     8.290    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_3_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.332     8.622 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.524     9.147    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.271 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.542     9.813    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.937 f  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.891    10.828    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.150    10.978 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.448    11.426    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X48Y56         LUT2 (Prop_lut2_I1_O)        0.321    11.747 r  VexRiscv/IBusCachedPlugin_cache/soccontroller_scratch_storage[31]_i_1/O
                         net (fo=32, routed)          0.873    12.620    csr_bankarray_csrbank1_scratch0_re
    SLICE_X36Y56         FDSE                                         r  soccontroller_scratch_storage_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.479    13.267    clk125_IBUF_BUFG
    SLICE_X36Y56         FDSE                                         r  soccontroller_scratch_storage_reg[28]/C
                         clock pessimism              0.323    13.591    
                         clock uncertainty           -0.035    13.555    
    SLICE_X36Y56         FDSE (Setup_fdse_C_CE)      -0.377    13.178    soccontroller_scratch_storage_reg[28]
  -------------------------------------------------------------------
                         required time                         13.178    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_1_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.217ns (18.601%)  route 5.326ns (81.399%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 13.323 - 8.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.638     5.736    clk125_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456     6.192 r  grant_reg/Q
                         net (fo=132, routed)         1.393     7.585    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X54Y62         LUT3 (Prop_lut3_I1_O)        0.153     7.738 f  VexRiscv/IBusCachedPlugin_cache/mem_2_reg_0_i_1/O
                         net (fo=15, routed)          0.697     8.436    VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_address_reg[13]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.767 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_5/O
                         net (fo=7, routed)           1.270    10.036    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[1]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.160 f  VexRiscv/IBusCachedPlugin_cache/mem_1_reg_0_i_30/O
                         net (fo=5, routed)           0.780    10.941    VexRiscv/IBusCachedPlugin_cache/mem_1_reg_0_i_30_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.153    11.094 r  VexRiscv/IBusCachedPlugin_cache/mem_1_reg_0_i_28/O
                         net (fo=1, routed)           1.185    12.279    p_1_in
    RAMB36_X2Y7          RAMB36E1                                     r  mem_1_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.535    13.323    clk125_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  mem_1_reg_0/CLKARDCLK
                         clock pessimism              0.309    13.633    
                         clock uncertainty           -0.035    13.597    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.739    12.858    mem_1_reg_0
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y52         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y52         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X42Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.990    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.557     1.667    clk125_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.025    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.825     2.192    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.511     1.680    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.990    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y12  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y26  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y26  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y26  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y26  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y27  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y27  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y20  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y27  VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y21  VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y50  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y50  storage_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y52  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y53  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y53  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     0.506 (r) | FAST    |     1.812 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     0.945 (r) | FAST    |     1.115 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     14.372 (r) | SLOW    |      4.851 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.565 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



