<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5030" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5030{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5030{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5030{left:119px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t4_5030{left:69px;bottom:1089px;letter-spacing:0.09px;}
#t5_5030{left:262px;bottom:1089px;letter-spacing:0.1px;}
#t6_5030{left:69px;bottom:1076px;letter-spacing:0.09px;}
#t7_5030{left:87px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t8_5030{left:154px;bottom:1062px;letter-spacing:0.09px;}
#t9_5030{left:87px;bottom:1048px;letter-spacing:0.09px;}
#ta_5030{left:216px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.01px;}
#tb_5030{left:87px;bottom:1034px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tc_5030{left:196px;bottom:1034px;letter-spacing:0.09px;}
#td_5030{left:87px;bottom:1021px;letter-spacing:0.09px;}
#te_5030{left:158px;bottom:1021px;letter-spacing:0.09px;}
#tf_5030{left:87px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.04px;}
#tg_5030{left:239px;bottom:1007px;letter-spacing:0.1px;word-spacing:0.09px;}
#th_5030{left:87px;bottom:993px;letter-spacing:0.09px;}
#ti_5030{left:174px;bottom:993px;letter-spacing:0.1px;}
#tj_5030{left:87px;bottom:979px;letter-spacing:0.1px;}
#tk_5030{left:124px;bottom:979px;letter-spacing:0.1px;word-spacing:0.01px;}
#tl_5030{left:87px;bottom:966px;letter-spacing:0.1px;}
#tm_5030{left:120px;bottom:966px;letter-spacing:0.1px;}
#tn_5030{left:69px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#to_5030{left:154px;bottom:952px;letter-spacing:0.09px;word-spacing:0.1px;}
#tp_5030{left:69px;bottom:938px;letter-spacing:0.1px;}
#tq_5030{left:297px;bottom:938px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tr_5030{left:69px;bottom:924px;letter-spacing:0.11px;word-spacing:-0.05px;}
#ts_5030{left:204px;bottom:924px;letter-spacing:0.1px;}
#tt_5030{left:69px;bottom:911px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tu_5030{left:87px;bottom:897px;letter-spacing:0.1px;}
#tv_5030{left:137px;bottom:897px;letter-spacing:0.1px;}
#tw_5030{left:87px;bottom:883px;letter-spacing:0.1px;}
#tx_5030{left:185px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_5030{left:87px;bottom:869px;letter-spacing:0.09px;}
#tz_5030{left:158px;bottom:869px;letter-spacing:0.1px;}
#t10_5030{left:69px;bottom:856px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t11_5030{left:200px;bottom:856px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t12_5030{left:69px;bottom:842px;letter-spacing:0.09px;word-spacing:-0.06px;}
#t13_5030{left:242px;bottom:842px;letter-spacing:0.1px;}
#t14_5030{left:69px;bottom:828px;letter-spacing:0.09px;}
#t15_5030{left:69px;bottom:814px;letter-spacing:0.09px;}
#t16_5030{left:87px;bottom:801px;letter-spacing:0.11px;}
#t17_5030{left:151px;bottom:801px;letter-spacing:0.09px;}
#t18_5030{left:87px;bottom:787px;letter-spacing:0.11px;}
#t19_5030{left:108px;bottom:787px;letter-spacing:0.1px;}
#t1a_5030{left:87px;bottom:773px;letter-spacing:0.1px;}
#t1b_5030{left:164px;bottom:773px;letter-spacing:0.1px;}
#t1c_5030{left:87px;bottom:759px;letter-spacing:0.11px;}
#t1d_5030{left:108px;bottom:759px;letter-spacing:0.1px;}
#t1e_5030{left:87px;bottom:746px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1f_5030{left:147px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1g_5030{left:87px;bottom:732px;letter-spacing:0.11px;}
#t1h_5030{left:108px;bottom:732px;letter-spacing:0.1px;}
#t1i_5030{left:87px;bottom:718px;letter-spacing:0.09px;}
#t1j_5030{left:158px;bottom:718px;letter-spacing:0.1px;}
#t1k_5030{left:87px;bottom:704px;letter-spacing:0.09px;}
#t1l_5030{left:164px;bottom:704px;letter-spacing:0.1px;}
#t1m_5030{left:87px;bottom:691px;letter-spacing:0.1px;}
#t1n_5030{left:150px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1o_5030{left:69px;bottom:677px;letter-spacing:0.09px;}
#t1p_5030{left:299px;bottom:677px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1q_5030{left:69px;bottom:663px;letter-spacing:0.11px;}
#t1r_5030{left:87px;bottom:649px;letter-spacing:0.1px;}
#t1s_5030{left:182px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1t_5030{left:69px;bottom:636px;letter-spacing:0.1px;}
#t1u_5030{left:187px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_5030{left:69px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1w_5030{left:186px;bottom:622px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t1x_5030{left:69px;bottom:608px;letter-spacing:0.1px;}
#t1y_5030{left:190px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1z_5030{left:69px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t20_5030{left:206px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t21_5030{left:69px;bottom:581px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t22_5030{left:87px;bottom:567px;letter-spacing:0.1px;word-spacing:-0.78px;}
#t23_5030{left:381px;bottom:567px;letter-spacing:0.08px;word-spacing:-0.82px;}
#t24_5030{left:106px;bottom:553px;letter-spacing:0.1px;}
#t25_5030{left:69px;bottom:539px;letter-spacing:0.13px;}
#t26_5030{left:88px;bottom:539px;letter-spacing:0.1px;}
#t27_5030{left:87px;bottom:526px;letter-spacing:0.09px;}
#t28_5030{left:158px;bottom:526px;letter-spacing:0.09px;}
#t29_5030{left:87px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2a_5030{left:221px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2b_5030{left:69px;bottom:498px;letter-spacing:0.1px;}
#t2c_5030{left:159px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5030{left:87px;bottom:484px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2e_5030{left:225px;bottom:484px;letter-spacing:0.1px;}
#t2f_5030{left:87px;bottom:471px;letter-spacing:0.1px;}
#t2g_5030{left:152px;bottom:471px;letter-spacing:0.1px;}
#t2h_5030{left:87px;bottom:457px;letter-spacing:0.08px;}
#t2i_5030{left:142px;bottom:457px;letter-spacing:0.09px;}
#t2j_5030{left:87px;bottom:443px;letter-spacing:0.1px;}
#t2k_5030{left:211px;bottom:443px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2l_5030{left:87px;bottom:429px;letter-spacing:0.09px;}
#t2m_5030{left:240px;bottom:429px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2n_5030{left:87px;bottom:416px;letter-spacing:0.11px;}
#t2o_5030{left:157px;bottom:416px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2p_5030{left:87px;bottom:402px;letter-spacing:0.1px;}
#t2q_5030{left:270px;bottom:402px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2r_5030{left:87px;bottom:388px;letter-spacing:0.1px;}
#t2s_5030{left:193px;bottom:388px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2t_5030{left:87px;bottom:374px;letter-spacing:0.11px;}
#t2u_5030{left:183px;bottom:374px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2v_5030{left:87px;bottom:361px;letter-spacing:0.11px;}
#t2w_5030{left:176px;bottom:361px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2x_5030{left:87px;bottom:347px;letter-spacing:0.09px;}
#t2y_5030{left:195px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2z_5030{left:87px;bottom:333px;letter-spacing:0.09px;}
#t30_5030{left:219px;bottom:333px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t31_5030{left:87px;bottom:319px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t32_5030{left:222px;bottom:319px;letter-spacing:0.1px;word-spacing:0.01px;}
#t33_5030{left:87px;bottom:306px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t34_5030{left:205px;bottom:306px;letter-spacing:0.09px;word-spacing:0.1px;}
#t35_5030{left:87px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t36_5030{left:184px;bottom:292px;letter-spacing:0.1px;}
#t37_5030{left:87px;bottom:278px;letter-spacing:0.1px;}
#t38_5030{left:202px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t39_5030{left:87px;bottom:264px;letter-spacing:0.1px;}
#t3a_5030{left:272px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3b_5030{left:106px;bottom:251px;letter-spacing:0.09px;word-spacing:-1.18px;}
#t3c_5030{left:106px;bottom:237px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3d_5030{left:87px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3e_5030{left:179px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_5030{left:87px;bottom:209px;letter-spacing:0.1px;}
#t3g_5030{left:246px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3h_5030{left:87px;bottom:196px;letter-spacing:0.09px;}
#t3i_5030{left:189px;bottom:196px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3j_5030{left:87px;bottom:182px;letter-spacing:0.1px;}
#t3k_5030{left:149px;bottom:182px;letter-spacing:0.1px;}
#t3l_5030{left:87px;bottom:168px;letter-spacing:0.1px;}
#t3m_5030{left:144px;bottom:168px;letter-spacing:0.1px;}
#t3n_5030{left:87px;bottom:154px;letter-spacing:0.11px;}
#t3o_5030{left:160px;bottom:154px;letter-spacing:0.1px;}
#t3p_5030{left:87px;bottom:141px;letter-spacing:0.11px;}
#t3q_5030{left:206px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3r_5030{left:87px;bottom:127px;letter-spacing:0.1px;}
#t3s_5030{left:202px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3t_5030{left:87px;bottom:113px;letter-spacing:0.09px;}
#t3u_5030{left:187px;bottom:113px;letter-spacing:0.1px;}
#t3v_5030{left:490px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3w_5030{left:561px;bottom:1089px;letter-spacing:0.1px;}
#t3x_5030{left:490px;bottom:1076px;letter-spacing:0.08px;}
#t3y_5030{left:597px;bottom:1076px;letter-spacing:0.1px;}
#t3z_5030{left:490px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t40_5030{left:631px;bottom:1062px;letter-spacing:0.1px;}
#t41_5030{left:490px;bottom:1048px;letter-spacing:0.1px;}
#t42_5030{left:619px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.11px;}
#t43_5030{left:490px;bottom:1034px;letter-spacing:0.1px;}
#t44_5030{left:641px;bottom:1034px;letter-spacing:0.1px;}
#t45_5030{left:490px;bottom:1021px;letter-spacing:0.1px;}
#t46_5030{left:580px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.01px;}
#t47_5030{left:490px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t48_5030{left:645px;bottom:1007px;letter-spacing:0.1px;}
#t49_5030{left:490px;bottom:993px;letter-spacing:0.11px;}
#t4a_5030{left:603px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4b_5030{left:490px;bottom:979px;letter-spacing:0.11px;}
#t4c_5030{left:603px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5030{left:508px;bottom:966px;letter-spacing:0.09px;word-spacing:0.04px;}
#t4e_5030{left:490px;bottom:952px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4f_5030{left:631px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4g_5030{left:490px;bottom:938px;letter-spacing:0.09px;}
#t4h_5030{left:593px;bottom:938px;letter-spacing:0.1px;}
#t4i_5030{left:490px;bottom:924px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t4j_5030{left:593px;bottom:924px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4k_5030{left:490px;bottom:911px;letter-spacing:0.1px;}
#t4l_5030{left:662px;bottom:911px;letter-spacing:0.09px;word-spacing:0.11px;}
#t4m_5030{left:490px;bottom:897px;letter-spacing:0.09px;}
#t4n_5030{left:597px;bottom:897px;letter-spacing:0.1px;}
#t4o_5030{left:490px;bottom:883px;letter-spacing:0.09px;}
#t4p_5030{left:629px;bottom:883px;letter-spacing:0.1px;}
#t4q_5030{left:490px;bottom:869px;letter-spacing:0.11px;}
#t4r_5030{left:594px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4s_5030{left:508px;bottom:856px;letter-spacing:0.09px;}
#t4t_5030{left:490px;bottom:842px;letter-spacing:0.1px;}
#t4u_5030{left:605px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4v_5030{left:490px;bottom:828px;letter-spacing:0.1px;}
#t4w_5030{left:606px;bottom:828px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5030{left:490px;bottom:814px;letter-spacing:0.09px;}
#t4y_5030{left:611px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4z_5030{left:490px;bottom:801px;letter-spacing:0.1px;}
#t50_5030{left:614px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5030{left:490px;bottom:787px;letter-spacing:0.1px;}
#t52_5030{left:593px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5030{left:490px;bottom:773px;letter-spacing:0.1px;}
#t54_5030{left:550px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t55_5030{left:490px;bottom:759px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t56_5030{left:572px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t57_5030{left:490px;bottom:746px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t58_5030{left:607px;bottom:746px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t59_5030{left:490px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5a_5030{left:543px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5b_5030{left:490px;bottom:718px;letter-spacing:0.09px;}
#t5c_5030{left:605px;bottom:718px;letter-spacing:0.1px;}
#t5d_5030{left:490px;bottom:704px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5e_5030{left:563px;bottom:704px;letter-spacing:0.1px;}
#t5f_5030{left:490px;bottom:691px;letter-spacing:0.1px;}
#t5g_5030{left:606px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5h_5030{left:490px;bottom:677px;letter-spacing:0.09px;}
#t5i_5030{left:593px;bottom:677px;letter-spacing:0.1px;}
#t5j_5030{left:490px;bottom:663px;letter-spacing:0.09px;}
#t5k_5030{left:592px;bottom:663px;letter-spacing:0.1px;}
#t5l_5030{left:490px;bottom:649px;letter-spacing:0.09px;}
#t5m_5030{left:574px;bottom:649px;letter-spacing:0.09px;word-spacing:0.06px;}
#t5n_5030{left:490px;bottom:636px;letter-spacing:0.1px;}
#t5o_5030{left:581px;bottom:636px;letter-spacing:0.09px;word-spacing:0.05px;}
#t5p_5030{left:490px;bottom:622px;letter-spacing:0.1px;}
#t5q_5030{left:599px;bottom:622px;letter-spacing:0.1px;}
#t5r_5030{left:490px;bottom:608px;letter-spacing:0.1px;}
#t5s_5030{left:581px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5t_5030{left:490px;bottom:594px;letter-spacing:0.09px;}
#t5u_5030{left:587px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5v_5030{left:490px;bottom:581px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t5w_5030{left:605px;bottom:581px;letter-spacing:0.1px;}
#t5x_5030{left:490px;bottom:567px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5y_5030{left:552px;bottom:567px;letter-spacing:0.09px;}
#t5z_5030{left:490px;bottom:553px;letter-spacing:0.09px;}
#t60_5030{left:570px;bottom:553px;letter-spacing:0.09px;}
#t61_5030{left:490px;bottom:539px;letter-spacing:0.1px;}
#t62_5030{left:568px;bottom:539px;letter-spacing:0.1px;}
#t63_5030{left:490px;bottom:526px;letter-spacing:0.1px;}
#t64_5030{left:557px;bottom:526px;letter-spacing:0.1px;word-spacing:0.01px;}
#t65_5030{left:490px;bottom:512px;letter-spacing:0.11px;}
#t66_5030{left:601px;bottom:512px;letter-spacing:0.09px;word-spacing:0.04px;}
#t67_5030{left:508px;bottom:498px;letter-spacing:0.09px;}
#t68_5030{left:490px;bottom:484px;letter-spacing:0.1px;}
#t69_5030{left:573px;bottom:484px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6a_5030{left:490px;bottom:471px;letter-spacing:0.1px;}
#t6b_5030{left:591px;bottom:471px;letter-spacing:0.1px;}
#t6c_5030{left:490px;bottom:457px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6d_5030{left:552px;bottom:457px;letter-spacing:0.09px;word-spacing:0.11px;}
#t6e_5030{left:490px;bottom:443px;letter-spacing:0.09px;}
#t6f_5030{left:573px;bottom:443px;letter-spacing:0.1px;}
#t6g_5030{left:490px;bottom:429px;letter-spacing:0.09px;}
#t6h_5030{left:591px;bottom:429px;letter-spacing:0.1px;}
#t6i_5030{left:490px;bottom:416px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6j_5030{left:608px;bottom:416px;letter-spacing:0.1px;}
#t6k_5030{left:490px;bottom:402px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6l_5030{left:589px;bottom:402px;letter-spacing:0.1px;}
#t6m_5030{left:490px;bottom:388px;letter-spacing:0.11px;}
#t6n_5030{left:553px;bottom:388px;letter-spacing:0.1px;}
#t6o_5030{left:472px;bottom:374px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6p_5030{left:552px;bottom:374px;letter-spacing:0.1px;}
#t6q_5030{left:472px;bottom:361px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6r_5030{left:576px;bottom:361px;letter-spacing:0.1px;}
#t6s_5030{left:490px;bottom:347px;letter-spacing:0.09px;}
#t6t_5030{left:561px;bottom:347px;letter-spacing:0.1px;}
#t6u_5030{left:490px;bottom:333px;letter-spacing:0.09px;}
#t6v_5030{left:567px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6w_5030{left:490px;bottom:319px;letter-spacing:0.09px;}
#t6x_5030{left:652px;bottom:319px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t6y_5030{left:472px;bottom:306px;letter-spacing:0.09px;}
#t6z_5030{left:632px;bottom:306px;letter-spacing:0.1px;}
#t70_5030{left:472px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t71_5030{left:490px;bottom:278px;letter-spacing:0.09px;}
#t72_5030{left:561px;bottom:278px;letter-spacing:0.1px;}
#t73_5030{left:490px;bottom:264px;letter-spacing:0.09px;}
#t74_5030{left:567px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t75_5030{left:472px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t76_5030{left:490px;bottom:237px;letter-spacing:0.09px;}
#t77_5030{left:605px;bottom:237px;letter-spacing:0.09px;word-spacing:0.01px;}
#t78_5030{left:490px;bottom:223px;letter-spacing:0.09px;}
#t79_5030{left:561px;bottom:223px;letter-spacing:0.1px;}
#t7a_5030{left:490px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7b_5030{left:522px;bottom:209px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t7c_5030{left:490px;bottom:196px;letter-spacing:0.09px;}
#t7d_5030{left:567px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7e_5030{left:490px;bottom:182px;letter-spacing:0.08px;}
#t7f_5030{left:628px;bottom:182px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t7g_5030{left:490px;bottom:168px;letter-spacing:0.12px;}
#t7h_5030{left:603px;bottom:168px;letter-spacing:0.1px;}
#t7i_5030{left:490px;bottom:154px;letter-spacing:0.09px;}
#t7j_5030{left:636px;bottom:154px;letter-spacing:0.1px;}
#t7k_5030{left:490px;bottom:141px;letter-spacing:0.1px;}
#t7l_5030{left:615px;bottom:141px;letter-spacing:0.1px;}
#t7m_5030{left:472px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7n_5030{left:490px;bottom:113px;letter-spacing:0.09px;}
#t7o_5030{left:561px;bottom:113px;letter-spacing:0.1px;}

.s1_5030{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5030{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5030{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5030" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5030Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5030" style="-webkit-user-select: none;"><object width="935" height="1210" data="5030/5030.svg" type="image/svg+xml" id="pdf5030" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5030" class="t s1_5030">INDEX </span>
<span id="t2_5030" class="t s2_5030">Index-6 </span><span id="t3_5030" class="t s2_5030">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5030" class="t s2_5030">Condition code flags, EFLAGS register</span><span id="t5_5030" class="t s3_5030">, Vol.2-3-175 </span>
<span id="t6_5030" class="t s2_5030">Condition code flags, x87 FPU status word </span>
<span id="t7_5030" class="t s2_5030">branching on</span><span id="t8_5030" class="t s3_5030">, Vol.1-8-6 </span>
<span id="t9_5030" class="t s2_5030">compatibility information</span><span id="ta_5030" class="t s3_5030">, Vol.1-23-8 </span>
<span id="tb_5030" class="t s2_5030">conditional moves on</span><span id="tc_5030" class="t s3_5030">, Vol.1-8-6 </span>
<span id="td_5030" class="t s2_5030">description of</span><span id="te_5030" class="t s3_5030">, Vol.1-8-4 </span>
<span id="tf_5030" class="t s2_5030">flags affected by instructions</span><span id="tg_5030" class="t s3_5030">, Vol.2-3-14 </span>
<span id="th_5030" class="t s2_5030">interpretation of</span><span id="ti_5030" class="t s3_5030">, Vol.1-8-5 </span>
<span id="tj_5030" class="t s2_5030">setting</span><span id="tk_5030" class="t s3_5030">, Vol.2-3-450, Vol.2-3-452, Vol.2-3-454 </span>
<span id="tl_5030" class="t s2_5030">use of</span><span id="tm_5030" class="t s3_5030">, Vol.1-8-19 </span>
<span id="tn_5030" class="t s2_5030">Conditional jump</span><span id="to_5030" class="t s3_5030">, Vol.2-3-547 </span>
<span id="tp_5030" class="t s2_5030">Conditional moves, x87 FPU condition codes</span><span id="tq_5030" class="t s3_5030">, Vol.1-8-6 </span>
<span id="tr_5030" class="t s2_5030">Conforming code segment</span><span id="ts_5030" class="t s3_5030">, Vol.2-3-581 </span>
<span id="tt_5030" class="t s2_5030">Conforming code segments </span>
<span id="tu_5030" class="t s2_5030">accessing</span><span id="tv_5030" class="t s3_5030">, Vol.3-5-12 </span>
<span id="tw_5030" class="t s2_5030">C (conforming) flag</span><span id="tx_5030" class="t s3_5030">, Vol.3-5-11 </span>
<span id="ty_5030" class="t s2_5030">description of</span><span id="tz_5030" class="t s3_5030">, Vol.3-3-13 </span>
<span id="t10_5030" class="t s2_5030">Constants (floating point)</span><span id="t11_5030" class="t s3_5030">, Vol.1-8-17 </span>
<span id="t12_5030" class="t s2_5030">Constants (floating point), loading</span><span id="t13_5030" class="t s3_5030">, Vol.2-3-404 </span>
<span id="t14_5030" class="t s2_5030">Context, task (see Task state) </span>
<span id="t15_5030" class="t s2_5030">Control registers </span>
<span id="t16_5030" class="t s2_5030">64-bit mode</span><span id="t17_5030" class="t s3_5030">, Vol.1-3-5, Vol.3-2-13 </span>
<span id="t18_5030" class="t s2_5030">CR0</span><span id="t19_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t1a_5030" class="t s2_5030">CR1 (reserved)</span><span id="t1b_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t1c_5030" class="t s2_5030">CR2</span><span id="t1d_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t1e_5030" class="t s2_5030">CR3 (PDBR)</span><span id="t1f_5030" class="t s3_5030">, Vol.3-2-6, Vol.3-2-13 </span>
<span id="t1g_5030" class="t s2_5030">CR4</span><span id="t1h_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t1i_5030" class="t s2_5030">description of</span><span id="t1j_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t1k_5030" class="t s2_5030">introduction to</span><span id="t1l_5030" class="t s3_5030">, Vol.3-2-6 </span>
<span id="t1m_5030" class="t s2_5030">overview of</span><span id="t1n_5030" class="t s3_5030">, Vol.1-3-4 </span>
<span id="t1o_5030" class="t s2_5030">Control registers, moving values to and from</span><span id="t1p_5030" class="t s3_5030">, Vol.2-4-39 </span>
<span id="t1q_5030" class="t s2_5030">Coprocessor segment </span>
<span id="t1r_5030" class="t s2_5030">overrun exception</span><span id="t1s_5030" class="t s3_5030">, Vol.3-6-35, Vol.1-23-12 </span>
<span id="t1t_5030" class="t s2_5030">Core microarchitecture</span><span id="t1u_5030" class="t s3_5030">, Vol.1-2-10, Vol.1-2-12, Vol.1-2-13 </span>
<span id="t1v_5030" class="t s2_5030">core microarchitecture</span><span id="t1w_5030" class="t s3_5030">, Vol.1-2-10, Vol.1-2-12 </span>
<span id="t1x_5030" class="t s2_5030">Core Solo and Core Duo</span><span id="t1y_5030" class="t s3_5030">, Vol.1-2-4 </span>
<span id="t1z_5030" class="t s2_5030">Cosine, x87 FPU operation</span><span id="t20_5030" class="t s3_5030">, Vol.1-8-20, Vol.2-3-380, Vol.2-3-432 </span>
<span id="t21_5030" class="t s2_5030">Counter mask field </span>
<span id="t22_5030" class="t s2_5030">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family processors)</span><span id="t23_5030" class="t s3_5030">, Vol.3-20-5, </span>
<span id="t24_5030" class="t s3_5030">Vol.3-20-135 </span>
<span id="t25_5030" class="t s2_5030">CPL</span><span id="t26_5030" class="t s3_5030">, Vol.2-3-166, Vol.2-5-156 </span>
<span id="t27_5030" class="t s2_5030">description of</span><span id="t28_5030" class="t s3_5030">, Vol.3-5-7 </span>
<span id="t29_5030" class="t s2_5030">field, CS segment selector</span><span id="t2a_5030" class="t s3_5030">, Vol.3-5-2 </span>
<span id="t2b_5030" class="t s2_5030">CPUID instruction</span><span id="t2c_5030" class="t s3_5030">, Vol.2-3-217, Vol.2-3-245 </span>
<span id="t2d_5030" class="t s2_5030">36-bit page size extension</span><span id="t2e_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t2f_5030" class="t s2_5030">APIC on-chip</span><span id="t2g_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t2h_5030" class="t s2_5030">availability</span><span id="t2i_5030" class="t s3_5030">, Vol.1-23-5 </span>
<span id="t2j_5030" class="t s2_5030">basic CPUID information</span><span id="t2k_5030" class="t s3_5030">, Vol.2-3-218 </span>
<span id="t2l_5030" class="t s2_5030">cache and TLB characteristics</span><span id="t2m_5030" class="t s3_5030">, Vol.2-3-218 </span>
<span id="t2n_5030" class="t s2_5030">CLFLUSH flag</span><span id="t2o_5030" class="t s3_5030">, Vol.1-11-12, Vol.2-3-245 </span>
<span id="t2p_5030" class="t s2_5030">CLFLUSH instruction cache line size</span><span id="t2q_5030" class="t s3_5030">, Vol.2-3-241 </span>
<span id="t2r_5030" class="t s2_5030">CMOVcc feature flag</span><span id="t2s_5030" class="t s3_5030">, Vol.1-7-3 </span>
<span id="t2t_5030" class="t s2_5030">CMPXCHG16B flag</span><span id="t2u_5030" class="t s3_5030">, Vol.2-3-243 </span>
<span id="t2v_5030" class="t s2_5030">CMPXCHG8B flag</span><span id="t2w_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t2x_5030" class="t s2_5030">control register flags</span><span id="t2y_5030" class="t s3_5030">, Vol.3-2-20 </span>
<span id="t2z_5030" class="t s2_5030">CPL qualified debug store</span><span id="t30_5030" class="t s3_5030">, Vol.2-3-242 </span>
<span id="t31_5030" class="t s2_5030">debug extensions, CR4.DE</span><span id="t32_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t33_5030" class="t s2_5030">debug store supported</span><span id="t34_5030" class="t s3_5030">, Vol.2-3-246 </span>
<span id="t35_5030" class="t s2_5030">detecting features</span><span id="t36_5030" class="t s3_5030">, Vol.1-23-2 </span>
<span id="t37_5030" class="t s2_5030">determine support for</span><span id="t38_5030" class="t s3_5030">, Vol.1-3-17 </span>
<span id="t39_5030" class="t s2_5030">deterministic cache parameters leaf</span><span id="t3a_5030" class="t s3_5030">, Vol.2-3-218, Vol.2-3-221, </span>
<span id="t3b_5030" class="t s3_5030">Vol.2-3-223, Vol.2-3-224, Vol.2-3-225, Vol.2-3-226, Vol.2-3-227, </span>
<span id="t3c_5030" class="t s3_5030">Vol.2-3-228, Vol.2-3-229, Vol.2-3-230, Vol.2-3-231, Vol.2-3-236 </span>
<span id="t3d_5030" class="t s2_5030">earlier processors</span><span id="t3e_5030" class="t s3_5030">, Vol.1-20-1 </span>
<span id="t3f_5030" class="t s2_5030">extended function information</span><span id="t3g_5030" class="t s3_5030">, Vol.2-3-238 </span>
<span id="t3h_5030" class="t s2_5030">feature information</span><span id="t3i_5030" class="t s3_5030">, Vol.2-3-244 </span>
<span id="t3j_5030" class="t s2_5030">FPU on-chip</span><span id="t3k_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t3l_5030" class="t s2_5030">FSAVE flag</span><span id="t3m_5030" class="t s3_5030">, Vol.2-3-246 </span>
<span id="t3n_5030" class="t s2_5030">FXRSTOR flag</span><span id="t3o_5030" class="t s3_5030">, Vol.2-3-246 </span>
<span id="t3p_5030" class="t s2_5030">FXSAVE-FXRSTOR flag</span><span id="t3q_5030" class="t s3_5030">, Vol.1-10-14 </span>
<span id="t3r_5030" class="t s2_5030">IA-32e mode available</span><span id="t3s_5030" class="t s3_5030">, Vol.2-3-238 </span>
<span id="t3t_5030" class="t s2_5030">input limits for EAX</span><span id="t3u_5030" class="t s3_5030">, Vol.2-3-239 </span>
<span id="t3v_5030" class="t s2_5030">L1 Context ID</span><span id="t3w_5030" class="t s3_5030">, Vol.2-3-243 </span>
<span id="t3x_5030" class="t s2_5030">local APIC physical ID</span><span id="t3y_5030" class="t s3_5030">, Vol.2-3-241 </span>
<span id="t3z_5030" class="t s2_5030">machine check architecture</span><span id="t40_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t41_5030" class="t s2_5030">machine check exception</span><span id="t42_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t43_5030" class="t s2_5030">memory type range registers</span><span id="t44_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t45_5030" class="t s2_5030">MMX feature flag</span><span id="t46_5030" class="t s3_5030">, Vol.1-9-8 </span>
<span id="t47_5030" class="t s2_5030">MONITOR feature information</span><span id="t48_5030" class="t s3_5030">, Vol.2-3-250 </span>
<span id="t49_5030" class="t s2_5030">MONITOR/MWAIT flag</span><span id="t4a_5030" class="t s3_5030">, Vol.2-3-242 </span>
<span id="t4b_5030" class="t s2_5030">MONITOR/MWAIT leaf</span><span id="t4c_5030" class="t s3_5030">, Vol.2-3-219, Vol.2-3-220, Vol.2-3-224, </span>
<span id="t4d_5030" class="t s3_5030">Vol.2-3-225, Vol.2-3-226, Vol.2-3-232, Vol.2-3-237 </span>
<span id="t4e_5030" class="t s2_5030">MWAIT feature information</span><span id="t4f_5030" class="t s3_5030">, Vol.2-3-250 </span>
<span id="t4g_5030" class="t s2_5030">page attribute table</span><span id="t4h_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t4i_5030" class="t s2_5030">page size extension</span><span id="t4j_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t4k_5030" class="t s2_5030">performance monitoring features</span><span id="t4l_5030" class="t s3_5030">, Vol.2-3-251 </span>
<span id="t4m_5030" class="t s2_5030">physical address bits</span><span id="t4n_5030" class="t s3_5030">, Vol.2-3-239 </span>
<span id="t4o_5030" class="t s2_5030">physical address extension</span><span id="t4p_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t4q_5030" class="t s2_5030">power management</span><span id="t4r_5030" class="t s3_5030">, Vol.2-3-250, Vol.2-3-251, Vol.2-3-252, </span>
<span id="t4s_5030" class="t s3_5030">Vol.2-3-253 </span>
<span id="t4t_5030" class="t s2_5030">processor brand index</span><span id="t4u_5030" class="t s3_5030">, Vol.2-3-241, Vol.2-3-253 </span>
<span id="t4v_5030" class="t s2_5030">processor brand string</span><span id="t4w_5030" class="t s3_5030">, Vol.2-3-238, Vol.2-3-253 </span>
<span id="t4x_5030" class="t s2_5030">processor identification</span><span id="t4y_5030" class="t s3_5030">, Vol.1-20-1 </span>
<span id="t4z_5030" class="t s2_5030">processor serial number</span><span id="t50_5030" class="t s3_5030">, Vol.2-3-218, Vol.2-3-245 </span>
<span id="t51_5030" class="t s2_5030">processor type field</span><span id="t52_5030" class="t s3_5030">, Vol.2-3-240 </span>
<span id="t53_5030" class="t s2_5030">RDMSR flag</span><span id="t54_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t55_5030" class="t s2_5030">returned in EBX</span><span id="t56_5030" class="t s3_5030">, Vol.2-3-241 </span>
<span id="t57_5030" class="t s2_5030">returned in ECX &amp; EDX</span><span id="t58_5030" class="t s3_5030">, Vol.2-3-241 </span>
<span id="t59_5030" class="t s2_5030">self snoop</span><span id="t5a_5030" class="t s3_5030">, Vol.2-3-246 </span>
<span id="t5b_5030" class="t s2_5030">serializing instructions</span><span id="t5c_5030" class="t s3_5030">, Vol.3-9-18 </span>
<span id="t5d_5030" class="t s2_5030">serializing use</span><span id="t5e_5030" class="t s3_5030">, Vol.1-19-5 </span>
<span id="t5f_5030" class="t s2_5030">SpeedStep technology</span><span id="t5g_5030" class="t s3_5030">, Vol.2-3-242 </span>
<span id="t5h_5030" class="t s2_5030">SS2 extensions flag</span><span id="t5i_5030" class="t s3_5030">, Vol.2-3-246 </span>
<span id="t5j_5030" class="t s2_5030">SSE extensions flag</span><span id="t5k_5030" class="t s3_5030">, Vol.2-3-246 </span>
<span id="t5l_5030" class="t s2_5030">SSE feature flag</span><span id="t5m_5030" class="t s3_5030">, Vol.1-10-1, Vol.1-10-6 </span>
<span id="t5n_5030" class="t s2_5030">SSE2 feature flag</span><span id="t5o_5030" class="t s3_5030">, Vol.1-11-1, Vol.1-12-5 </span>
<span id="t5p_5030" class="t s2_5030">SSE3 extensions flag</span><span id="t5q_5030" class="t s3_5030">, Vol.2-3-242 </span>
<span id="t5r_5030" class="t s2_5030">SSE3 feature flag</span><span id="t5s_5030" class="t s3_5030">, Vol.1-12-5 </span>
<span id="t5t_5030" class="t s2_5030">SSSE2 feature flag</span><span id="t5u_5030" class="t s3_5030">, Vol.1-12-9, Vol.1-12-19, Vol.1-12-24 </span>
<span id="t5v_5030" class="t s2_5030">SSSE3 extensions flag</span><span id="t5w_5030" class="t s3_5030">, Vol.2-3-242 </span>
<span id="t5x_5030" class="t s2_5030">summary of</span><span id="t5y_5030" class="t s3_5030">, Vol.1-7-23 </span>
<span id="t5z_5030" class="t s2_5030">syntax for data</span><span id="t60_5030" class="t s3_5030">, Vol.3-1-9, Vol.4-1-7 </span>
<span id="t61_5030" class="t s2_5030">SYSENTER flag</span><span id="t62_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t63_5030" class="t s2_5030">SYSEXIT flag</span><span id="t64_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t65_5030" class="t s2_5030">thermal management</span><span id="t66_5030" class="t s3_5030">, Vol.2-3-250, Vol.2-3-251, Vol.2-3-252, </span>
<span id="t67_5030" class="t s3_5030">Vol.2-3-253 </span>
<span id="t68_5030" class="t s2_5030">thermal monitor</span><span id="t69_5030" class="t s3_5030">, Vol.2-3-242, Vol.2-3-246 </span>
<span id="t6a_5030" class="t s2_5030">time stamp counter</span><span id="t6b_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t6c_5030" class="t s2_5030">using CPUID</span><span id="t6d_5030" class="t s3_5030">, Vol.2-3-217 </span>
<span id="t6e_5030" class="t s2_5030">vendor ID string</span><span id="t6f_5030" class="t s3_5030">, Vol.2-3-240 </span>
<span id="t6g_5030" class="t s2_5030">version information</span><span id="t6h_5030" class="t s3_5030">, Vol.2-3-218, Vol.2-3-250 </span>
<span id="t6i_5030" class="t s2_5030">virtual 8086 Mode flag</span><span id="t6j_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t6k_5030" class="t s2_5030">virtual address bits</span><span id="t6l_5030" class="t s3_5030">, Vol.2-3-239 </span>
<span id="t6m_5030" class="t s2_5030">WRMSR flag</span><span id="t6n_5030" class="t s3_5030">, Vol.2-3-245 </span>
<span id="t6o_5030" class="t s2_5030">CQO instruction</span><span id="t6p_5030" class="t s3_5030">, Vol.2-3-315 </span>
<span id="t6q_5030" class="t s2_5030">CR0 control register</span><span id="t6r_5030" class="t s3_5030">, Vol.2-4-647, Vol.1-23-8 </span>
<span id="t6s_5030" class="t s2_5030">description of</span><span id="t6t_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t6u_5030" class="t s2_5030">introduction to</span><span id="t6v_5030" class="t s3_5030">, Vol.3-2-6 </span>
<span id="t6w_5030" class="t s2_5030">state following processor reset</span><span id="t6x_5030" class="t s3_5030">, Vol.3-10-2 </span>
<span id="t6y_5030" class="t s2_5030">CR1 control register (reserved)</span><span id="t6z_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t70_5030" class="t s2_5030">CR2 control register </span>
<span id="t71_5030" class="t s2_5030">description of</span><span id="t72_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t73_5030" class="t s2_5030">introduction to</span><span id="t74_5030" class="t s3_5030">, Vol.3-2-6 </span>
<span id="t75_5030" class="t s2_5030">CR3 control register (PDBR) </span>
<span id="t76_5030" class="t s2_5030">associated with a task</span><span id="t77_5030" class="t s3_5030">, Vol.3-8-1, Vol.3-8-3 </span>
<span id="t78_5030" class="t s2_5030">description of</span><span id="t79_5030" class="t s3_5030">, Vol.3-2-13 </span>
<span id="t7a_5030" class="t s2_5030">in TSS</span><span id="t7b_5030" class="t s3_5030">, Vol.3-8-4, Vol.3-8-17 </span>
<span id="t7c_5030" class="t s2_5030">introduction to</span><span id="t7d_5030" class="t s3_5030">, Vol.3-2-6 </span>
<span id="t7e_5030" class="t s2_5030">loading during initialization</span><span id="t7f_5030" class="t s3_5030">, Vol.3-10-10 </span>
<span id="t7g_5030" class="t s2_5030">memory management</span><span id="t7h_5030" class="t s3_5030">, Vol.3-2-6 </span>
<span id="t7i_5030" class="t s2_5030">page directory base address</span><span id="t7j_5030" class="t s3_5030">, Vol.3-2-6 </span>
<span id="t7k_5030" class="t s2_5030">page table base address</span><span id="t7l_5030" class="t s3_5030">, Vol.3-2-5 </span>
<span id="t7m_5030" class="t s2_5030">CR4 control register </span>
<span id="t7n_5030" class="t s2_5030">description of</span><span id="t7o_5030" class="t s3_5030">, Vol.3-2-13 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
