
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir" "*.svh"]] 
# }
# synth_design -top ucsb_152_tap_fir \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top ucsb_152_tap_fir -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32983
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.875 ; gain = 0.000 ; free physical = 265121 ; free virtual = 440526
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ucsb_152_tap_fir' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2]
INFO: [Synth 8-6157] synthesizing module 'Subtractor14Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2290]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor14Bit' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2290]
INFO: [Synth 8-6157] synthesizing module 'Subtractor17Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2303]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor17Bit' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2303]
INFO: [Synth 8-6157] synthesizing module 'Subtractor22Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2316]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor22Bit' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2316]
INFO: [Synth 8-6157] synthesizing module 'Negator23Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2619]
INFO: [Synth 8-6155] done synthesizing module 'Negator23Bit' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2619]
INFO: [Synth 8-6157] synthesizing module 'Register23Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2435]
INFO: [Synth 8-6155] done synthesizing module 'Register23Bit' (5#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2435]
INFO: [Synth 8-6157] synthesizing module 'Adder21Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2078]
INFO: [Synth 8-6155] done synthesizing module 'Adder21Bit' (6#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2078]
INFO: [Synth 8-6157] synthesizing module 'Register22Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2448]
INFO: [Synth 8-6155] done synthesizing module 'Register22Bit' (7#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2448]
INFO: [Synth 8-6157] synthesizing module 'Adder22Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2092]
INFO: [Synth 8-6155] done synthesizing module 'Adder22Bit' (8#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2092]
INFO: [Synth 8-6157] synthesizing module 'Register24Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2461]
INFO: [Synth 8-6155] done synthesizing module 'Register24Bit' (9#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2461]
INFO: [Synth 8-6157] synthesizing module 'Adder23Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2106]
INFO: [Synth 8-6155] done synthesizing module 'Adder23Bit' (10#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2106]
INFO: [Synth 8-6157] synthesizing module 'Adder17Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2120]
INFO: [Synth 8-6155] done synthesizing module 'Adder17Bit' (11#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2120]
INFO: [Synth 8-6157] synthesizing module 'Subtractor21Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2342]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor21Bit' (12#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2342]
INFO: [Synth 8-6157] synthesizing module 'Subtractor24Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2329]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor24Bit' (13#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2329]
INFO: [Synth 8-6157] synthesizing module 'Register25Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2474]
INFO: [Synth 8-6155] done synthesizing module 'Register25Bit' (14#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2474]
INFO: [Synth 8-6157] synthesizing module 'Adder18Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2134]
INFO: [Synth 8-6155] done synthesizing module 'Adder18Bit' (15#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2134]
INFO: [Synth 8-6157] synthesizing module 'Register19Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2500]
INFO: [Synth 8-6155] done synthesizing module 'Register19Bit' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2500]
INFO: [Synth 8-6157] synthesizing module 'Subtractor18Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2381]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor18Bit' (17#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2381]
INFO: [Synth 8-6157] synthesizing module 'Subtractor19Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor19Bit' (18#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2355]
INFO: [Synth 8-6157] synthesizing module 'Register20Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2487]
INFO: [Synth 8-6155] done synthesizing module 'Register20Bit' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2487]
INFO: [Synth 8-6157] synthesizing module 'Adder19Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2162]
INFO: [Synth 8-6155] done synthesizing module 'Adder19Bit' (20#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2162]
INFO: [Synth 8-6157] synthesizing module 'Negator20Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2658]
INFO: [Synth 8-6155] done synthesizing module 'Negator20Bit' (21#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2658]
INFO: [Synth 8-6157] synthesizing module 'Subtractor20Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2394]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor20Bit' (22#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2394]
INFO: [Synth 8-6157] synthesizing module 'Register21Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2513]
INFO: [Synth 8-6155] done synthesizing module 'Register21Bit' (23#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2513]
INFO: [Synth 8-6157] synthesizing module 'Register27Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2526]
INFO: [Synth 8-6155] done synthesizing module 'Register27Bit' (24#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2526]
INFO: [Synth 8-6157] synthesizing module 'Negator22Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2671]
INFO: [Synth 8-6155] done synthesizing module 'Negator22Bit' (25#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2671]
INFO: [Synth 8-6157] synthesizing module 'Adder14Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2190]
INFO: [Synth 8-6155] done synthesizing module 'Adder14Bit' (26#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2190]
INFO: [Synth 8-6157] synthesizing module 'Negator24Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2632]
INFO: [Synth 8-6155] done synthesizing module 'Negator24Bit' (27#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2632]
INFO: [Synth 8-6157] synthesizing module 'Register18Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2552]
INFO: [Synth 8-6155] done synthesizing module 'Register18Bit' (28#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2552]
INFO: [Synth 8-6157] synthesizing module 'Register28Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2539]
INFO: [Synth 8-6155] done synthesizing module 'Register28Bit' (29#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2539]
INFO: [Synth 8-6157] synthesizing module 'Subtractor23Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2368]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor23Bit' (30#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2368]
INFO: [Synth 8-6157] synthesizing module 'Negator15Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2697]
INFO: [Synth 8-6155] done synthesizing module 'Negator15Bit' (31#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2697]
INFO: [Synth 8-6157] synthesizing module 'Register15Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2565]
INFO: [Synth 8-6155] done synthesizing module 'Register15Bit' (32#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2565]
INFO: [Synth 8-6157] synthesizing module 'Adder15Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2204]
INFO: [Synth 8-6155] done synthesizing module 'Adder15Bit' (33#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2204]
INFO: [Synth 8-6157] synthesizing module 'Negator21Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2645]
INFO: [Synth 8-6155] done synthesizing module 'Negator21Bit' (34#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2645]
INFO: [Synth 8-6157] synthesizing module 'Adder20Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2176]
INFO: [Synth 8-6155] done synthesizing module 'Adder20Bit' (35#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2176]
INFO: [Synth 8-6157] synthesizing module 'Subtractor15Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2407]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor15Bit' (36#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2407]
INFO: [Synth 8-6157] synthesizing module 'Adder24Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2148]
INFO: [Synth 8-6155] done synthesizing module 'Adder24Bit' (37#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2148]
INFO: [Synth 8-6157] synthesizing module 'Negator25Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2684]
INFO: [Synth 8-6155] done synthesizing module 'Negator25Bit' (38#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2684]
INFO: [Synth 8-6157] synthesizing module 'Subtractor16Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2420]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor16Bit' (39#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2420]
INFO: [Synth 8-6157] synthesizing module 'Register12Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2578]
INFO: [Synth 8-6155] done synthesizing module 'Register12Bit' (40#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2578]
INFO: [Synth 8-6157] synthesizing module 'Adder25Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2218]
INFO: [Synth 8-6155] done synthesizing module 'Adder25Bit' (41#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2218]
INFO: [Synth 8-6157] synthesizing module 'Register26Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2591]
INFO: [Synth 8-6155] done synthesizing module 'Register26Bit' (42#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2591]
INFO: [Synth 8-6157] synthesizing module 'Adder26Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'Adder26Bit' (43#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2232]
INFO: [Synth 8-6157] synthesizing module 'Adder27Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2246]
INFO: [Synth 8-6155] done synthesizing module 'Adder27Bit' (44#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2246]
INFO: [Synth 8-6157] synthesizing module 'Adder28Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2260]
INFO: [Synth 8-6155] done synthesizing module 'Adder28Bit' (45#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2260]
INFO: [Synth 8-6157] synthesizing module 'Register29Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2604]
INFO: [Synth 8-6155] done synthesizing module 'Register29Bit' (46#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2604]
INFO: [Synth 8-6157] synthesizing module 'Adder29Bit' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2274]
INFO: [Synth 8-6155] done synthesizing module 'Adder29Bit' (47#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2274]
INFO: [Synth 8-6155] done synthesizing module 'ucsb_152_tap_fir' (48#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.875 ; gain = 0.000 ; free physical = 264541 ; free virtual = 439948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.875 ; gain = 0.000 ; free physical = 265339 ; free virtual = 440746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.754 ; gain = 7.879 ; free physical = 265371 ; free virtual = 440777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 265300 ; free virtual = 440707
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Reg0' (Register23Bit) to 'Reg1'
INFO: [Synth 8-223] decloning instance 'Reg2' (Register23Bit) to 'Reg4'
INFO: [Synth 8-223] decloning instance 'Reg10' (Register23Bit) to 'Reg12'
INFO: [Synth 8-223] decloning instance 'Reg24' (Register23Bit) to 'Reg26'
INFO: [Synth 8-223] decloning instance 'Reg36' (Register23Bit) to 'Reg37'
INFO: [Synth 8-223] decloning instance 'Reg38' (Register23Bit) to 'Reg40'
INFO: [Synth 8-223] decloning instance 'Reg42' (Register23Bit) to 'Reg43'
INFO: [Synth 8-223] decloning instance 'Reg50' (Register23Bit) to 'Reg53'
INFO: [Synth 8-223] decloning instance 'Reg98' (Register23Bit) to 'Reg100'
INFO: [Synth 8-223] decloning instance 'Reg146' (Register23Bit) to 'Reg149'
INFO: [Synth 8-223] decloning instance 'Reg174' (Register23Bit) to 'Reg176'
INFO: [Synth 8-223] decloning instance 'Reg262' (Register23Bit) to 'Reg264'
INFO: [Synth 8-223] decloning instance 'Reg286' (Register23Bit) to 'Reg289'
INFO: [Synth 8-223] decloning instance 'Reg286' (Register23Bit) to 'Reg292'
INFO: [Synth 8-223] decloning instance 'Reg286' (Register23Bit) to 'Reg295'
INFO: [Synth 8-223] decloning instance 'Reg304' (Register23Bit) to 'Reg307'
INFO: [Synth 8-223] decloning instance 'Reg6' (Register22Bit) to 'Reg8'
INFO: [Synth 8-223] decloning instance 'Reg20' (Register22Bit) to 'Reg22'
INFO: [Synth 8-223] decloning instance 'Reg82' (Register22Bit) to 'Reg84'
INFO: [Synth 8-223] decloning instance 'Reg128' (Register22Bit) to 'Reg131'
INFO: [Synth 8-223] decloning instance 'Reg134' (Register22Bit) to 'Reg137'
INFO: [Synth 8-223] decloning instance 'Reg152' (Register22Bit) to 'Reg154'
INFO: [Synth 8-223] decloning instance 'Reg158' (Register22Bit) to 'Reg160'
INFO: [Synth 8-223] decloning instance 'Reg210' (Register22Bit) to 'Reg213'
INFO: [Synth 8-223] decloning instance 'Reg216' (Register22Bit) to 'Reg219'
INFO: [Synth 8-223] decloning instance 'Reg222' (Register22Bit) to 'Reg225'
INFO: [Synth 8-223] decloning instance 'Reg256' (Register22Bit) to 'Reg259'
INFO: [Synth 8-223] decloning instance 'Reg280' (Register22Bit) to 'Reg283'
INFO: [Synth 8-223] decloning instance 'Reg14' (Register24Bit) to 'Reg15'
INFO: [Synth 8-223] decloning instance 'Reg16' (Register24Bit) to 'Reg18'
INFO: [Synth 8-223] decloning instance 'Reg25' (Register24Bit) to 'Reg27'
INFO: [Synth 8-223] decloning instance 'Reg28' (Register24Bit) to 'Reg30'
INFO: [Synth 8-223] decloning instance 'Reg88' (Register24Bit) to 'Reg90'
INFO: [Synth 8-223] decloning instance 'Reg156' (Register24Bit) to 'Reg157'
INFO: [Synth 8-223] decloning instance 'Reg162' (Register24Bit) to 'Reg164'
INFO: [Synth 8-223] decloning instance 'Reg166' (Register24Bit) to 'Reg168'
INFO: [Synth 8-223] decloning instance 'Reg232' (Register24Bit) to 'Reg235'
INFO: [Synth 8-223] decloning instance 'Reg238' (Register24Bit) to 'Reg240'
INFO: [Synth 8-223] decloning instance 'Reg242' (Register24Bit) to 'Reg244'
INFO: [Synth 8-223] decloning instance 'Reg316' (Register24Bit) to 'Reg319'
INFO: [Synth 8-223] decloning instance 'Reg32' (Register25Bit) to 'Reg34'
INFO: [Synth 8-223] decloning instance 'Reg78' (Register25Bit) to 'Reg80'
INFO: [Synth 8-223] decloning instance 'Reg86' (Register25Bit) to 'Reg87'
INFO: [Synth 8-223] decloning instance 'Reg108' (Register25Bit) to 'Reg110'
INFO: [Synth 8-223] decloning instance 'Reg170' (Register25Bit) to 'Reg172'
INFO: [Synth 8-223] decloning instance 'Reg243' (Register25Bit) to 'Reg245'
INFO: [Synth 8-223] decloning instance 'Reg266' (Register25Bit) to 'Reg269'
INFO: [Synth 8-223] decloning instance 'Reg276' (Register25Bit) to 'Reg278'
INFO: [Synth 8-223] decloning instance 'Reg298' (Register25Bit) to 'Reg301'
INFO: [Synth 8-223] decloning instance 'Reg44' (Register19Bit) to 'Reg47'
INFO: [Synth 8-223] decloning instance 'Reg56' (Register19Bit) to 'Reg59'
INFO: [Synth 8-223] decloning instance 'Reg118' (Register19Bit) to 'Reg121'
INFO: [Synth 8-223] decloning instance 'Reg62' (Register20Bit) to 'Reg65'
INFO: [Synth 8-223] decloning instance 'Reg68' (Register20Bit) to 'Reg70'
INFO: [Synth 8-223] decloning instance 'Reg112' (Register20Bit) to 'Reg115'
INFO: [Synth 8-223] decloning instance 'Reg124' (Register20Bit) to 'Reg126'
INFO: [Synth 8-223] decloning instance 'Reg194' (Register20Bit) to 'Reg197'
INFO: [Synth 8-223] decloning instance 'Reg204' (Register20Bit) to 'Reg207'
INFO: [Synth 8-223] decloning instance 'Reg250' (Register20Bit) to 'Reg253'
INFO: [Synth 8-223] decloning instance 'Reg310' (Register20Bit) to 'Reg313'
INFO: [Synth 8-223] decloning instance 'Reg72' (Register21Bit) to 'Reg75'
INFO: [Synth 8-223] decloning instance 'Reg140' (Register21Bit) to 'Reg143'
INFO: [Synth 8-223] decloning instance 'Reg184' (Register21Bit) to 'Reg186'
INFO: [Synth 8-223] decloning instance 'Reg188' (Register21Bit) to 'Reg191'
INFO: [Synth 8-223] decloning instance 'Reg200' (Register21Bit) to 'Reg202'
INFO: [Synth 8-223] decloning instance 'Reg228' (Register21Bit) to 'Reg230'
INFO: [Synth 8-223] decloning instance 'Reg246' (Register21Bit) to 'Reg248'
INFO: [Synth 8-223] decloning instance 'Reg272' (Register21Bit) to 'Reg274'
INFO: [Synth 8-223] decloning instance 'Reg79' (Register27Bit) to 'Reg81'
INFO: [Synth 8-223] decloning instance 'Reg239' (Register27Bit) to 'Reg241'
INFO: [Synth 8-223] decloning instance 'Reg92' (Register18Bit) to 'Reg95'
INFO: [Synth 8-223] decloning instance 'Reg102' (Register18Bit) to 'Reg105'
INFO: [Synth 8-223] decloning instance 'Reg178' (Register15Bit) to 'Reg181'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg326'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg329'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg333'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg337'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg341'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg344'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg348'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg352'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg355'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg359'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg363'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg367'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg370'
INFO: [Synth 8-223] decloning instance 'Reg322' (Register12Bit) to 'Reg374'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 147   
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 5     
	   2 Input   25 Bit       Adders := 4     
	   2 Input   24 Bit       Adders := 8     
	   3 Input   24 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 9     
	   2 Input   23 Bit       Adders := 7     
	   2 Input   22 Bit       Adders := 7     
	   3 Input   22 Bit       Adders := 12    
	   3 Input   21 Bit       Adders := 3     
	   2 Input   21 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 294   
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 5     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 39    
	               24 Bit    Registers := 52    
	               23 Bit    Registers := 93    
	               22 Bit    Registers := 90    
	               21 Bit    Registers := 37    
	               20 Bit    Registers := 36    
	               19 Bit    Registers := 12    
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	               12 Bit    Registers := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 265192 ; free virtual = 440603
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 265180 ; free virtual = 440591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5801] Static shift register (width=6667,length=2) is implemented as 371 RAMB18E1 cells. [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/ucsb_152_tap_fir.v:2444]
INFO: [Synth 8-7052] The timing for the instance srl_ramb18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance srl_ramb18__98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264819 ; free virtual = 440230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264742 ; free virtual = 440153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264740 ; free virtual = 440151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264695 ; free virtual = 440106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264693 ; free virtual = 440104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264690 ; free virtual = 440101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264687 ; free virtual = 440098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ucsb_152_tap_fir | Reg389/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg395/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg403/RegOut_reg[2] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg404/RegOut_reg[1] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg405/RegOut_reg[0] | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg409/RegOut_reg[0] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg415/RegOut_reg[3] | 6      | 4     | NO           | YES                | YES               | 4      | 0       | 
|ucsb_152_tap_fir | Reg419/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg430/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg437/RegOut_reg[0] | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg441/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg447/RegOut_reg[0] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg455/RegOut_reg[4] | 8      | 3     | NO           | YES                | YES               | 3      | 0       | 
|ucsb_152_tap_fir | Reg457/RegOut_reg[1] | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg458/RegOut_reg[0] | 20     | 1     | NO           | YES                | YES               | 0      | 1       | 
|ucsb_152_tap_fir | Reg463/RegOut_reg[0] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg468/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg474/RegOut_reg[0] | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg479/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg490/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg494/RegOut_reg[3] | 6      | 4     | NO           | YES                | YES               | 4      | 0       | 
|ucsb_152_tap_fir | Reg501/RegOut_reg[0] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg506/RegOut_reg[2] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg506/RegOut_reg[1] | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg508/RegOut_reg[0] | 14     | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg514/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ucsb_152_tap_fir | Reg520/RegOut_reg[0] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
+-----------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1710|
|3     |LUT1     |   748|
|4     |LUT2     |  5555|
|5     |RAMB18E1 |   371|
|6     |SRL16E   |    34|
|7     |SRLC32E  |     1|
|8     |FDRE     |  3760|
|9     |IBUF     |    13|
|10    |OBUF     |    29|
+------+---------+------+

Report Instance Areas: 
+------+-----------+--------------------+------+
|      |Instance   |Module              |Cells |
+------+-----------+--------------------+------+
|1     |top        |                    | 12222|
|2     |  Adder0   |Adder21Bit          |     5|
|3     |  Adder1   |Adder22Bit          |    28|
|4     |  Adder10  |Adder14Bit          |   339|
|5     |  Adder100 |Adder29Bit          |    36|
|6     |  Adder101 |Adder29Bit_0        |    37|
|7     |  Adder102 |Adder29Bit_1        |    37|
|8     |  Adder103 |Adder29Bit_2        |    41|
|9     |  Adder104 |Adder29Bit_3        |    35|
|10    |  Adder105 |Adder29Bit_4        |    36|
|11    |  Adder106 |Adder29Bit_5        |    36|
|12    |  Adder107 |Adder29Bit_6        |    37|
|13    |  Adder108 |Adder29Bit_7        |    38|
|14    |  Adder109 |Adder29Bit_8        |    37|
|15    |  Adder11  |Adder17Bit          |    26|
|16    |  Adder110 |Adder29Bit_9        |    34|
|17    |  Adder111 |Adder29Bit_10       |    37|
|18    |  Adder112 |Adder29Bit_11       |    40|
|19    |  Adder113 |Adder29Bit_12       |    28|
|20    |  Adder114 |Adder29Bit_13       |    33|
|21    |  Adder115 |Adder29Bit_14       |    35|
|22    |  Adder116 |Adder29Bit_15       |    35|
|23    |  Adder117 |Adder29Bit_16       |    36|
|24    |  Adder118 |Adder29Bit_17       |    37|
|25    |  Adder119 |Adder29Bit_18       |    39|
|26    |  Adder12  |Adder23Bit          |    29|
|27    |  Adder120 |Adder29Bit_19       |    35|
|28    |  Adder121 |Adder29Bit_20       |    38|
|29    |  Adder122 |Adder29Bit_21       |    36|
|30    |  Adder123 |Adder29Bit_22       |    37|
|31    |  Adder124 |Adder29Bit_23       |    37|
|32    |  Adder125 |Adder29Bit_24       |    38|
|33    |  Adder126 |Adder29Bit_25       |    36|
|34    |  Adder127 |Adder29Bit_26       |    36|
|35    |  Adder128 |Adder29Bit_27       |    37|
|36    |  Adder129 |Adder29Bit_28       |    40|
|37    |  Adder13  |Adder18Bit          |     5|
|38    |  Adder130 |Adder29Bit_29       |    35|
|39    |  Adder131 |Adder29Bit_30       |    35|
|40    |  Adder132 |Adder29Bit_31       |    35|
|41    |  Adder133 |Adder29Bit_32       |    36|
|42    |  Adder134 |Adder29Bit_33       |    37|
|43    |  Adder135 |Adder29Bit_34       |    37|
|44    |  Adder136 |Adder29Bit_35       |    38|
|45    |  Adder137 |Adder29Bit_36       |    35|
|46    |  Adder138 |Adder29Bit_37       |    36|
|47    |  Adder139 |Adder29Bit_38       |    37|
|48    |  Adder14  |Adder19Bit          |    25|
|49    |  Adder140 |Adder29Bit_39       |    37|
|50    |  Adder141 |Adder29Bit_40       |    37|
|51    |  Adder142 |Adder29Bit_41       |    41|
|52    |  Adder143 |Adder29Bit_42       |    36|
|53    |  Adder144 |Adder29Bit_43       |    37|
|54    |  Adder145 |Adder29Bit_44       |    41|
|55    |  Adder146 |Adder29Bit_45       |    36|
|56    |  Adder147 |Adder29Bit_46       |    40|
|57    |  Adder148 |Adder29Bit_47       |    35|
|58    |  Adder149 |Adder29Bit_48       |    36|
|59    |  Adder15  |Adder21Bit_49       |     5|
|60    |  Adder150 |Adder29Bit_50       |    37|
|61    |  Adder151 |Adder29Bit_51       |    43|
|62    |  Adder152 |Adder29Bit_52       |    31|
|63    |  Adder153 |Adder29Bit_53       |    36|
|64    |  Adder154 |Adder29Bit_54       |    37|
|65    |  Adder155 |Adder29Bit_55       |    37|
|66    |  Adder156 |Adder29Bit_56       |    37|
|67    |  Adder157 |Adder29Bit_57       |    38|
|68    |  Adder158 |Adder29Bit_58       |    35|
|69    |  Adder159 |Adder29Bit_59       |    35|
|70    |  Adder16  |Adder23Bit_60       |    29|
|71    |  Adder160 |Adder29Bit_61       |    36|
|72    |  Adder161 |Adder29Bit_62       |    38|
|73    |  Adder162 |Adder29Bit_63       |    36|
|74    |  Adder163 |Adder29Bit_64       |    35|
|75    |  Adder164 |Adder29Bit_65       |    33|
|76    |  Adder165 |Adder29Bit_66       |    35|
|77    |  Adder166 |Adder29Bit_67       |    35|
|78    |  Adder167 |Adder29Bit_68       |    36|
|79    |  Adder168 |Adder29Bit_69       |    37|
|80    |  Adder169 |Adder29Bit_70       |    37|
|81    |  Adder17  |Adder23Bit_71       |     6|
|82    |  Adder170 |Adder29Bit_72       |    37|
|83    |  Adder171 |Adder29Bit_73       |    38|
|84    |  Adder172 |Adder29Bit_74       |    37|
|85    |  Adder173 |Adder29Bit_75       |    36|
|86    |  Adder174 |Adder29Bit_76       |    38|
|87    |  Adder175 |Adder29Bit_77       |    36|
|88    |  Adder176 |Adder29Bit_78       |    37|
|89    |  Adder177 |Adder29Bit_79       |    39|
|90    |  Adder178 |Adder29Bit_80       |    35|
|91    |  Adder179 |Adder29Bit_81       |    36|
|92    |  Adder18  |Adder15Bit          |   234|
|93    |  Adder180 |Adder29Bit_82       |    37|
|94    |  Adder181 |Adder29Bit_83       |    37|
|95    |  Adder182 |Adder29Bit_84       |    37|
|96    |  Adder183 |Adder29Bit_85       |    37|
|97    |  Adder184 |Adder29Bit_86       |    38|
|98    |  Adder185 |Adder29Bit_87       |    36|
|99    |  Adder186 |Adder29Bit_88       |    37|
|100   |  Adder187 |Adder29Bit_89       |    38|
|101   |  Adder188 |Adder29Bit_90       |    36|
|102   |  Adder19  |Adder20Bit          |    28|
|103   |  Adder2   |Adder23Bit_91       |     5|
|104   |  Adder20  |Adder19Bit_92       |     6|
|105   |  Adder21  |Adder21Bit_93       |     5|
|106   |  Adder22  |Adder20Bit_94       |    26|
|107   |  Adder23  |Adder23Bit_95       |    29|
|108   |  Adder24  |Adder20Bit_96       |    26|
|109   |  Adder25  |Adder22Bit_97       |    28|
|110   |  Adder26  |Adder20Bit_98       |    26|
|111   |  Adder27  |Adder24Bit          |    30|
|112   |  Adder28  |Adder21Bit_99       |     5|
|113   |  Adder29  |Adder22Bit_100      |     5|
|114   |  Adder3   |Adder17Bit_101      |   148|
|115   |  Adder30  |Adder24Bit_102      |    10|
|116   |  Adder31  |Adder24Bit_103      |    31|
|117   |  Adder32  |Adder23Bit_104      |    25|
|118   |  Adder33  |Adder22Bit_105      |    25|
|119   |  Adder34  |Adder21Bit_106      |    27|
|120   |  Adder35  |Adder21Bit_107      |    27|
|121   |  Adder36  |Adder22Bit_108      |    25|
|122   |  Adder37  |Adder23Bit_109      |    25|
|123   |  Adder38  |Adder24Bit_110      |    31|
|124   |  Adder39  |Adder25Bit          |    32|
|125   |  Adder4   |Adder23Bit_111      |     5|
|126   |  Adder40  |Adder26Bit          |    34|
|127   |  Adder41  |Adder27Bit          |    34|
|128   |  Adder42  |Adder28Bit          |    36|
|129   |  Adder43  |Adder29Bit_112      |    37|
|130   |  Adder44  |Adder29Bit_113      |    37|
|131   |  Adder45  |Adder29Bit_114      |    37|
|132   |  Adder46  |Adder29Bit_115      |    38|
|133   |  Adder47  |Adder29Bit_116      |    36|
|134   |  Adder48  |Adder29Bit_117      |    36|
|135   |  Adder49  |Adder29Bit_118      |    37|
|136   |  Adder5   |Adder18Bit_119      |    87|
|137   |  Adder50  |Adder29Bit_120      |    38|
|138   |  Adder51  |Adder29Bit_121      |    36|
|139   |  Adder52  |Adder29Bit_122      |    40|
|140   |  Adder53  |Adder29Bit_123      |    35|
|141   |  Adder54  |Adder29Bit_124      |    36|
|142   |  Adder55  |Adder29Bit_125      |    37|
|143   |  Adder56  |Adder29Bit_126      |    37|
|144   |  Adder57  |Adder29Bit_127      |    37|
|145   |  Adder58  |Adder29Bit_128      |    38|
|146   |  Adder59  |Adder29Bit_129      |    35|
|147   |  Adder6   |Adder22Bit_130      |    28|
|148   |  Adder60  |Adder29Bit_131      |    37|
|149   |  Adder61  |Adder29Bit_132      |    33|
|150   |  Adder62  |Adder29Bit_133      |    34|
|151   |  Adder63  |Adder29Bit_134      |    35|
|152   |  Adder64  |Adder29Bit_135      |    36|
|153   |  Adder65  |Adder29Bit_136      |    38|
|154   |  Adder66  |Adder29Bit_137      |    35|
|155   |  Adder67  |Adder29Bit_138      |    35|
|156   |  Adder68  |Adder29Bit_139      |    36|
|157   |  Adder69  |Adder29Bit_140      |    37|
|158   |  Adder7   |Adder22Bit_141      |    40|
|159   |  Adder70  |Adder29Bit_142      |    37|
|160   |  Adder71  |Adder29Bit_143      |    37|
|161   |  Adder72  |Adder29Bit_144      |    41|
|162   |  Adder73  |Adder29Bit_145      |    34|
|163   |  Adder74  |Adder29Bit_146      |    35|
|164   |  Adder75  |Adder29Bit_147      |    37|
|165   |  Adder76  |Adder29Bit_148      |    38|
|166   |  Adder77  |Adder29Bit_149      |    37|
|167   |  Adder78  |Adder29Bit_150      |    36|
|168   |  Adder79  |Adder29Bit_151      |    41|
|169   |  Adder8   |Adder19Bit_152      |    25|
|170   |  Adder80  |Adder29Bit_153      |    36|
|171   |  Adder81  |Adder29Bit_154      |    37|
|172   |  Adder82  |Adder29Bit_155      |    41|
|173   |  Adder83  |Adder29Bit_156      |    36|
|174   |  Adder84  |Adder29Bit_157      |    37|
|175   |  Adder85  |Adder29Bit_158      |    37|
|176   |  Adder86  |Adder29Bit_159      |    37|
|177   |  Adder87  |Adder29Bit_160      |    38|
|178   |  Adder88  |Adder29Bit_161      |    35|
|179   |  Adder89  |Adder29Bit_162      |    36|
|180   |  Adder9   |Adder21Bit_163      |    27|
|181   |  Adder90  |Adder29Bit_164      |    37|
|182   |  Adder91  |Adder29Bit_165      |    37|
|183   |  Adder92  |Adder29Bit_166      |    38|
|184   |  Adder93  |Adder29Bit_167      |    35|
|185   |  Adder94  |Adder29Bit_168      |    35|
|186   |  Adder95  |Adder29Bit_169      |    37|
|187   |  Adder96  |Adder29Bit_170      |    36|
|188   |  Adder97  |Adder29Bit_171      |    37|
|189   |  Adder98  |Adder29Bit_172      |    39|
|190   |  Adder99  |Adder29Bit_173      |    35|
|191   |  Neg0     |Negator23Bit        |    28|
|192   |  Neg1     |Negator23Bit_174    |    28|
|193   |  Neg10    |Negator21Bit        |    26|
|194   |  Neg11    |Negator21Bit_175    |    26|
|195   |  Neg12    |Negator21Bit_176    |    26|
|196   |  Neg13    |Negator21Bit_177    |    26|
|197   |  Neg14    |Negator23Bit_178    |    28|
|198   |  Neg15    |Negator21Bit_179    |    26|
|199   |  Neg16    |Negator25Bit        |    31|
|200   |  Neg17    |Negator20Bit        |    24|
|201   |  Neg18    |Negator24Bit        |    29|
|202   |  Neg19    |Negator23Bit_180    |    28|
|203   |  Neg2     |Negator23Bit_181    |    28|
|204   |  Neg20    |Negator23Bit_182    |    28|
|205   |  Neg21    |Negator24Bit_183    |    29|
|206   |  Neg3     |Negator23Bit_184    |    28|
|207   |  Neg4     |Negator20Bit_185    |    24|
|208   |  Neg5     |Negator22Bit        |    27|
|209   |  Neg6     |Negator24Bit_186    |    29|
|210   |  Neg7     |Negator20Bit_187    |    24|
|211   |  Neg8     |Negator24Bit_188    |    29|
|212   |  Neg9     |Negator15Bit        |     4|
|213   |  Reg101   |Register23Bit       |    23|
|214   |  Reg102   |Register18Bit       |    18|
|215   |  Reg109   |Register25Bit       |    25|
|216   |  Reg11    |Register23Bit_189   |    23|
|217   |  Reg111   |Register25Bit_190   |    25|
|218   |  Reg112   |Register20Bit       |    20|
|219   |  Reg113   |Register20Bit_191   |    20|
|220   |  Reg114   |Register21Bit       |    20|
|221   |  Reg125   |Register22Bit       |    20|
|222   |  Reg127   |Register22Bit_192   |    20|
|223   |  Reg13    |Register23Bit_193   |    23|
|224   |  Reg153   |Register23Bit_194   |    22|
|225   |  Reg155   |Register23Bit_195   |    22|
|226   |  Reg159   |Register22Bit_196   |    22|
|227   |  Reg161   |Register22Bit_197   |    22|
|228   |  Reg163   |Register24Bit       |    24|
|229   |  Reg165   |Register24Bit_198   |    24|
|230   |  Reg167   |Register24Bit_199   |    24|
|231   |  Reg169   |Register24Bit_200   |    24|
|232   |  Reg17    |Register24Bit_201   |    24|
|233   |  Reg171   |Register25Bit_202   |    25|
|234   |  Reg173   |Register25Bit_203   |    25|
|235   |  Reg175   |Register23Bit_204   |    23|
|236   |  Reg177   |Register23Bit_205   |    23|
|237   |  Reg185   |Register23Bit_206   |    21|
|238   |  Reg187   |Register23Bit_207   |    21|
|239   |  Reg188   |Register21Bit_208   |    21|
|240   |  Reg19    |Register24Bit_209   |    24|
|241   |  Reg2     |Register23Bit_210   |    23|
|242   |  Reg201   |Register21Bit_211   |    21|
|243   |  Reg203   |Register21Bit_212   |    21|
|244   |  Reg21    |Register22Bit_213   |    22|
|245   |  Reg229   |Register22Bit_214   |    21|
|246   |  Reg23    |Register22Bit_215   |    22|
|247   |  Reg231   |Register22Bit_216   |    21|
|248   |  Reg238   |Register24Bit_217   |    24|
|249   |  Reg239   |Register27Bit       |    24|
|250   |  Reg24    |Register23Bit_218   |    23|
|251   |  Reg242   |Register24Bit_219   |    24|
|252   |  Reg243   |Register25Bit_220   |    24|
|253   |  Reg247   |Register22Bit_221   |    21|
|254   |  Reg249   |Register22Bit_222   |    21|
|255   |  Reg25    |Register24Bit_223   |    23|
|256   |  Reg263   |Register23Bit_224   |    23|
|257   |  Reg265   |Register23Bit_225   |    23|
|258   |  Reg273   |Register23Bit_226   |    21|
|259   |  Reg275   |Register23Bit_227   |    21|
|260   |  Reg277   |Register25Bit_228   |    25|
|261   |  Reg279   |Register25Bit_229   |    25|
|262   |  Reg29    |Register24Bit_230   |    24|
|263   |  Reg3     |Register23Bit_231   |    23|
|264   |  Reg31    |Register24Bit_232   |    24|
|265   |  Reg322   |Register12Bit       |    12|
|266   |  Reg323   |Register12Bit_233   |    18|
|267   |  Reg324   |Register25Bit_234   |    25|
|268   |  Reg325   |Register25Bit_235   |    25|
|269   |  Reg327   |Register12Bit_236   |    14|
|270   |  Reg33    |Register25Bit_237   |    25|
|271   |  Reg330   |Register12Bit_238   |    28|
|272   |  Reg331   |Register22Bit_239   |    22|
|273   |  Reg332   |Register22Bit_240   |    22|
|274   |  Reg334   |Register12Bit_241   |    28|
|275   |  Reg335   |Register20Bit_242   |    20|
|276   |  Reg336   |Register24Bit_243   |    20|
|277   |  Reg338   |Register12Bit_244   |    15|
|278   |  Reg339   |Register22Bit_245   |    22|
|279   |  Reg340   |Register23Bit_246   |    22|
|280   |  Reg342   |Register12Bit_247   |    16|
|281   |  Reg345   |Register12Bit_248   |    20|
|282   |  Reg346   |Register22Bit_249   |    22|
|283   |  Reg347   |Register23Bit_250   |    22|
|284   |  Reg349   |Register12Bit_251   |    20|
|285   |  Reg35    |Register25Bit_252   |    25|
|286   |  Reg350   |Register22Bit_253   |    22|
|287   |  Reg351   |Register23Bit_254   |    22|
|288   |  Reg353   |Register12Bit_255   |    16|
|289   |  Reg356   |Register12Bit_256   |    15|
|290   |  Reg357   |Register22Bit_257   |    22|
|291   |  Reg358   |Register23Bit_258   |    22|
|292   |  Reg360   |Register12Bit_259   |    28|
|293   |  Reg361   |Register20Bit_260   |    20|
|294   |  Reg362   |Register24Bit_261   |    20|
|295   |  Reg364   |Register12Bit_262   |    28|
|296   |  Reg365   |Register22Bit_263   |    22|
|297   |  Reg366   |Register22Bit_264   |    22|
|298   |  Reg368   |Register12Bit_265   |    14|
|299   |  Reg371   |Register12Bit_266   |    18|
|300   |  Reg372   |Register25Bit_267   |    25|
|301   |  Reg373   |Register25Bit_268   |    25|
|302   |  Reg375   |Register12Bit_269   |    12|
|303   |  Reg376   |Register12Bit_270   |    12|
|304   |  Reg377   |Register12Bit_271   |    12|
|305   |  Reg378   |Register27Bit_272   |    12|
|306   |  Reg379   |Register21Bit_273   |    20|
|307   |  Reg38    |Register23Bit_274   |    23|
|308   |  Reg380   |Register26Bit       |     1|
|309   |  Reg381   |Register27Bit_275   |     1|
|310   |  Reg382   |Register28Bit       |     1|
|311   |  Reg388   |Register29Bit       |     1|
|312   |  Reg389   |Register29Bit_276   |     2|
|313   |  Reg39    |Register23Bit_277   |    23|
|314   |  Reg391   |Register29Bit_278   |     1|
|315   |  Reg392   |Register29Bit_279   |     1|
|316   |  Reg393   |Register29Bit_280   |     2|
|317   |  Reg394   |Register29Bit_281   |     2|
|318   |  Reg395   |Register29Bit_282   |     1|
|319   |  Reg403   |Register29Bit_283   |     1|
|320   |  Reg404   |Register29Bit_284   |     1|
|321   |  Reg405   |Register29Bit_285   |     1|
|322   |  Reg409   |Register29Bit_286   |     1|
|323   |  Reg41    |Register23Bit_287   |    23|
|324   |  Reg414   |Register29Bit_288   |     2|
|325   |  Reg415   |Register29Bit_289   |     6|
|326   |  Reg418   |Register29Bit_290   |     2|
|327   |  Reg419   |Register29Bit_291   |     3|
|328   |  Reg420   |Register29Bit_292   |     4|
|329   |  Reg421   |Register29Bit_293   |     4|
|330   |  Reg423   |Register29Bit_294   |     4|
|331   |  Reg424   |Register29Bit_295   |     4|
|332   |  Reg430   |Register29Bit_296   |     1|
|333   |  Reg436   |Register29Bit_297   |     2|
|334   |  Reg437   |Register29Bit_298   |     3|
|335   |  Reg439   |Register29Bit_299   |     1|
|336   |  Reg44    |Register19Bit       |    19|
|337   |  Reg440   |Register29Bit_300   |     1|
|338   |  Reg441   |Register29Bit_301   |     1|
|339   |  Reg444   |Register29Bit_302   |     3|
|340   |  Reg445   |Register29Bit_303   |     3|
|341   |  Reg446   |Register29Bit_304   |     1|
|342   |  Reg447   |Register29Bit_305   |     2|
|343   |  Reg450   |Register29Bit_306   |     1|
|344   |  Reg451   |Register29Bit_307   |     1|
|345   |  Reg453   |Register29Bit_308   |    10|
|346   |  Reg454   |Register29Bit_309   |    10|
|347   |  Reg455   |Register29Bit_310   |     3|
|348   |  Reg456   |Register29Bit_311   |     1|
|349   |  Reg457   |Register29Bit_312   |     2|
|350   |  Reg458   |Register29Bit_313   |     1|
|351   |  Reg460   |Register29Bit_314   |     1|
|352   |  Reg461   |Register29Bit_315   |     1|
|353   |  Reg462   |Register29Bit_316   |     3|
|354   |  Reg463   |Register29Bit_317   |     4|
|355   |  Reg467   |Register29Bit_318   |     1|
|356   |  Reg468   |Register29Bit_319   |     2|
|357   |  Reg470   |Register29Bit_320   |     2|
|358   |  Reg471   |Register29Bit_321   |     2|
|359   |  Reg474   |Register29Bit_322   |     1|
|360   |  Reg479   |Register29Bit_323   |     1|
|361   |  Reg483   |Register29Bit_324   |     4|
|362   |  Reg484   |Register29Bit_325   |     4|
|363   |  Reg486   |Register29Bit_326   |     4|
|364   |  Reg487   |Register29Bit_327   |     4|
|365   |  Reg488   |Register29Bit_328   |     2|
|366   |  Reg489   |Register29Bit_329   |     2|
|367   |  Reg490   |Register29Bit_330   |     1|
|368   |  Reg492   |Register29Bit_331   |     2|
|369   |  Reg493   |Register29Bit_332   |     2|
|370   |  Reg494   |Register29Bit_333   |     4|
|371   |  Reg5     |Register23Bit_334   |    23|
|372   |  Reg50    |Register23Bit_335   |    23|
|373   |  Reg501   |Register29Bit_336   |     1|
|374   |  Reg506   |Register29Bit_337   |     2|
|375   |  Reg508   |Register29Bit_338   |     1|
|376   |  Reg513   |Register29Bit_339   |     2|
|377   |  Reg514   |Register29Bit_340   |     3|
|378   |  Reg515   |Register29Bit_341   |     1|
|379   |  Reg516   |Register29Bit_342   |     1|
|380   |  Reg518   |Register29Bit_343   |     1|
|381   |  Reg519   |Register29Bit_344   |     1|
|382   |  Reg520   |Register29Bit_345   |     1|
|383   |  Reg525   |Register29Bit_346   |     1|
|384   |  Reg526   |Register29Bit_347   |     1|
|385   |  Reg528   |Register29Bit_348   |     1|
|386   |  Reg56    |Register19Bit_349   |    19|
|387   |  Reg69    |Register23Bit_350   |    20|
|388   |  Reg7     |Register23Bit_351   |    22|
|389   |  Reg71    |Register23Bit_352   |    20|
|390   |  Reg78    |Register25Bit_353   |    25|
|391   |  Reg79    |Register27Bit_354   |    25|
|392   |  Reg83    |Register23Bit_355   |    22|
|393   |  Reg85    |Register23Bit_356   |    22|
|394   |  Reg88    |Register24Bit_357   |    24|
|395   |  Reg89    |Register24Bit_358   |    24|
|396   |  Reg9     |Register23Bit_359   |    22|
|397   |  Reg91    |Register24Bit_360   |    24|
|398   |  Reg92    |Register18Bit_361   |    18|
|399   |  Reg99    |Register23Bit_362   |    23|
|400   |  Sub0     |Subtractor14Bit     |   588|
|401   |  Sub1     |Subtractor17Bit     |   125|
|402   |  Sub12    |Subtractor21Bit     |    50|
|403   |  Sub13    |Subtractor19Bit     |    20|
|404   |  Sub14    |Subtractor24Bit     |    25|
|405   |  Sub15    |Subtractor17Bit_363 |   116|
|406   |  Sub17    |Subtractor19Bit_364 |    50|
|407   |  Sub2     |Subtractor22Bit     |    23|
|408   |  Sub27    |Subtractor20Bit     |    21|
|409   |  Sub32    |Subtractor23Bit     |    24|
|410   |  Sub33    |Subtractor15Bit     |   108|
|411   |  Sub37    |Subtractor16Bit     |    71|
|412   |  Sub39    |Subtractor19Bit_365 |    43|
|413   |  Sub40    |Subtractor22Bit_366 |    53|
|414   |  Sub42    |Subtractor21Bit_367 |    22|
|415   |  Sub43    |Subtractor19Bit_368 |    20|
|416   |  Sub44    |Subtractor21Bit_369 |    22|
|417   |  Sub45    |Subtractor21Bit_370 |    22|
|418   |  Sub46    |Subtractor19Bit_371 |    20|
|419   |  Sub47    |Subtractor21Bit_372 |    22|
|420   |  Sub5     |Subtractor22Bit_373 |    23|
|421   |  Sub7     |Subtractor22Bit_374 |    23|
|422   |  Sub8     |Subtractor18Bit     |    45|
|423   |  Sub9     |Subtractor17Bit_375 |    28|
+------+-----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264684 ; free virtual = 440096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264685 ; free virtual = 440096
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2725.758 ; gain = 7.883 ; free physical = 264685 ; free virtual = 440096
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2725.758 ; gain = 0.000 ; free physical = 264710 ; free virtual = 440175
INFO: [Netlist 29-17] Analyzing 2081 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.758 ; gain = 0.000 ; free physical = 264799 ; free virtual = 440264
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1f73fb9b
INFO: [Common 17-83] Releasing license: Synthesis
302 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2725.758 ; gain = 8.012 ; free physical = 264947 ; free virtual = 440413
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/util_temp_ucsb_152_tap_fir_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/timing_temp_ucsb_152_tap_fir_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2948.559 ; gain = 222.801 ; free physical = 264060 ; free virtual = 439534
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/power_temp_ucsb_152_tap_fir_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/ucsb_152_tap_fir/power_temp_ucsb_152_tap_fir_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:41:27 2022...
real 72.64
user 63.59
sys 8.78
