--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tool\Circuit\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml DECODER_7447.twx DECODER_7447.ncd -o
DECODER_7447.twr DECODER_7447.pcf

Design file:              DECODER_7447.ncd
Physical constraint file: DECODER_7447.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock I<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I<0>        |    0.327(F)|    2.198(F)|DECODE_or0000     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock I<2>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I<0>        |    0.192(F)|    2.367(F)|DECODE_or0000     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock I<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I<0>        |    0.204(F)|    2.351(F)|DECODE_or0000     |   0.000|
------------+------------+------------+------------------+--------+

Clock I<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
X<0>        |    9.208(F)|DECODE_or0000     |   0.000|
X<1>        |    9.208(F)|DECODE_or0000     |   0.000|
X<2>        |    8.865(F)|DECODE_or0000     |   0.000|
X<3>        |    8.865(F)|DECODE_or0000     |   0.000|
X<4>        |    8.164(F)|DECODE_or0000     |   0.000|
X<5>        |    8.164(F)|DECODE_or0000     |   0.000|
X<6>        |    8.855(F)|DECODE_or0000     |   0.000|
------------+------------+------------------+--------+

Clock I<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
X<0>        |    9.377(F)|DECODE_or0000     |   0.000|
X<1>        |    9.377(F)|DECODE_or0000     |   0.000|
X<2>        |    9.034(F)|DECODE_or0000     |   0.000|
X<3>        |    9.034(F)|DECODE_or0000     |   0.000|
X<4>        |    8.333(F)|DECODE_or0000     |   0.000|
X<5>        |    8.333(F)|DECODE_or0000     |   0.000|
X<6>        |    9.024(F)|DECODE_or0000     |   0.000|
------------+------------+------------------+--------+

Clock I<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
X<0>        |    9.361(F)|DECODE_or0000     |   0.000|
X<1>        |    9.361(F)|DECODE_or0000     |   0.000|
X<2>        |    9.018(F)|DECODE_or0000     |   0.000|
X<3>        |    9.018(F)|DECODE_or0000     |   0.000|
X<4>        |    8.317(F)|DECODE_or0000     |   0.000|
X<5>        |    8.317(F)|DECODE_or0000     |   0.000|
X<6>        |    9.008(F)|DECODE_or0000     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock I<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I<1>           |         |         |    0.883|    0.883|
I<2>           |         |         |    0.783|    0.783|
I<3>           |         |         |    0.832|    0.832|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I<1>           |         |         |    0.748|    0.748|
I<2>           |         |         |    0.648|    0.648|
I<3>           |         |         |    0.697|    0.697|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I<1>           |         |         |    0.760|    0.760|
I<2>           |         |         |    0.660|    0.660|
I<3>           |         |         |    0.709|    0.709|
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 18 14:51:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 123 MB



