set ::env(PROJECT_NAME) itc99-poli
set ::env(DESIGN_TOP) b17
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl/b17.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
