--
--	Conversion of PeacefulPillowShowcase.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Nov 27 09:27:58 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \DisplayTimer:Net_81\ : bit;
SIGNAL \DisplayTimer:Net_75\ : bit;
SIGNAL \DisplayTimer:Net_69\ : bit;
SIGNAL \DisplayTimer:Net_66\ : bit;
SIGNAL \DisplayTimer:Net_82\ : bit;
SIGNAL \DisplayTimer:Net_72\ : bit;
SIGNAL Net_27 : bit;
SIGNAL Net_26 : bit;
SIGNAL Net_28 : bit;
SIGNAL Net_29 : bit;
SIGNAL Net_30 : bit;
SIGNAL Net_25 : bit;
SIGNAL Net_17 : bit;
SIGNAL \BLE:Net_15\ : bit;
SIGNAL Net_74 : bit;
SIGNAL \BLE:Net_53\ : bit;
SIGNAL Net_73 : bit;
SIGNAL \BLE:Net_55\ : bit;
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:select_s_wire\ : bit;
SIGNAL \UART:rx_wire\ : bit;
SIGNAL \UART:Net_1268\ : bit;
SIGNAL \UART:Net_1257\ : bit;
SIGNAL \UART:uncfg_rx_irq\ : bit;
SIGNAL \UART:Net_1170\ : bit;
SIGNAL \UART:sclk_s_wire\ : bit;
SIGNAL \UART:mosi_s_wire\ : bit;
SIGNAL \UART:miso_m_wire\ : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:tx_wire\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART:Net_1099\ : bit;
SIGNAL \UART:Net_1258\ : bit;
SIGNAL \UART:tmpOE__rx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART:cts_wire\ : bit;
SIGNAL Net_77 : bit;
SIGNAL \UART:rts_wire\ : bit;
SIGNAL \UART:mosi_m_wire\ : bit;
SIGNAL \UART:select_m_wire_3\ : bit;
SIGNAL \UART:select_m_wire_2\ : bit;
SIGNAL \UART:select_m_wire_1\ : bit;
SIGNAL \UART:select_m_wire_0\ : bit;
SIGNAL \UART:sclk_m_wire\ : bit;
SIGNAL \UART:miso_s_wire\ : bit;
SIGNAL Net_96 : bit;
SIGNAL Net_97 : bit;
SIGNAL Net_81 : bit;
SIGNAL Net_80 : bit;
SIGNAL \UART:Net_1000\ : bit;
SIGNAL Net_76 : bit;
SIGNAL Net_87 : bit;
SIGNAL Net_88 : bit;
SIGNAL Net_89 : bit;
SIGNAL Net_90 : bit;
SIGNAL Net_91 : bit;
SIGNAL Net_92 : bit;
SIGNAL Net_93 : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_98 : bit;
SIGNAL tmpOE__flexSensorA_net_0 : bit;
SIGNAL tmpFB_0__flexSensorA_net_0 : bit;
TERMINAL Net_53 : bit;
SIGNAL tmpIO_0__flexSensorA_net_0 : bit;
TERMINAL tmpSIOVREF__flexSensorA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__flexSensorA_net_0 : bit;
SIGNAL tmpOE__flexSensorB_net_0 : bit;
SIGNAL tmpFB_0__flexSensorB_net_0 : bit;
TERMINAL Net_51 : bit;
SIGNAL tmpIO_0__flexSensorB_net_0 : bit;
TERMINAL tmpSIOVREF__flexSensorB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__flexSensorB_net_0 : bit;
SIGNAL \adc:Net_3125\ : bit;
SIGNAL \adc:Net_3126\ : bit;
SIGNAL \adc:Net_1845\ : bit;
SIGNAL \adc:Net_3112\ : bit;
TERMINAL \adc:Net_3123\ : bit;
TERMINAL \adc:Net_3121\ : bit;
TERMINAL \adc:Net_3117\ : bit;
TERMINAL \adc:Net_124\ : bit;
TERMINAL \adc:muxout_minus\ : bit;
TERMINAL \adc:Net_2020\ : bit;
TERMINAL \adc:muxout_plus\ : bit;
TERMINAL \adc:Net_3118\ : bit;
TERMINAL \adc:Net_3119\ : bit;
TERMINAL \adc:Net_3122\ : bit;
TERMINAL \adc:Net_2794\ : bit;
TERMINAL \adc:mux_bus_plus_1\ : bit;
TERMINAL \adc:mux_bus_plus_0\ : bit;
TERMINAL \adc:Net_1450_1\ : bit;
TERMINAL \adc:Net_1450_0\ : bit;
TERMINAL \adc:Net_2793\ : bit;
TERMINAL \adc:Net_1851\ : bit;
TERMINAL \adc:Net_3016\ : bit;
TERMINAL \adc:mux_bus_plus_2\ : bit;
TERMINAL \adc:Net_3147\ : bit;
TERMINAL \adc:Net_3146\ : bit;
TERMINAL \adc:Net_3145\ : bit;
TERMINAL \adc:Net_3144\ : bit;
TERMINAL \adc:Net_3143\ : bit;
TERMINAL \adc:Net_3142\ : bit;
TERMINAL \adc:Net_3141\ : bit;
TERMINAL \adc:Net_3140\ : bit;
TERMINAL \adc:Net_3139\ : bit;
TERMINAL \adc:Net_3138\ : bit;
TERMINAL \adc:Net_3137\ : bit;
TERMINAL \adc:Net_3136\ : bit;
TERMINAL \adc:Net_3135\ : bit;
TERMINAL \adc:Net_3134\ : bit;
TERMINAL \adc:Net_3133\ : bit;
TERMINAL \adc:Net_3132\ : bit;
TERMINAL \adc:Net_3046\ : bit;
TERMINAL \adc:mux_bus_minus_2\ : bit;
TERMINAL \adc:Net_3165\ : bit;
SIGNAL \adc:Net_3107\ : bit;
SIGNAL \adc:Net_3106\ : bit;
SIGNAL \adc:Net_3105\ : bit;
SIGNAL \adc:Net_3104\ : bit;
SIGNAL \adc:Net_3103\ : bit;
TERMINAL \adc:Net_3113\ : bit;
TERMINAL \adc:Net_43\ : bit;
TERMINAL \adc:Net_3227\ : bit;
TERMINAL \adc:mux_bus_minus_1\ : bit;
TERMINAL \adc:mux_bus_minus_0\ : bit;
TERMINAL \adc:Net_2375_1\ : bit;
TERMINAL \adc:Net_2375_0\ : bit;
TERMINAL \adc:Net_3181\ : bit;
TERMINAL \adc:Net_3180\ : bit;
TERMINAL \adc:Net_3179\ : bit;
TERMINAL \adc:Net_3178\ : bit;
TERMINAL \adc:Net_3177\ : bit;
TERMINAL \adc:Net_3176\ : bit;
TERMINAL \adc:Net_3175\ : bit;
TERMINAL \adc:Net_3174\ : bit;
TERMINAL \adc:Net_3173\ : bit;
TERMINAL \adc:Net_3172\ : bit;
TERMINAL \adc:Net_3171\ : bit;
TERMINAL \adc:Net_3170\ : bit;
TERMINAL \adc:Net_3169\ : bit;
TERMINAL \adc:Net_3168\ : bit;
TERMINAL \adc:Net_3167\ : bit;
TERMINAL \adc:Net_3166\ : bit;
TERMINAL \adc:Net_8\ : bit;
SIGNAL \adc:Net_17\ : bit;
SIGNAL Net_1102 : bit;
SIGNAL \adc:Net_3108\ : bit;
SIGNAL \adc:Net_3109_3\ : bit;
SIGNAL \adc:Net_3109_2\ : bit;
SIGNAL \adc:Net_3109_1\ : bit;
SIGNAL \adc:Net_3109_0\ : bit;
SIGNAL \adc:Net_3110\ : bit;
SIGNAL \adc:Net_3111_11\ : bit;
SIGNAL \adc:Net_3111_10\ : bit;
SIGNAL \adc:Net_3111_9\ : bit;
SIGNAL \adc:Net_3111_8\ : bit;
SIGNAL \adc:Net_3111_7\ : bit;
SIGNAL \adc:Net_3111_6\ : bit;
SIGNAL \adc:Net_3111_5\ : bit;
SIGNAL \adc:Net_3111_4\ : bit;
SIGNAL \adc:Net_3111_3\ : bit;
SIGNAL \adc:Net_3111_2\ : bit;
SIGNAL \adc:Net_3111_1\ : bit;
SIGNAL \adc:Net_3111_0\ : bit;
SIGNAL Net_1103 : bit;
SIGNAL \adc:Net_3207_1\ : bit;
SIGNAL \adc:Net_3207_0\ : bit;
SIGNAL \adc:Net_3235\ : bit;
TERMINAL \adc:Net_2580_0\ : bit;
TERMINAL \adc:mux_bus_plus_3\ : bit;
TERMINAL \adc:mux_bus_plus_4\ : bit;
TERMINAL \adc:mux_bus_plus_5\ : bit;
TERMINAL \adc:mux_bus_plus_6\ : bit;
TERMINAL \adc:mux_bus_plus_7\ : bit;
TERMINAL \adc:mux_bus_plus_8\ : bit;
TERMINAL \adc:mux_bus_plus_9\ : bit;
TERMINAL \adc:mux_bus_plus_10\ : bit;
TERMINAL \adc:mux_bus_plus_11\ : bit;
TERMINAL \adc:mux_bus_plus_12\ : bit;
TERMINAL \adc:mux_bus_plus_13\ : bit;
TERMINAL \adc:mux_bus_plus_14\ : bit;
TERMINAL \adc:mux_bus_plus_15\ : bit;
TERMINAL \adc:mux_bus_minus_3\ : bit;
TERMINAL \adc:mux_bus_minus_4\ : bit;
TERMINAL \adc:mux_bus_minus_5\ : bit;
TERMINAL \adc:mux_bus_minus_6\ : bit;
TERMINAL \adc:mux_bus_minus_7\ : bit;
TERMINAL \adc:mux_bus_minus_8\ : bit;
TERMINAL \adc:mux_bus_minus_9\ : bit;
TERMINAL \adc:mux_bus_minus_10\ : bit;
TERMINAL \adc:mux_bus_minus_11\ : bit;
TERMINAL \adc:mux_bus_minus_12\ : bit;
TERMINAL \adc:mux_bus_minus_13\ : bit;
TERMINAL \adc:mux_bus_minus_14\ : bit;
TERMINAL \adc:mux_bus_minus_15\ : bit;
SIGNAL tmpOE__motorA_net_0 : bit;
SIGNAL tmpFB_0__motorA_net_0 : bit;
SIGNAL tmpIO_0__motorA_net_0 : bit;
TERMINAL tmpSIOVREF__motorA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motorA_net_0 : bit;
SIGNAL tmpOE__motorB_net_0 : bit;
SIGNAL tmpFB_0__motorB_net_0 : bit;
SIGNAL tmpIO_0__motorB_net_0 : bit;
TERMINAL tmpSIOVREF__motorB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motorB_net_0 : bit;
SIGNAL tmpOE__buzzer_net_0 : bit;
SIGNAL Net_156 : bit;
SIGNAL tmpFB_0__buzzer_net_0 : bit;
SIGNAL tmpIO_0__buzzer_net_0 : bit;
TERMINAL tmpSIOVREF__buzzer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__buzzer_net_0 : bit;
SIGNAL \pwmBuzzer:PWMUDB:km_run\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:min_kill_reg\ : bit;
SIGNAL \pwmBuzzer:Net_68\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:control_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_enable\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:prevCapture\ : bit;
SIGNAL \pwmBuzzer:Net_180\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:capt_rising\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:capt_falling\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:hwCapture\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:hwEnable\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:trig_last\ : bit;
SIGNAL \pwmBuzzer:Net_178\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:trig_rise\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:trig_fall\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:trig_out\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:runmode_enable\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \pwmBuzzer:Net_186\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_enable\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:tc_i\ : bit;
SIGNAL \pwmBuzzer:Net_179\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:km_tc\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:sc_kill\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:min_kill\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_kill\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:db_tc\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_sel\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:status_0\ : bit;
SIGNAL Net_1088 : bit;
SIGNAL \pwmBuzzer:PWMUDB:prevCompare1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_status\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_status\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_kill_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:fifo_full\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cs_addr_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cs_addr_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cs_addr_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_capture\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_eq\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_less\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_eq\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_less\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:fifo_nempty\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \pwmBuzzer:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \pwmBuzzer:PWMUDB:compare1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:compare2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm_i\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm1_i\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm2_i\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_1085 : bit;
SIGNAL Net_1086 : bit;
SIGNAL Net_1087 : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm_temp\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODIN1_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODIN1_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_338 : bit;
SIGNAL \pwmBuzzer:Net_139\ : bit;
SIGNAL \pwmBuzzer:Net_138\ : bit;
SIGNAL \pwmBuzzer:Net_125\ : bit;
SIGNAL \pwmBuzzer:Net_183\ : bit;
SIGNAL \pwmBuzzer:Net_181\ : bit;
SIGNAL Net_105 : bit;
SIGNAL \uart2:Net_9\ : bit;
SIGNAL \uart2:Net_61\ : bit;
SIGNAL \uart2:BUART:clock_op\ : bit;
SIGNAL \uart2:BUART:reset_reg\ : bit;
SIGNAL Net_495 : bit;
SIGNAL \uart2:BUART:tx_hd_send_break\ : bit;
SIGNAL \uart2:BUART:HalfDuplexSend\ : bit;
SIGNAL \uart2:BUART:FinalParityType_1\ : bit;
SIGNAL \uart2:BUART:FinalParityType_0\ : bit;
SIGNAL \uart2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \uart2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \uart2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \uart2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \uart2:BUART:reset_sr\ : bit;
SIGNAL \uart2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_491 : bit;
SIGNAL \uart2:BUART:txn\ : bit;
SIGNAL Net_497 : bit;
SIGNAL \uart2:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_498 : bit;
SIGNAL \uart2:BUART:rx_interrupt_out\ : bit;
SIGNAL \uart2:BUART:tx_state_1\ : bit;
SIGNAL \uart2:BUART:tx_state_0\ : bit;
SIGNAL \uart2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \uart2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart2:BUART:tx_shift_out\ : bit;
SIGNAL \uart2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \uart2:BUART:tx_fifo_empty\ : bit;
SIGNAL \uart2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:counter_load_not\ : bit;
SIGNAL \uart2:BUART:tx_state_2\ : bit;
SIGNAL \uart2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \uart2:BUART:tx_counter_dp\ : bit;
SIGNAL \uart2:BUART:sc_out_7\ : bit;
SIGNAL \uart2:BUART:sc_out_6\ : bit;
SIGNAL \uart2:BUART:sc_out_5\ : bit;
SIGNAL \uart2:BUART:sc_out_4\ : bit;
SIGNAL \uart2:BUART:sc_out_3\ : bit;
SIGNAL \uart2:BUART:sc_out_2\ : bit;
SIGNAL \uart2:BUART:sc_out_1\ : bit;
SIGNAL \uart2:BUART:sc_out_0\ : bit;
SIGNAL \uart2:BUART:tx_counter_tc\ : bit;
SIGNAL \uart2:BUART:tx_status_6\ : bit;
SIGNAL \uart2:BUART:tx_status_5\ : bit;
SIGNAL \uart2:BUART:tx_status_4\ : bit;
SIGNAL \uart2:BUART:tx_status_0\ : bit;
SIGNAL \uart2:BUART:tx_status_1\ : bit;
SIGNAL \uart2:BUART:tx_status_2\ : bit;
SIGNAL \uart2:BUART:tx_status_3\ : bit;
SIGNAL Net_493 : bit;
SIGNAL \uart2:BUART:tx_bitclk\ : bit;
SIGNAL \uart2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \uart2:BUART:tx_mark\ : bit;
SIGNAL \uart2:BUART:tx_parity_bit\ : bit;
SIGNAL \uart2:BUART:rx_addressmatch\ : bit;
SIGNAL \uart2:BUART:rx_addressmatch1\ : bit;
SIGNAL \uart2:BUART:rx_addressmatch2\ : bit;
SIGNAL \uart2:BUART:rx_state_1\ : bit;
SIGNAL \uart2:BUART:rx_state_0\ : bit;
SIGNAL \uart2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \uart2:BUART:rx_postpoll\ : bit;
SIGNAL \uart2:BUART:rx_load_fifo\ : bit;
SIGNAL \uart2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \uart2:BUART:hd_shift_out\ : bit;
SIGNAL \uart2:BUART:rx_fifonotempty\ : bit;
SIGNAL \uart2:BUART:rx_fifofull\ : bit;
SIGNAL \uart2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \uart2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \uart2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \uart2:BUART:rx_counter_load\ : bit;
SIGNAL \uart2:BUART:rx_state_3\ : bit;
SIGNAL \uart2:BUART:rx_state_2\ : bit;
SIGNAL \uart2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \uart2:BUART:rx_count_2\ : bit;
SIGNAL \uart2:BUART:rx_count_1\ : bit;
SIGNAL \uart2:BUART:rx_count_0\ : bit;
SIGNAL \uart2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \uart2:BUART:rx_count_6\ : bit;
SIGNAL \uart2:BUART:rx_count_5\ : bit;
SIGNAL \uart2:BUART:rx_count_4\ : bit;
SIGNAL \uart2:BUART:rx_count_3\ : bit;
SIGNAL \uart2:BUART:rx_count7_tc\ : bit;
SIGNAL \uart2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \uart2:BUART:rx_bitclk\ : bit;
SIGNAL \uart2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \uart2:BUART:rx_poll_bit1\ : bit;
SIGNAL \uart2:BUART:rx_poll_bit2\ : bit;
SIGNAL \uart2:BUART:pollingrange\ : bit;
SIGNAL \uart2:BUART:pollcount_1\ : bit;
SIGNAL Net_496 : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \uart2:BUART:pollcount_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \uart2:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \uart2:BUART:rx_status_0\ : bit;
SIGNAL \uart2:BUART:rx_markspace_status\ : bit;
SIGNAL \uart2:BUART:rx_status_1\ : bit;
SIGNAL \uart2:BUART:rx_status_2\ : bit;
SIGNAL \uart2:BUART:rx_parity_error_status\ : bit;
SIGNAL \uart2:BUART:rx_status_3\ : bit;
SIGNAL \uart2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \uart2:BUART:rx_status_4\ : bit;
SIGNAL \uart2:BUART:rx_status_5\ : bit;
SIGNAL \uart2:BUART:rx_status_6\ : bit;
SIGNAL \uart2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_492 : bit;
SIGNAL \uart2:BUART:rx_markspace_pre\ : bit;
SIGNAL \uart2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \uart2:BUART:rx_break_status\ : bit;
SIGNAL \uart2:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \uart2:BUART:rx_address_detected\ : bit;
SIGNAL \uart2:BUART:rx_last\ : bit;
SIGNAL \uart2:BUART:rx_parity_bit\ : bit;
SIGNAL \uart2:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \uart2:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \uart2:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \uart2:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \uart2:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \pwmBuzzer:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:trig_last\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \pwmBuzzer:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \uart2:BUART:reset_reg\\D\ : bit;
SIGNAL \uart2:BUART:txn\\D\ : bit;
SIGNAL \uart2:BUART:tx_state_1\\D\ : bit;
SIGNAL \uart2:BUART:tx_state_0\\D\ : bit;
SIGNAL \uart2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_493D : bit;
SIGNAL \uart2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \uart2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \uart2:BUART:tx_mark\\D\ : bit;
SIGNAL \uart2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \uart2:BUART:rx_state_1\\D\ : bit;
SIGNAL \uart2:BUART:rx_state_0\\D\ : bit;
SIGNAL \uart2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \uart2:BUART:rx_state_3\\D\ : bit;
SIGNAL \uart2:BUART:rx_state_2\\D\ : bit;
SIGNAL \uart2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \uart2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \uart2:BUART:pollcount_1\\D\ : bit;
SIGNAL \uart2:BUART:pollcount_0\\D\ : bit;
SIGNAL \uart2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \uart2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \uart2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \uart2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \uart2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \uart2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \uart2:BUART:rx_break_status\\D\ : bit;
SIGNAL \uart2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \uart2:BUART:rx_last\\D\ : bit;
SIGNAL \uart2:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\pwmBuzzer:PWMUDB:sc_kill_tmp\\D\ <= (not \pwmBuzzer:PWMUDB:tc_i\);

\pwmBuzzer:PWMUDB:dith_count_1\\D\ <= ((not \pwmBuzzer:PWMUDB:dith_count_1\ and \pwmBuzzer:PWMUDB:tc_i\ and \pwmBuzzer:PWMUDB:dith_count_0\)
	OR (not \pwmBuzzer:PWMUDB:dith_count_0\ and \pwmBuzzer:PWMUDB:dith_count_1\)
	OR (not \pwmBuzzer:PWMUDB:tc_i\ and \pwmBuzzer:PWMUDB:dith_count_1\));

\pwmBuzzer:PWMUDB:dith_count_0\\D\ <= ((not \pwmBuzzer:PWMUDB:dith_count_0\ and \pwmBuzzer:PWMUDB:tc_i\)
	OR (not \pwmBuzzer:PWMUDB:tc_i\ and \pwmBuzzer:PWMUDB:dith_count_0\));

\pwmBuzzer:PWMUDB:cmp1_status\ <= ((not \pwmBuzzer:PWMUDB:prevCompare1\ and \pwmBuzzer:PWMUDB:cmp1_less\));

\pwmBuzzer:PWMUDB:status_2\ <= ((\pwmBuzzer:PWMUDB:runmode_enable\ and \pwmBuzzer:PWMUDB:tc_i\));

\pwmBuzzer:PWMUDB:pwm_i\ <= ((\pwmBuzzer:PWMUDB:runmode_enable\ and \pwmBuzzer:PWMUDB:cmp1_less\));

Net_491 <= (not \uart2:BUART:txn\);

\uart2:BUART:counter_load_not\ <= ((not \uart2:BUART:tx_bitclk_enable_pre\ and \uart2:BUART:tx_state_2\)
	OR \uart2:BUART:tx_state_0\
	OR \uart2:BUART:tx_state_1\);

\uart2:BUART:tx_status_0\ <= ((not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_bitclk_enable_pre\ and \uart2:BUART:tx_fifo_empty\ and \uart2:BUART:tx_state_2\));

\uart2:BUART:tx_status_2\ <= (not \uart2:BUART:tx_fifo_notfull\);

Net_493D <= ((not \uart2:BUART:reset_reg\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:tx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:tx_state_1\));

\uart2:BUART:tx_bitclk\\D\ <= ((not \uart2:BUART:tx_state_2\ and \uart2:BUART:tx_bitclk_enable_pre\)
	OR (\uart2:BUART:tx_state_0\ and \uart2:BUART:tx_bitclk_enable_pre\)
	OR (\uart2:BUART:tx_state_1\ and \uart2:BUART:tx_bitclk_enable_pre\));

\uart2:BUART:tx_mark\\D\ <= ((not \uart2:BUART:reset_reg\ and \uart2:BUART:tx_mark\));

\uart2:BUART:tx_state_2\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_2\ and \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_counter_dp\ and \uart2:BUART:tx_bitclk\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_2\ and \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_bitclk\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_bitclk_enable_pre\ and \uart2:BUART:tx_state_2\));

\uart2:BUART:tx_state_1\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_state_2\ and \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_bitclk\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_2\ and not \uart2:BUART:tx_bitclk\ and \uart2:BUART:tx_state_1\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_bitclk_enable_pre\ and \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_0\ and not \uart2:BUART:tx_counter_dp\ and \uart2:BUART:tx_state_1\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_state_2\));

\uart2:BUART:tx_state_0\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_fifo_empty\ and \uart2:BUART:tx_bitclk_enable_pre\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_state_0\ and not \uart2:BUART:tx_fifo_empty\ and not \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_bitclk_enable_pre\ and \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_2\ and not \uart2:BUART:tx_bitclk\ and \uart2:BUART:tx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_fifo_empty\ and \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_state_2\));

\uart2:BUART:txn\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_0\ and not \uart2:BUART:tx_shift_out\ and not \uart2:BUART:tx_state_2\ and not \uart2:BUART:tx_counter_dp\ and \uart2:BUART:tx_state_1\ and \uart2:BUART:tx_bitclk\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_state_2\ and not \uart2:BUART:tx_bitclk\ and \uart2:BUART:tx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_shift_out\ and not \uart2:BUART:tx_state_2\ and \uart2:BUART:tx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:tx_bitclk\ and \uart2:BUART:txn\ and \uart2:BUART:tx_state_1\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:txn\ and \uart2:BUART:tx_state_2\));

\uart2:BUART:tx_parity_bit\\D\ <= ((not \uart2:BUART:tx_state_0\ and \uart2:BUART:txn\ and \uart2:BUART:tx_parity_bit\)
	OR (not \uart2:BUART:tx_state_1\ and not \uart2:BUART:tx_state_0\ and \uart2:BUART:tx_parity_bit\)
	OR \uart2:BUART:tx_parity_bit\);

\uart2:BUART:rx_counter_load\ <= ((not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_0\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:rx_state_2\));

\uart2:BUART:rx_bitclk_pre\ <= ((not \uart2:BUART:rx_count_2\ and not \uart2:BUART:rx_count_1\ and not \uart2:BUART:rx_count_0\));

\uart2:BUART:rx_state_stop1_reg\\D\ <= (not \uart2:BUART:rx_state_2\
	OR not \uart2:BUART:rx_state_3\
	OR \uart2:BUART:rx_state_0\
	OR \uart2:BUART:rx_state_1\);

\uart2:BUART:pollcount_1\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_count_2\ and not \uart2:BUART:rx_count_1\ and not \uart2:BUART:pollcount_1\ and Net_496 and \uart2:BUART:pollcount_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_count_2\ and not \uart2:BUART:rx_count_1\ and not \uart2:BUART:pollcount_0\ and \uart2:BUART:pollcount_1\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_count_2\ and not \uart2:BUART:rx_count_1\ and not Net_496 and \uart2:BUART:pollcount_1\));

\uart2:BUART:pollcount_0\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_count_2\ and not \uart2:BUART:rx_count_1\ and not \uart2:BUART:pollcount_0\ and Net_496)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_count_2\ and not \uart2:BUART:rx_count_1\ and not Net_496 and \uart2:BUART:pollcount_0\));

\uart2:BUART:rx_postpoll\ <= ((Net_496 and \uart2:BUART:pollcount_0\)
	OR \uart2:BUART:pollcount_1\);

\uart2:BUART:rx_status_4\ <= ((\uart2:BUART:rx_load_fifo\ and \uart2:BUART:rx_fifofull\));

\uart2:BUART:rx_status_5\ <= ((\uart2:BUART:rx_fifonotempty\ and \uart2:BUART:rx_state_stop1_reg\));

\uart2:BUART:rx_stop_bit_error\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_0\ and not \uart2:BUART:pollcount_1\ and not \uart2:BUART:pollcount_0\ and \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_3\ and \uart2:BUART:rx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_0\ and not \uart2:BUART:pollcount_1\ and not Net_496 and \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_3\ and \uart2:BUART:rx_state_2\));

\uart2:BUART:rx_load_fifo\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_0\ and not \uart2:BUART:rx_state_2\ and \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_3\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:rx_state_2\ and not \uart2:BUART:rx_count_6\ and not \uart2:BUART:rx_count_4\ and \uart2:BUART:rx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:rx_state_2\ and not \uart2:BUART:rx_count_6\ and not \uart2:BUART:rx_count_5\ and \uart2:BUART:rx_state_0\));

\uart2:BUART:rx_state_3\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_2\ and not \uart2:BUART:rx_count_6\ and not \uart2:BUART:rx_count_4\ and \uart2:BUART:rx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_2\ and not \uart2:BUART:rx_count_6\ and not \uart2:BUART:rx_count_5\ and \uart2:BUART:rx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_3\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_1\ and \uart2:BUART:rx_state_3\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_2\ and \uart2:BUART:rx_state_3\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_0\ and \uart2:BUART:rx_state_3\));

\uart2:BUART:rx_state_2\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_0\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:rx_state_2\ and not Net_496 and \uart2:BUART:rx_last\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_0\ and not \uart2:BUART:rx_state_2\ and \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_3\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:rx_count_6\ and not \uart2:BUART:rx_count_4\ and \uart2:BUART:rx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:rx_count_6\ and not \uart2:BUART:rx_count_5\ and \uart2:BUART:rx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_1\ and \uart2:BUART:rx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_0\ and \uart2:BUART:rx_state_2\));

\uart2:BUART:rx_state_1\\D\ <= ((not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_1\));

\uart2:BUART:rx_state_0\\D\ <= ((not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:pollcount_1\ and not \uart2:BUART:pollcount_0\ and \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and not \uart2:BUART:rx_state_1\ and not \uart2:BUART:rx_state_3\ and not \uart2:BUART:pollcount_1\ and not Net_496 and \uart2:BUART:rx_bitclk_enable\ and \uart2:BUART:rx_state_2\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_0\ and \uart2:BUART:rx_count_5\ and \uart2:BUART:rx_count_4\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_0\ and \uart2:BUART:rx_count_6\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_0\ and \uart2:BUART:rx_state_3\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_1\ and \uart2:BUART:rx_state_0\)
	OR (not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_state_0\ and \uart2:BUART:rx_state_2\));

\uart2:BUART:rx_last\\D\ <= ((not \uart2:BUART:reset_reg\ and Net_496));

\uart2:BUART:rx_address_detected\\D\ <= ((not \uart2:BUART:reset_reg\ and \uart2:BUART:rx_address_detected\));

\DisplayTimer:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_17,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_27,
		overflow=>Net_26,
		compare_match=>Net_28,
		line_out=>Net_29,
		line_out_compl=>Net_30,
		interrupt=>Net_25);
Timer_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ebce58f9-f4d0-4041-ae1d-cb0b5a3ecbfa",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_17,
		dig_domain_out=>open);
Disp_INT:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_25);
\BLE:cy_m0s8_ble\:cy_m0s8_ble_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(interrupt=>\BLE:Net_15\,
		rf_ext_pa_en=>Net_74);
\BLE:bless_isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\BLE:Net_15\);
\BLE:LFCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0a8a0408-e7bd-4e57-abeb-1317b72fd940/5ae6fa4d-f41a-4a35-8821-7ce70389cb0c",
		source_clock_id=>"9A908CA6-5BB3-4db0-B098-959E5D90882B",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>\BLE:Net_53\,
		dig_domain_out=>open);
\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\UART:tx_wire\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\UART:rx_wire\,
		analog=>(open),
		io=>(\UART:tmpIO_0__rx_net_0\),
		siovref=>(\UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__rx_net_0\);
\UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART:Net_847\,
		interrupt=>Net_77,
		rx=>\UART:rx_wire\,
		tx=>\UART:tx_wire\,
		cts=>zero,
		rts=>\UART:rts_wire\,
		mosi_m=>\UART:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\UART:select_m_wire_3\, \UART:select_m_wire_2\, \UART:select_m_wire_1\, \UART:select_m_wire_0\),
		sclk_m=>\UART:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\UART:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_96,
		sda=>Net_97,
		tx_req=>Net_81,
		rx_req=>Net_80);
flexSensorA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__flexSensorA_net_0),
		analog=>Net_53,
		io=>(tmpIO_0__flexSensorA_net_0),
		siovref=>(tmpSIOVREF__flexSensorA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__flexSensorA_net_0);
flexSensorB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ff5b3e2-2307-4da3-835d-93feefba1400",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__flexSensorB_net_0),
		analog=>Net_51,
		io=>(tmpIO_0__flexSensorB_net_0),
		siovref=>(tmpSIOVREF__flexSensorB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__flexSensorB_net_0);
\adc:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\adc:Net_3112\);
\adc:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3123\);
\adc:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3121\);
\adc:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3117\);
\adc:cy_analog_virtualmux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_124\,
		signal2=>\adc:muxout_minus\);
\adc:cy_analog_virtualmux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_2020\,
		signal2=>\adc:muxout_plus\);
\adc:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3118\);
\adc:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3119\);
\adc:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3122\);
\adc:adc_plus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:muxout_plus\,
		signal2=>\adc:Net_2794\);
\adc:Connect_1:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\adc:mux_bus_plus_1\, \adc:mux_bus_plus_0\),
		signal2=>(\adc:Net_1450_1\, \adc:Net_1450_0\));
\adc:adc_minus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:muxout_minus\,
		signal2=>\adc:Net_2793\);
\adc:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_1851\);
\adc:cy_analog_virtualmux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_3016\,
		signal2=>\adc:mux_bus_plus_2\);
\adc:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3147\);
\adc:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3146\);
\adc:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3145\);
\adc:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3144\);
\adc:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3143\);
\adc:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3142\);
\adc:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3141\);
\adc:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3140\);
\adc:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3139\);
\adc:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3138\);
\adc:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3137\);
\adc:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3136\);
\adc:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3135\);
\adc:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3134\);
\adc:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3133\);
\adc:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3132\);
\adc:cy_analog_virtualmux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_3046\,
		signal2=>\adc:mux_bus_minus_2\);
\adc:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3165\);
\adc:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3113\);
\adc:ext_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_43\,
		signal2=>\adc:Net_3227\);
\adc:Connect_2:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\adc:mux_bus_minus_1\, \adc:mux_bus_minus_0\),
		signal2=>(\adc:Net_2375_1\, \adc:Net_2375_0\));
\adc:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3181\);
\adc:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3180\);
\adc:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3179\);
\adc:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3178\);
\adc:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3177\);
\adc:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3176\);
\adc:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3175\);
\adc:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3174\);
\adc:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3173\);
\adc:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3172\);
\adc:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3171\);
\adc:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3170\);
\adc:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3169\);
\adc:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3168\);
\adc:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3167\);
\adc:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3166\);
\adc:int_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_8\,
		signal2=>\adc:Net_3113\);
\adc:cy_psoc4_sar\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\adc:Net_2020\,
		vminus=>\adc:Net_124\,
		vref=>\adc:Net_8\,
		ext_vref=>\adc:Net_43\,
		clock=>\adc:Net_1845\,
		sample_done=>Net_1102,
		chan_id_valid=>\adc:Net_3108\,
		chan_id=>(\adc:Net_3109_3\, \adc:Net_3109_2\, \adc:Net_3109_1\, \adc:Net_3109_0\),
		data_valid=>\adc:Net_3110\,
		data=>(\adc:Net_3111_11\, \adc:Net_3111_10\, \adc:Net_3111_9\, \adc:Net_3111_8\,
			\adc:Net_3111_7\, \adc:Net_3111_6\, \adc:Net_3111_5\, \adc:Net_3111_4\,
			\adc:Net_3111_3\, \adc:Net_3111_2\, \adc:Net_3111_1\, \adc:Net_3111_0\),
		eos_intr=>Net_1103,
		irq=>\adc:Net_3112\,
		sw_negvref=>zero,
		cfg_st_sel=>(zero, zero),
		cfg_average=>zero,
		cfg_resolution=>zero,
		cfg_differential=>zero,
		trigger=>zero,
		data_hilo_sel=>zero);
\adc:ext_vneg_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\adc:Net_2580_0\),
		signal2=>\adc:Net_1851\);
\adc:cy_psoc4_sarmux_8\:cy_psoc4_sarmux_v1_10
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		cmn_neg_width=>1,
		input_mode=>"00")
	PORT MAP(muxin_plus=>(\adc:Net_1450_1\, \adc:Net_1450_0\),
		muxin_minus=>(\adc:Net_2375_1\, \adc:Net_2375_0\),
		cmn_neg=>(\adc:Net_2580_0\),
		vout_plus=>\adc:Net_2794\,
		vout_minus=>\adc:Net_2793\);
\adc:cy_analog_virtualmux_vplus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_0\,
		signal2=>Net_53);
\adc:cy_analog_virtualmux_vplus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_1\,
		signal2=>Net_51);
\adc:cy_analog_virtualmux_vplus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_2\,
		signal2=>\adc:Net_3133\);
\adc:cy_analog_virtualmux_vplus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_3\,
		signal2=>\adc:Net_3134\);
\adc:cy_analog_virtualmux_vplus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_4\,
		signal2=>\adc:Net_3135\);
\adc:cy_analog_virtualmux_vplus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_5\,
		signal2=>\adc:Net_3136\);
\adc:cy_analog_virtualmux_vplus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_6\,
		signal2=>\adc:Net_3137\);
\adc:cy_analog_virtualmux_vplus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_7\,
		signal2=>\adc:Net_3138\);
\adc:cy_analog_virtualmux_vplus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_8\,
		signal2=>\adc:Net_3139\);
\adc:cy_analog_virtualmux_vplus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_9\,
		signal2=>\adc:Net_3140\);
\adc:cy_analog_virtualmux_vplus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_10\,
		signal2=>\adc:Net_3141\);
\adc:cy_analog_virtualmux_vplus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_11\,
		signal2=>\adc:Net_3142\);
\adc:cy_analog_virtualmux_vplus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_12\,
		signal2=>\adc:Net_3143\);
\adc:cy_analog_virtualmux_vplus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_13\,
		signal2=>\adc:Net_3144\);
\adc:cy_analog_virtualmux_vplus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_14\,
		signal2=>\adc:Net_3145\);
\adc:cy_analog_virtualmux_vplus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_plus_15\,
		signal2=>\adc:Net_3146\);
\adc:cy_analog_virtualmux_vplus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_3016\,
		signal2=>\adc:Net_3147\);
\adc:cy_analog_virtualmux_vminus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_0\,
		signal2=>\adc:Net_3166\);
\adc:cy_analog_virtualmux_vminus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_1\,
		signal2=>\adc:Net_3167\);
\adc:cy_analog_virtualmux_vminus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_2\,
		signal2=>\adc:Net_3168\);
\adc:cy_analog_virtualmux_vminus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_3\,
		signal2=>\adc:Net_3169\);
\adc:cy_analog_virtualmux_vminus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_4\,
		signal2=>\adc:Net_3170\);
\adc:cy_analog_virtualmux_vminus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_5\,
		signal2=>\adc:Net_3171\);
\adc:cy_analog_virtualmux_vminus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_6\,
		signal2=>\adc:Net_3172\);
\adc:cy_analog_virtualmux_vminus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_7\,
		signal2=>\adc:Net_3173\);
\adc:cy_analog_virtualmux_vminus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_8\,
		signal2=>\adc:Net_3174\);
\adc:cy_analog_virtualmux_vminus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_9\,
		signal2=>\adc:Net_3175\);
\adc:cy_analog_virtualmux_vminus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_10\,
		signal2=>\adc:Net_3176\);
\adc:cy_analog_virtualmux_vminus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_11\,
		signal2=>\adc:Net_3177\);
\adc:cy_analog_virtualmux_vminus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_12\,
		signal2=>\adc:Net_3178\);
\adc:cy_analog_virtualmux_vminus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_13\,
		signal2=>\adc:Net_3179\);
\adc:cy_analog_virtualmux_vminus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_14\,
		signal2=>\adc:Net_3180\);
\adc:cy_analog_virtualmux_vminus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:mux_bus_minus_15\,
		signal2=>\adc:Net_3181\);
\adc:cy_analog_virtualmux_vminus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\adc:Net_3046\,
		signal2=>\adc:Net_3165\);
\adc:intClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"17f71141-24dc-439e-9b50-f87ef1f429d9/5c71752a-e182-47ca-942c-9cb20adbdf2f",
		source_clock_id=>"",
		divisor=>0,
		period=>"166667333.336",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\adc:Net_1845\,
		dig_domain_out=>open);
\adc:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\adc:Net_3227\);
motorA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__motorA_net_0),
		analog=>(open),
		io=>(tmpIO_0__motorA_net_0),
		siovref=>(tmpSIOVREF__motorA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motorA_net_0);
motorB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1cde7cad-bb9a-4c0a-bc77-c23ad63593c6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__motorB_net_0),
		analog=>(open),
		io=>(tmpIO_0__motorB_net_0),
		siovref=>(tmpSIOVREF__motorB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motorB_net_0);
buzzer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49c70522-ba19-4f05-b8e5-a86fc4991a94",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_156,
		fb=>(tmpFB_0__buzzer_net_0),
		analog=>(open),
		io=>(tmpIO_0__buzzer_net_0),
		siovref=>(tmpSIOVREF__buzzer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__buzzer_net_0);
\pwmBuzzer:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_338,
		enable=>one,
		clock_out=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\);
\pwmBuzzer:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		control=>(\pwmBuzzer:PWMUDB:control_7\, \pwmBuzzer:PWMUDB:control_6\, \pwmBuzzer:PWMUDB:control_5\, \pwmBuzzer:PWMUDB:control_4\,
			\pwmBuzzer:PWMUDB:control_3\, \pwmBuzzer:PWMUDB:control_2\, \pwmBuzzer:PWMUDB:control_1\, \pwmBuzzer:PWMUDB:control_0\));
\pwmBuzzer:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \pwmBuzzer:PWMUDB:status_5\, zero, \pwmBuzzer:PWMUDB:status_3\,
			\pwmBuzzer:PWMUDB:status_2\, \pwmBuzzer:PWMUDB:status_1\, \pwmBuzzer:PWMUDB:status_0\),
		interrupt=>Net_1088);
\pwmBuzzer:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\pwmBuzzer:PWMUDB:tc_i\, \pwmBuzzer:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\pwmBuzzer:PWMUDB:cmp1_eq\,
		cl0=>\pwmBuzzer:PWMUDB:cmp1_less\,
		z0=>\pwmBuzzer:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\pwmBuzzer:PWMUDB:cmp2_eq\,
		cl1=>\pwmBuzzer:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\pwmBuzzer:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\pwmBuzzer:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\pwmBuzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
clockBuzzer:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"de956c0b-759e-4672-8c8b-1150e7ede0c8",
		source_clock_id=>"",
		divisor=>0,
		period=>"40000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_338,
		dig_domain_out=>open);
\uart2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\uart2:Net_9\,
		dig_domain_out=>open);
\uart2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\uart2:Net_9\,
		enable=>one,
		clock_out=>\uart2:BUART:clock_op\);
\uart2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart2:BUART:reset_reg\,
		clk=>\uart2:BUART:clock_op\,
		cs_addr=>(\uart2:BUART:tx_state_1\, \uart2:BUART:tx_state_0\, \uart2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart2:BUART:tx_shift_out\,
		f0_bus_stat=>\uart2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\uart2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart2:BUART:reset_reg\,
		clk=>\uart2:BUART:clock_op\,
		cs_addr=>(zero, zero, \uart2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\uart2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\uart2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\uart2:BUART:sc_out_7\, \uart2:BUART:sc_out_6\, \uart2:BUART:sc_out_5\, \uart2:BUART:sc_out_4\,
			\uart2:BUART:sc_out_3\, \uart2:BUART:sc_out_2\, \uart2:BUART:sc_out_1\, \uart2:BUART:sc_out_0\));
\uart2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart2:BUART:reset_reg\,
		clock=>\uart2:BUART:clock_op\,
		status=>(zero, zero, zero, \uart2:BUART:tx_fifo_notfull\,
			\uart2:BUART:tx_status_2\, \uart2:BUART:tx_fifo_empty\, \uart2:BUART:tx_status_0\),
		interrupt=>\uart2:BUART:tx_interrupt_out\);
\uart2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\uart2:BUART:reset_reg\,
		clk=>\uart2:BUART:clock_op\,
		cs_addr=>(\uart2:BUART:rx_state_1\, \uart2:BUART:rx_state_0\, \uart2:BUART:rx_bitclk_enable\),
		route_si=>\uart2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\uart2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\uart2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\uart2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\uart2:BUART:hd_shift_out\,
		f0_bus_stat=>\uart2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\uart2:BUART:rx_fifofull\,
		f1_bus_stat=>\uart2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\uart2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\uart2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\uart2:BUART:clock_op\,
		reset=>\uart2:BUART:reset_reg\,
		load=>\uart2:BUART:rx_counter_load\,
		enable=>one,
		count=>(\uart2:BUART:rx_count_6\, \uart2:BUART:rx_count_5\, \uart2:BUART:rx_count_4\, \uart2:BUART:rx_count_3\,
			\uart2:BUART:rx_count_2\, \uart2:BUART:rx_count_1\, \uart2:BUART:rx_count_0\),
		tc=>\uart2:BUART:rx_count7_tc\);
\uart2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\uart2:BUART:reset_reg\,
		clock=>\uart2:BUART:clock_op\,
		status=>(zero, \uart2:BUART:rx_status_5\, \uart2:BUART:rx_status_4\, \uart2:BUART:rx_status_3\,
			\uart2:BUART:rx_status_2\, zero, zero),
		interrupt=>\uart2:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_496,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_491,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\pwmBuzzer:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:min_kill_reg\);
\pwmBuzzer:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:prevCapture\);
\pwmBuzzer:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:trig_last\);
\pwmBuzzer:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:runmode_enable\);
\pwmBuzzer:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:sc_kill_tmp\\D\,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:sc_kill_tmp\);
\pwmBuzzer:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:ltch_kill_reg\);
\pwmBuzzer:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:dith_count_1\);
\pwmBuzzer:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:dith_count_0\);
\pwmBuzzer:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:cmp1_less\,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:prevCompare1\);
\pwmBuzzer:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:status_0\);
\pwmBuzzer:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:status_1\);
\pwmBuzzer:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:status_5\);
\pwmBuzzer:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:pwm_i\,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_156);
\pwmBuzzer:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:pwm1_i_reg\);
\pwmBuzzer:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:pwm2_i_reg\);
\pwmBuzzer:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\pwmBuzzer:PWMUDB:status_2\,
		clk=>\pwmBuzzer:PWMUDB:ClockOutFromEnBlock\,
		q=>\pwmBuzzer:PWMUDB:tc_i_reg\);
\uart2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:reset_reg\);
\uart2:BUART:txn\:cy_dff
	PORT MAP(d=>\uart2:BUART:txn\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:txn\);
\uart2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_state_1\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_state_1\);
\uart2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_state_0\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_state_0\);
\uart2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_state_2\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_state_2\);
Net_493:cy_dff
	PORT MAP(d=>Net_493D,
		clk=>\uart2:BUART:clock_op\,
		q=>Net_493);
\uart2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_bitclk\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_bitclk\);
\uart2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_ctrl_mark_last\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_ctrl_mark_last\);
\uart2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_mark\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_mark\);
\uart2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\uart2:BUART:tx_parity_bit\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:tx_parity_bit\);
\uart2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_state_1\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_state_1\);
\uart2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_state_0\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_state_0\);
\uart2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_load_fifo\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_load_fifo\);
\uart2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_state_3\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_state_3\);
\uart2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_state_2\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_state_2\);
\uart2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_bitclk_pre\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_bitclk_enable\);
\uart2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_state_stop1_reg\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_state_stop1_reg\);
\uart2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\uart2:BUART:pollcount_1\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:pollcount_1\);
\uart2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\uart2:BUART:pollcount_0\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:pollcount_0\);
\uart2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_markspace_status\);
\uart2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_status_2\);
\uart2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_stop_bit_error\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_status_3\);
\uart2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_addr_match_status\);
\uart2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_markspace_pre\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_markspace_pre\);
\uart2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_parity_error_pre\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_parity_error_pre\);
\uart2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_break_status\);
\uart2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_address_detected\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_address_detected\);
\uart2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_last\\D\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_last\);
\uart2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\uart2:BUART:rx_parity_bit\,
		clk=>\uart2:BUART:clock_op\,
		q=>\uart2:BUART:rx_parity_bit\);

END R_T_L;
