<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 14 18:49:56 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3744</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3531</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>42.705(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.621</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/LED/input_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.381</td>
</tr>
<tr>
<td>2</td>
<td>13.753</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/LED/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.249</td>
</tr>
<tr>
<td>3</td>
<td>13.834</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.168</td>
</tr>
<tr>
<td>4</td>
<td>13.858</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/UART/input_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.144</td>
</tr>
<tr>
<td>5</td>
<td>13.871</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.131</td>
</tr>
<tr>
<td>6</td>
<td>13.924</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.078</td>
</tr>
<tr>
<td>7</td>
<td>13.926</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.077</td>
</tr>
<tr>
<td>8</td>
<td>13.944</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.058</td>
</tr>
<tr>
<td>9</td>
<td>13.981</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.022</td>
</tr>
<tr>
<td>10</td>
<td>13.991</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/UART/input_buf/buff_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>23.011</td>
</tr>
<tr>
<td>11</td>
<td>14.003</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_48_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.999</td>
</tr>
<tr>
<td>12</td>
<td>14.021</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.981</td>
</tr>
<tr>
<td>13</td>
<td>14.026</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.976</td>
</tr>
<tr>
<td>14</td>
<td>14.057</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.945</td>
</tr>
<tr>
<td>15</td>
<td>14.067</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.935</td>
</tr>
<tr>
<td>16</td>
<td>14.073</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_46_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.929</td>
</tr>
<tr>
<td>17</td>
<td>14.082</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/LED/input_buf/buff_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.920</td>
</tr>
<tr>
<td>18</td>
<td>14.091</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/UART/input_buf/buff_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.911</td>
</tr>
<tr>
<td>19</td>
<td>14.094</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.908</td>
</tr>
<tr>
<td>20</td>
<td>14.095</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/UART/input_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.907</td>
</tr>
<tr>
<td>21</td>
<td>14.096</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.907</td>
</tr>
<tr>
<td>22</td>
<td>14.105</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.897</td>
</tr>
<tr>
<td>23</td>
<td>14.105</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.897</td>
</tr>
<tr>
<td>24</td>
<td>14.105</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_34_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.897</td>
</tr>
<tr>
<td>25</td>
<td>14.110</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
<td>BUS/LED/input_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>22.892</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.321</td>
<td>CPU/ID_EX/rd_reg/qout_1_s0/Q</td>
<td>CPU/Reg/rf_rf_0_3_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>2</td>
<td>0.323</td>
<td>CPU/ID_EX/rd_reg/qout_0_s0/Q</td>
<td>CPU/Reg/rf_rf_0_3_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>CPU/CSR/cycle_2_s0/Q</td>
<td>CPU/CSR/cycle_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>CPU/CSR/cycle_6_s0/Q</td>
<td>CPU/CSR/cycle_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>CPU/CSR/cycle_8_s0/Q</td>
<td>CPU/CSR/cycle_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>CPU/CSR/cycle_12_s0/Q</td>
<td>CPU/CSR/cycle_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>CPU/CSR/cycle_14_s0/Q</td>
<td>CPU/CSR/cycle_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>CPU/CSR/cycle_18_s0/Q</td>
<td>CPU/CSR/cycle_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>CPU/CSR/cycle_20_s0/Q</td>
<td>CPU/CSR/cycle_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>CPU/CSR/cycle_24_s0/Q</td>
<td>CPU/CSR/cycle_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>CPU/CSR/cycle_26_s0/Q</td>
<td>CPU/CSR/cycle_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>CPU/CSR/cycle_30_s0/Q</td>
<td>CPU/CSR/cycle_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_2_s2/Q</td>
<td>CPU/CLINT/int_mepc_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_4_s2/Q</td>
<td>CPU/CLINT/int_mepc_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_7_s2/Q</td>
<td>CPU/CLINT/int_mepc_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_8_s2/Q</td>
<td>CPU/CLINT/int_mepc_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_9_s2/Q</td>
<td>CPU/CLINT/int_mepc_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_14_s2/Q</td>
<td>CPU/CLINT/int_mepc_14_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_15_s2/Q</td>
<td>CPU/CLINT/int_mepc_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>BUS/Timer/Counter/counter_9_s0/Q</td>
<td>BUS/Timer/Counter/counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>BUS/Timer/Counter/counter_15_s0/Q</td>
<td>BUS/Timer/Counter/counter_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>BUS/Timer/Counter/counter_17_s0/Q</td>
<td>BUS/Timer/Counter/counter_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>BUS/Timer/Counter/counter_25_s0/Q</td>
<td>BUS/Timer/Counter/counter_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>BUS/Timer/Counter/counter_29_s0/Q</td>
<td>BUS/Timer/Counter/counter_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/cause_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/int_mstatus_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CSR/mie_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/RD_reg/qout_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/RD_reg/qout_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CSR/mie_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[1]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/O</td>
</tr>
<tr>
<td>22.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/I0</td>
</tr>
<tr>
<td>22.108</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/O</td>
</tr>
<tr>
<td>22.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/O</td>
</tr>
<tr>
<td>22.717</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>CPU/Reg/ID_RD_1_s8/I0</td>
</tr>
<tr>
<td>23.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s8/F</td>
</tr>
<tr>
<td>23.927</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>BUS/Timer/mem_data_1_s/I3</td>
</tr>
<tr>
<td>25.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>27.740</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>BUS/LED/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>BUS/LED/input_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 39.078%; route: 14.012, 59.929%; tC2Q: 0.232, 0.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.608</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>BUS/LED/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>BUS/LED/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 38.673%; route: 14.026, 60.329%; tC2Q: 0.232, 0.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.527</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C34</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_36_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C34</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 38.808%; route: 13.945, 60.191%; tC2Q: 0.232, 1.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[1]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/O</td>
</tr>
<tr>
<td>22.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/I0</td>
</tr>
<tr>
<td>22.108</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/O</td>
</tr>
<tr>
<td>22.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/O</td>
</tr>
<tr>
<td>22.717</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>CPU/Reg/ID_RD_1_s8/I0</td>
</tr>
<tr>
<td>23.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s8/F</td>
</tr>
<tr>
<td>23.927</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>BUS/Timer/mem_data_1_s/I3</td>
</tr>
<tr>
<td>25.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>27.503</td>
<td>1.923</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>BUS/UART/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>BUS/UART/input_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 39.479%; route: 13.775, 59.519%; tC2Q: 0.232, 1.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.490</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_50_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 38.870%; route: 13.908, 60.127%; tC2Q: 0.232, 1.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.438</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_60_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C49</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 38.958%; route: 13.855, 60.036%; tC2Q: 0.232, 1.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.436</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_33_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 38.961%; route: 13.854, 60.033%; tC2Q: 0.232, 1.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[1]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/O</td>
</tr>
<tr>
<td>22.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/I0</td>
</tr>
<tr>
<td>22.108</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/O</td>
</tr>
<tr>
<td>22.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/O</td>
</tr>
<tr>
<td>22.717</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>CPU/Reg/ID_RD_1_s8/I0</td>
</tr>
<tr>
<td>23.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s8/F</td>
</tr>
<tr>
<td>23.927</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>BUS/Timer/mem_data_1_s/I3</td>
</tr>
<tr>
<td>25.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>27.417</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_52_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 39.626%; route: 13.689, 59.367%; tC2Q: 0.232, 1.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.381</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_52_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.055%; route: 13.799, 59.938%; tC2Q: 0.232, 1.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.370</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>BUS/UART/input_buf/buff_0_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>BUS/UART/input_buf/buff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.073%; route: 13.788, 59.919%; tC2Q: 0.232, 1.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_48_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.359</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_48_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40</td>
<td>BUS/RAM/data_mem/ram_ram_48_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40</td>
<td>BUS/RAM/data_mem/ram_ram_48_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.093%; route: 13.776, 59.899%; tC2Q: 0.232, 1.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[1]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/O</td>
</tr>
<tr>
<td>22.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/I0</td>
</tr>
<tr>
<td>22.108</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/O</td>
</tr>
<tr>
<td>22.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/O</td>
</tr>
<tr>
<td>22.717</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>CPU/Reg/ID_RD_1_s8/I0</td>
</tr>
<tr>
<td>23.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s8/F</td>
</tr>
<tr>
<td>23.927</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>BUS/Timer/mem_data_1_s/I3</td>
</tr>
<tr>
<td>25.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>27.340</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_50_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 39.759%; route: 13.612, 59.232%; tC2Q: 0.232, 1.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[1]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/O</td>
</tr>
<tr>
<td>22.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/I0</td>
</tr>
<tr>
<td>22.108</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/O</td>
</tr>
<tr>
<td>22.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/O</td>
</tr>
<tr>
<td>22.717</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>CPU/Reg/ID_RD_1_s8/I0</td>
</tr>
<tr>
<td>23.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s8/F</td>
</tr>
<tr>
<td>23.927</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>BUS/Timer/mem_data_1_s/I3</td>
</tr>
<tr>
<td>25.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>27.336</td>
<td>1.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_54_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 39.767%; route: 13.607, 59.223%; tC2Q: 0.232, 1.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.304</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_54_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.185%; route: 13.722, 59.804%; tC2Q: 0.232, 1.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.294</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C50</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_61_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C50</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.202%; route: 13.712, 59.786%; tC2Q: 0.232, 1.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_46_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[1]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s28/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/I1</td>
</tr>
<tr>
<td>22.005</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s13/O</td>
</tr>
<tr>
<td>22.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/I0</td>
</tr>
<tr>
<td>22.108</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s6/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.211</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s2/O</td>
</tr>
<tr>
<td>22.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.314</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_64_G[1]_s0/O</td>
</tr>
<tr>
<td>22.717</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>CPU/Reg/ID_RD_1_s8/I0</td>
</tr>
<tr>
<td>23.272</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s8/F</td>
</tr>
<tr>
<td>23.927</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>25.127</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td>BUS/Timer/mem_data_1_s/I3</td>
</tr>
<tr>
<td>25.580</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>27.289</td>
<td>1.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_46_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39</td>
<td>BUS/RAM/data_mem/ram_ram_46_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C39</td>
<td>BUS/RAM/data_mem/ram_ram_46_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 39.849%; route: 13.560, 59.140%; tC2Q: 0.232, 1.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[2]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s28/F</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s13/I1</td>
</tr>
<tr>
<td>21.859</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s13/O</td>
</tr>
<tr>
<td>21.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s6/I0</td>
</tr>
<tr>
<td>21.962</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s6/O</td>
</tr>
<tr>
<td>21.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.065</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s2/O</td>
</tr>
<tr>
<td>22.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.168</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s0/O</td>
</tr>
<tr>
<td>22.663</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>CPU/Reg/ID_RD_2_s8/I0</td>
</tr>
<tr>
<td>23.180</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_2_s8/F</td>
</tr>
<tr>
<td>23.864</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>CPU/Reg/ID_RD_2_s1/I2</td>
</tr>
<tr>
<td>24.317</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_2_s1/F</td>
</tr>
<tr>
<td>24.816</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[0][B]</td>
<td>BUS/Timer/mem_data_2_s/I3</td>
</tr>
<tr>
<td>25.371</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C21[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>27.280</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>BUS/LED/input_buf/buff_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>BUS/LED/input_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.055, 39.506%; route: 13.633, 59.482%; tC2Q: 0.232, 1.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C43</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_54_0_s/DO[2]</td>
</tr>
<tr>
<td>21.385</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s28/I1</td>
</tr>
<tr>
<td>21.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s28/F</td>
</tr>
<tr>
<td>21.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s13/I1</td>
</tr>
<tr>
<td>21.859</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s13/O</td>
</tr>
<tr>
<td>21.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s6/I0</td>
</tr>
<tr>
<td>21.962</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s6/O</td>
</tr>
<tr>
<td>21.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.065</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s2/O</td>
</tr>
<tr>
<td>22.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_127_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.168</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_127_G[1]_s0/O</td>
</tr>
<tr>
<td>22.663</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>CPU/Reg/ID_RD_2_s8/I0</td>
</tr>
<tr>
<td>23.180</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_2_s8/F</td>
</tr>
<tr>
<td>23.864</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>CPU/Reg/ID_RD_2_s1/I2</td>
</tr>
<tr>
<td>24.317</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_2_s1/F</td>
</tr>
<tr>
<td>24.816</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[0][B]</td>
<td>BUS/Timer/mem_data_2_s/I3</td>
</tr>
<tr>
<td>25.371</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R26C21[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_2_s/F</td>
</tr>
<tr>
<td>27.270</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>BUS/UART/input_buf/buff_2_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>BUS/UART/input_buf/buff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.055, 39.523%; route: 13.624, 59.464%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/F</td>
</tr>
<tr>
<td>21.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.568</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/O</td>
</tr>
<tr>
<td>21.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.671</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/O</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/O</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.877</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/O</td>
</tr>
<tr>
<td>22.838</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>CPU/Reg/ID_RD_3_s8/I0</td>
</tr>
<tr>
<td>23.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s8/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>CPU/Reg/ID_RD_3_s1/I2</td>
</tr>
<tr>
<td>24.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s1/F</td>
</tr>
<tr>
<td>24.917</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>BUS/Timer/mem_data_3_s/I3</td>
</tr>
<tr>
<td>25.434</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>27.267</td>
<td>1.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C33</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_33_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.081, 39.641%; route: 13.595, 59.346%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/input_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/F</td>
</tr>
<tr>
<td>21.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.568</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/O</td>
</tr>
<tr>
<td>21.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.671</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/O</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/O</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.877</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/O</td>
</tr>
<tr>
<td>22.838</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>CPU/Reg/ID_RD_3_s8/I0</td>
</tr>
<tr>
<td>23.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s8/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>CPU/Reg/ID_RD_3_s1/I2</td>
</tr>
<tr>
<td>24.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s1/F</td>
</tr>
<tr>
<td>24.917</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>BUS/Timer/mem_data_3_s/I3</td>
</tr>
<tr>
<td>25.434</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>27.266</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/input_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>BUS/UART/input_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>BUS/UART/input_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.081, 39.643%; route: 13.594, 59.344%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.266</td>
<td>1.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_59_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C48</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.251%; route: 13.684, 59.737%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/F</td>
</tr>
<tr>
<td>21.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.568</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/O</td>
</tr>
<tr>
<td>21.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.671</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/O</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/O</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.877</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/O</td>
</tr>
<tr>
<td>22.838</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>CPU/Reg/ID_RD_3_s8/I0</td>
</tr>
<tr>
<td>23.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s8/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>CPU/Reg/ID_RD_3_s1/I2</td>
</tr>
<tr>
<td>24.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s1/F</td>
</tr>
<tr>
<td>24.917</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>BUS/Timer/mem_data_3_s/I3</td>
</tr>
<tr>
<td>25.434</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>27.257</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C34</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_36_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C34</td>
<td>BUS/RAM/data_mem/ram_ram_36_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.081, 39.659%; route: 13.584, 59.327%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.256</td>
<td>1.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_51_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.267%; route: 13.674, 59.719%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_34_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[0]</td>
</tr>
<tr>
<td>21.098</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s20/F</td>
</tr>
<tr>
<td>21.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.654</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s9/O</td>
</tr>
<tr>
<td>21.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.757</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s4/O</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s1/O</td>
</tr>
<tr>
<td>21.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.963</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C26[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>23.045</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td>CPU/Reg/ID_RD_0_s8/I0</td>
</tr>
<tr>
<td>23.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s8/F</td>
</tr>
<tr>
<td>24.207</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>24.660</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>25.334</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>BUS/Timer/mem_data_0_s/I3</td>
</tr>
<tr>
<td>25.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s/F</td>
</tr>
<tr>
<td>27.256</td>
<td>1.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_34_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td>BUS/RAM/data_mem/ram_ram_34_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34</td>
<td>BUS/RAM/data_mem/ram_ram_34_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.991, 39.267%; route: 13.674, 59.719%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/ID_EX/RS_reg/qout_14_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/RS_reg/qout_14_s0/Q</td>
</tr>
<tr>
<td>5.705</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][A]</td>
<td>CPU/EX/ALU_Ain_14_s0/I0</td>
</tr>
<tr>
<td>6.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Ain_14_s0/F</td>
</tr>
<tr>
<td>7.388</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/A[14]</td>
</tr>
<tr>
<td>11.018</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>11.972</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s10/I0</td>
</tr>
<tr>
<td>12.343</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s10/F</td>
</tr>
<tr>
<td>12.347</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.896</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>13.041</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s3/I1</td>
</tr>
<tr>
<td>13.611</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s3/F</td>
</tr>
<tr>
<td>13.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>513</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>19.205</td>
<td>5.038</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C42</td>
<td>BUS/RAM/data_mem/ram_ram_52_0_s/AD[3]</td>
</tr>
<tr>
<td>19.722</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C42</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_52_0_s/DO[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/I1</td>
</tr>
<tr>
<td>21.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s20/F</td>
</tr>
<tr>
<td>21.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/I1</td>
</tr>
<tr>
<td>21.568</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s9/O</td>
</tr>
<tr>
<td>21.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/I0</td>
</tr>
<tr>
<td>21.671</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s4/O</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/I1</td>
</tr>
<tr>
<td>21.774</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s1/O</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/I0</td>
</tr>
<tr>
<td>21.877</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C28[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_190_G[1]_s0/O</td>
</tr>
<tr>
<td>22.838</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>CPU/Reg/ID_RD_3_s8/I0</td>
</tr>
<tr>
<td>23.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s8/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>CPU/Reg/ID_RD_3_s1/I2</td>
</tr>
<tr>
<td>24.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C21[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_3_s1/F</td>
</tr>
<tr>
<td>24.917</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>BUS/Timer/mem_data_3_s/I3</td>
</tr>
<tr>
<td>25.434</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>27.252</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>BUS/LED/input_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>BUS/LED/input_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.081, 39.668%; route: 13.579, 59.318%; tC2Q: 0.232, 1.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/rd_reg/qout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf_rf_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>CPU/ID_EX/rd_reg/qout_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C13[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/rd_reg/qout_1_s0/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">CPU/Reg/rf_rf_0_3_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>CPU/Reg/rf_rf_0_3_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>CPU/Reg/rf_rf_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.034%; tC2Q: 0.202, 60.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/rd_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf_rf_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[0][B]</td>
<td>CPU/ID_EX/rd_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C13[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/rd_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">CPU/Reg/rf_rf_0_3_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>CPU/Reg/rf_rf_0_3_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>CPU/Reg/rf_rf_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.258%; tC2Q: 0.202, 60.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>BUS/UART/u_uart_send/n101_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n101_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>CPU/CSR/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>CPU/CSR/n86_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n86_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>CPU/CSR/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>CPU/CSR/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td>CPU/CSR/n82_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n82_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>CPU/CSR/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>CPU/CSR/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[1][A]</td>
<td>CPU/CSR/n80_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n80_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>CPU/CSR/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>CPU/CSR/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>CPU/CSR/n76_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n76_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>CPU/CSR/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>CPU/CSR/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td>CPU/CSR/n74_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n74_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>CPU/CSR/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>CPU/CSR/cycle_18_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_18_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td>CPU/CSR/n70_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n70_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>CPU/CSR/cycle_18_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>CPU/CSR/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_20_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td>CPU/CSR/n68_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n68_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>CPU/CSR/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>CPU/CSR/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>CPU/CSR/cycle_24_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_24_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C25[0][A]</td>
<td>CPU/CSR/n64_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n64_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>CPU/CSR/cycle_24_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>CPU/CSR/cycle_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>CPU/CSR/cycle_26_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_26_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C25[1][A]</td>
<td>CPU/CSR/n62_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n62_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>CPU/CSR/cycle_26_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>CPU/CSR/cycle_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>CPU/CSR/cycle_30_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_30_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C26[0][A]</td>
<td>CPU/CSR/n58_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n58_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>CPU/CSR/cycle_30_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>CPU/CSR/cycle_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][A]</td>
<td>CPU/CLINT/int_mepc_2_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C18[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_2_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][A]</td>
<td>CPU/CLINT/n267_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n267_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][A]</td>
<td>CPU/CLINT/int_mepc_2_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18[1][A]</td>
<td>CPU/CLINT/int_mepc_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td>CPU/CLINT/int_mepc_4_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C17[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_4_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td>CPU/CLINT/n265_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n265_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td>CPU/CLINT/int_mepc_4_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C17[0][A]</td>
<td>CPU/CLINT/int_mepc_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>CPU/CLINT/int_mepc_7_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C17[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_7_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>CPU/CLINT/n262_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n262_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>CPU/CLINT/int_mepc_7_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>CPU/CLINT/int_mepc_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>CPU/CLINT/int_mepc_8_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C18[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_8_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>CPU/CLINT/n261_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n261_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>CPU/CLINT/int_mepc_8_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>CPU/CLINT/int_mepc_9_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_9_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>CPU/CLINT/n260_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n260_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>CPU/CLINT/int_mepc_9_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>CPU/CLINT/int_mepc_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[1][A]</td>
<td>CPU/CLINT/int_mepc_14_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C16[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_14_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[1][A]</td>
<td>CPU/CLINT/n255_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n255_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[1][A]</td>
<td>CPU/CLINT/int_mepc_14_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C16[1][A]</td>
<td>CPU/CLINT/int_mepc_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[0][A]</td>
<td>CPU/CLINT/int_mepc_15_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C16[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_15_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[0][A]</td>
<td>CPU/CLINT/n254_s8/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n254_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[0][A]</td>
<td>CPU/CLINT/int_mepc_15_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C16[0][A]</td>
<td>CPU/CLINT/int_mepc_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][A]</td>
<td>BUS/Timer/Counter/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C13[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_9_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][A]</td>
<td>BUS/Timer/Counter/n228_s2/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C13[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n228_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][A]</td>
<td>BUS/Timer/Counter/counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C13[1][A]</td>
<td>BUS/Timer/Counter/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>BUS/Timer/Counter/counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_15_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>BUS/Timer/Counter/n222_s2/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n222_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>BUS/Timer/Counter/counter_15_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>BUS/Timer/Counter/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>BUS/Timer/Counter/counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_17_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>BUS/Timer/Counter/n220_s2/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n220_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>BUS/Timer/Counter/counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>BUS/Timer/Counter/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>BUS/Timer/Counter/counter_25_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C13[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_25_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>BUS/Timer/Counter/n212_s2/I1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n212_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>BUS/Timer/Counter/counter_25_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>BUS/Timer/Counter/counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>BUS/Timer/Counter/counter_29_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C14[0][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_29_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>BUS/Timer/Counter/n208_s2/I3</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n208_s2/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>705</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>BUS/Timer/Counter/counter_29_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>BUS/Timer/Counter/counter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/cause_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/cause_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/cause_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/int_mstatus_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/int_mstatus_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/int_mstatus_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/int_mepc_8_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/int_mepc_8_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CSR/mie_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CSR/mie_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CSR/mie_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/RD_reg/qout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/RD_reg/qout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/RD_reg/qout_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/RD_reg/qout_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/RD_reg/qout_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/RD_reg/qout_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CSR/mie_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CSR/mie_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CSR/mie_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>705</td>
<td>clk_d</td>
<td>13.621</td>
<td>2.274</td>
</tr>
<tr>
<td>516</td>
<td>mem_addr[9]</td>
<td>19.197</td>
<td>2.950</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[0]</td>
<td>23.269</td>
<td>4.673</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[1]</td>
<td>24.139</td>
<td>3.572</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[2]</td>
<td>23.617</td>
<td>4.026</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[3]</td>
<td>21.885</td>
<td>5.310</td>
</tr>
<tr>
<td>261</td>
<td>mem_addr[8]</td>
<td>19.680</td>
<td>3.200</td>
</tr>
<tr>
<td>134</td>
<td>mem_addr[7]</td>
<td>20.544</td>
<td>3.112</td>
</tr>
<tr>
<td>93</td>
<td>int_we_Z[0]</td>
<td>30.662</td>
<td>2.123</td>
</tr>
<tr>
<td>73</td>
<td>mem_addr[5]</td>
<td>19.054</td>
<td>4.001</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R38C16</td>
<td>88.89%</td>
</tr>
<tr>
<td>R35C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C18</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R34C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C15</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
