INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/ip/ram_ip/sim/ram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/ip/clk_ip/clk_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ip_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/ip/clk_ip/clk_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/CXK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CXK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/Expander.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expander
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32
INFO: [VRFC 10-311] analyzing module MUX_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/PCctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/led_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [D:/CS214/CPU/CPU.srcs/sources_1/new/main.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIMD_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/IO_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sources_1/new/ICU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS214/CPU/CPU.srcs/sim_1/new/empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module empty
