INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/single_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
