# Synchronous-FIFO
In this module I have modelled a FIFO (First In, First Out) using Verilog and AMD Vivado.
