{"Source Block": ["oh/src/common/hdl/oh_pwr_isolate.v@20:39@HdlStmIf", "`ifdef TARGET_SIM   \n   assign out[DW-1:0] = ((vdd===1'b1) && (vss===1'b0)) ? ({(DW){niso}} & in[DW-1:0]):\n\t\t                                         {(DW){1'bX}};\n`else\n   generate\n      if(ASIC)\t\n\tbegin\n\t   asic_iso i_iso [DW-1:0] (.vdd(vdd),\n\t\t\t\t    .vss(vss),\n\t\t\t\t    .in(in[DW-1:0]),\n\t\t\t\t    .out(out[DW-1:0]));\n\tend\n      else\n\tbegin\n\t   assign out[DW-1:0] = {(DW){niso}} & in[DW-1:0];\n\tend\n   endgenerate\n`endif\n   \nendmodule // oh_buf\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[26, "\tbegin\n"], [33, "\tbegin\n"]], "Add": [[26, "\tbegin : asic\n"], [33, "\tbegin : generic\n"]]}}