Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:14:45 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/UniformILPNew/rgb_tr_UniformILPNew_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.850ns (26.563%)  route 2.350ns (73.438%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 6.602 - 4.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.665ns, distribution 1.473ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.603ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5050, routed)        2.138     3.179    Delay1No10_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X124Y574       FDCE                                         r  Delay1No10_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y574       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.257 f  Delay1No10_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.392     3.649    Delay1No10_instance/Q[23]
    SLICE_X127Y574       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     3.700 f  Delay1No10_instance/shiftedFracY_d1[33]_i_5__0/O
                         net (fo=4, routed)           0.296     3.996    Delay1No10_instance/shiftedFracY_d1[33]_i_5__0_n_0
    SLICE_X126Y575       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.094 f  Delay1No10_instance/shiftedFracY_d1[49]_i_13__0/O
                         net (fo=3, routed)           0.269     4.363    Delay1No10_instance/shiftedFracY_d1[49]_i_13__0_n_0
    SLICE_X127Y575       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.398 f  Delay1No10_instance/shiftedFracY_d1[32]_i_13__0/O
                         net (fo=2, routed)           0.374     4.772    Delay1No10_instance/shiftedFracY_d1[32]_i_13__0_n_0
    SLICE_X125Y575       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.838 r  Delay1No10_instance/shiftedFracY_d1[32]_i_6__0/O
                         net (fo=4, routed)           0.140     4.978    Delay1No10_instance/shiftedFracY_d1[32]_i_6__0_n_0
    SLICE_X125Y573       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.128 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.284     5.412    Delay1No11_instance/shiftVal__5[0]
    SLICE_X123Y568       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.560 r  Delay1No11_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.163     5.723    Delay1No11_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X125Y569       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.846 r  Delay1No11_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.374     6.220    Delay1No11_instance/level4__0[2]
    SLICE_X128Y570       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.321 r  Delay1No11_instance/shiftedFracY_d1[22]_i_1__0/O
                         net (fo=1, routed)           0.058     6.379    Subtract_1_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X128Y570       FDRE                                         r  Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5050, routed)        1.855     6.602    Subtract_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X128Y570       FDRE                                         r  Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.441     7.043    
                         clock uncertainty           -0.035     7.007    
    SLICE_X128Y570       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.032    Subtract_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  0.653    




