head	1.2;
access;
symbols
	OPENBSD_6_2_BASE:1.2
	OPENBSD_6_1:1.2.0.60
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.58
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.52
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.54
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.46
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.50
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.48
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.44
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.42
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.38
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.40
	OPENBSD_5_0:1.2.0.36
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.34
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.32
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.28
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.30
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.2.0.26
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.24
	OPENBSD_4_4_BASE:1.2
	OPENBSD_4_3:1.2.0.22
	OPENBSD_4_3_BASE:1.2
	OPENBSD_4_2:1.2.0.20
	OPENBSD_4_2_BASE:1.2
	OPENBSD_4_1:1.2.0.18
	OPENBSD_4_1_BASE:1.2
	OPENBSD_4_0:1.2.0.16
	OPENBSD_4_0_BASE:1.2
	OPENBSD_3_9:1.2.0.14
	OPENBSD_3_9_BASE:1.2
	OPENBSD_3_8:1.2.0.12
	OPENBSD_3_8_BASE:1.2
	OPENBSD_3_7:1.2.0.10
	OPENBSD_3_7_BASE:1.2
	OPENBSD_3_6:1.2.0.8
	OPENBSD_3_6_BASE:1.2
	SMP_SYNC_A:1.2
	SMP_SYNC_B:1.2
	OPENBSD_3_5:1.2.0.6
	OPENBSD_3_5_BASE:1.2
	OPENBSD_3_4:1.2.0.4
	OPENBSD_3_4_BASE:1.2
	SMP:1.2.0.2;
locks; strict;
comment	@ * @;


1.2
date	2003.06.02.18.53.18;	author jason;	state Exp;
branches
	1.2.2.1;
next	1.1;

1.1
date	2003.05.31.21.01.59;	author jason;	state Exp;
branches;
next	;

1.2.2.1
date	2003.06.07.10.32.24;	author ho;	state Exp;
branches;
next	;


desc
@@


1.2
log
@nuke clause 3 & 4
@
text
@/*	$OpenBSD: bt458reg.h,v 1.1 2003/05/31 21:01:59 jason Exp $	*/

/*
 * Copyright (c) 2003 Jason L. Wright (jason@@thought.net)
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

/*
 * Brooktree Bt451, Bt457, Bt458 register definitions
 */
#define	BT_OV0	0x00		/* overlay 0 */
#define	BT_OV1	0x01		/* overlay 1 */
#define	BT_OV2	0x02		/* overlay 2 */
#define	BT_OV3	0x03		/* overlay 3 */
#define	BT_RMR	0x04		/* read mask */
#define	BT_BMR	0x05		/* blink mask */
#define	BT_CR	0x06		/* control */
#define	BT_CTR	0x07		/* control/test */

#define	BTCR_MPLX_5		0x80	/* multiplex select, 5:1 */
#define	BTCR_MPLX_4		0x00	/* multiplex select, 4:1 */
#define	BTCR_RAMENA		0x40	/* use color palette RAM */
#define	BTCR_BLINK_M		0x30	/* blink mask */
#define	BTCR_BLINK_1648		0x00	/*  16 on, 48 off */
#define	BTCR_BLINK_1616		0x10	/*  16 on, 16 off */
#define	BTCR_BLINK_3232		0x20	/*  32 on, 32 off */
#define	BTCR_BLINK_6464		0x30	/*  64 on, 64 off */
#define	BTCR_BLINKENA_OV1	0x08	/* OV1 blink enable */
#define	BTCR_BLINKENA_OV0	0x04	/* OV0 blink enable */
#define	BTCR_DISPENA_OV1	0x02	/* OV1 display enable */
#define	BTCR_DISPENA_OV0	0x01	/* OV0 display enable */

#define	BTCTR_R_ENA		0x01	/* red channel enable */
#define	BTCTR_G_ENA		0x02	/* green channel enable */
#define	BTCTR_B_ENA		0x04	/* blue channel enable */
#define	BTCTR_NIB_M		0x08	/* nibble mask: */
#define	BTCTR_NIB_LOW		0x08	/*  low */
#define	BTCTR_NIB_HIGH		0x00	/*  high */
@


1.2.2.1
log
@add file to SMP branch
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
@


1.1
log
@real register definitions for the brooktree 451/457/458 on the cgsix and
cgthree.  ok miod.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
a14 2
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
@

