#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5561074c4980 .scope module, "writeback_tb" "writeback_tb" 2 3;
 .timescale -9 -12;
v0x5561074dc440_0 .var "clk", 0 0;
v0x5561074dc500_0 .var "mem_wb_MemtoReg", 0 0;
v0x5561074dc5d0_0 .var "mem_wb_RegWrite", 0 0;
v0x5561074dc6d0_0 .var "mem_wb_alu_result", 63 0;
v0x5561074dc7a0_0 .var "mem_wb_mem_data", 63 0;
v0x5561074dc840_0 .var "mem_wb_rd", 4 0;
v0x5561074dc910_0 .net "wb_RegWrite", 0 0, v0x5561074dc0a0_0;  1 drivers
v0x5561074dc9e0_0 .net "wb_rd", 4 0, v0x5561074dc160_0;  1 drivers
v0x5561074dcab0_0 .net "wb_registerout", 63 0, v0x5561074dc240_0;  1 drivers
S_0x5561074c4b10 .scope module, "uut" "writeback" 2 18, 3 1 0, S_0x5561074c4980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_wb_MemtoReg";
    .port_info 2 /INPUT 1 "mem_wb_RegWrite";
    .port_info 3 /INPUT 5 "mem_wb_rd";
    .port_info 4 /INPUT 64 "mem_wb_alu_result";
    .port_info 5 /INPUT 64 "mem_wb_mem_data";
    .port_info 6 /OUTPUT 1 "wb_RegWrite";
    .port_info 7 /OUTPUT 5 "wb_rd";
    .port_info 8 /OUTPUT 64 "wb_registerout";
v0x556107489490_0 .net "clk", 0 0, v0x5561074dc440_0;  1 drivers
v0x5561074dbc50_0 .net "mem_wb_MemtoReg", 0 0, v0x5561074dc500_0;  1 drivers
v0x5561074dbd10_0 .net "mem_wb_RegWrite", 0 0, v0x5561074dc5d0_0;  1 drivers
v0x5561074dbdb0_0 .net "mem_wb_alu_result", 63 0, v0x5561074dc6d0_0;  1 drivers
v0x5561074dbe90_0 .net "mem_wb_mem_data", 63 0, v0x5561074dc7a0_0;  1 drivers
v0x5561074dbfc0_0 .net "mem_wb_rd", 4 0, v0x5561074dc840_0;  1 drivers
v0x5561074dc0a0_0 .var "wb_RegWrite", 0 0;
v0x5561074dc160_0 .var "wb_rd", 4 0;
v0x5561074dc240_0 .var "wb_registerout", 63 0;
E_0x5561074c2320/0 .event anyedge, v0x5561074dbd10_0, v0x5561074dbfc0_0, v0x5561074dbc50_0, v0x5561074dbe90_0;
E_0x5561074c2320/1 .event anyedge, v0x5561074dbdb0_0;
E_0x5561074c2320 .event/or E_0x5561074c2320/0, E_0x5561074c2320/1;
    .scope S_0x5561074c4b10;
T_0 ;
    %wait E_0x5561074c2320;
    %load/vec4 v0x5561074dbd10_0;
    %store/vec4 v0x5561074dc0a0_0, 0, 1;
    %load/vec4 v0x5561074dbfc0_0;
    %store/vec4 v0x5561074dc160_0, 0, 5;
    %load/vec4 v0x5561074dbc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5561074dbe90_0;
    %store/vec4 v0x5561074dc240_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5561074dbdb0_0;
    %store/vec4 v0x5561074dc240_0, 0, 64;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5561074c4980;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x5561074dc440_0;
    %inv;
    %store/vec4 v0x5561074dc440_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5561074c4980;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561074dc440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561074dc500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561074dc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5561074dc840_0, 0, 5;
    %pushi/vec4 100, 0, 64;
    %store/vec4 v0x5561074dc6d0_0, 0, 64;
    %pushi/vec4 200, 0, 64;
    %store/vec4 v0x5561074dc7a0_0, 0, 64;
    %vpi_call 2 43 "$monitor", "Time=%0t | MemtoReg=%b | RegWrite=%b | RD=%d | ALU_Result=%d | Mem_Data=%d | WB_Out=%d", $time, v0x5561074dc500_0, v0x5561074dc5d0_0, v0x5561074dc9e0_0, v0x5561074dc6d0_0, v0x5561074dc7a0_0, v0x5561074dcab0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561074dc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561074dc500_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5561074dc840_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5561074dc500_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5561074dc840_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5561074dc5d0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "writeback_tb.v";
    "./writeback.v";
