Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/MDCU.v:60]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/MDCU.v:89]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/new/MDCU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.MDCU(INIT_FILE="C:/Users/USER/De...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.MDCU(depth=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.MDCU(depth=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.MDCU(depth=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.MDCU(depth=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.MDCU(depth=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.MDCU(depth=1,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
