#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20c36a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20c3830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x20bc060 .functor NOT 1, L_0x20f61d0, C4<0>, C4<0>, C4<0>;
L_0x20f5f30 .functor XOR 1, L_0x20f5dd0, L_0x20f5e90, C4<0>, C4<0>;
L_0x20f60c0 .functor XOR 1, L_0x20f5f30, L_0x20f5ff0, C4<0>, C4<0>;
v0x20f2d20_0 .net *"_ivl_10", 0 0, L_0x20f5ff0;  1 drivers
v0x20f2e20_0 .net *"_ivl_12", 0 0, L_0x20f60c0;  1 drivers
v0x20f2f00_0 .net *"_ivl_2", 0 0, L_0x20f4f30;  1 drivers
v0x20f2fc0_0 .net *"_ivl_4", 0 0, L_0x20f5dd0;  1 drivers
v0x20f30a0_0 .net *"_ivl_6", 0 0, L_0x20f5e90;  1 drivers
v0x20f31d0_0 .net *"_ivl_8", 0 0, L_0x20f5f30;  1 drivers
v0x20f32b0_0 .net "a", 0 0, v0x20f02e0_0;  1 drivers
v0x20f3350_0 .net "b", 0 0, v0x20f0380_0;  1 drivers
v0x20f33f0_0 .net "c", 0 0, v0x20f0420_0;  1 drivers
v0x20f3490_0 .var "clk", 0 0;
v0x20f3530_0 .net "d", 0 0, v0x20f0560_0;  1 drivers
v0x20f35d0_0 .net "q_dut", 0 0, L_0x20f5c70;  1 drivers
v0x20f3670_0 .net "q_ref", 0 0, L_0x20bc0d0;  1 drivers
v0x20f3710_0 .var/2u "stats1", 159 0;
v0x20f37b0_0 .var/2u "strobe", 0 0;
v0x20f3850_0 .net "tb_match", 0 0, L_0x20f61d0;  1 drivers
v0x20f3910_0 .net "tb_mismatch", 0 0, L_0x20bc060;  1 drivers
v0x20f39d0_0 .net "wavedrom_enable", 0 0, v0x20f0650_0;  1 drivers
v0x20f3a70_0 .net "wavedrom_title", 511 0, v0x20f06f0_0;  1 drivers
L_0x20f4f30 .concat [ 1 0 0 0], L_0x20bc0d0;
L_0x20f5dd0 .concat [ 1 0 0 0], L_0x20bc0d0;
L_0x20f5e90 .concat [ 1 0 0 0], L_0x20f5c70;
L_0x20f5ff0 .concat [ 1 0 0 0], L_0x20bc0d0;
L_0x20f61d0 .cmp/eeq 1, L_0x20f4f30, L_0x20f60c0;
S_0x20c39c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x20c3830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20afea0 .functor OR 1, v0x20f02e0_0, v0x20f0380_0, C4<0>, C4<0>;
L_0x20c4120 .functor OR 1, v0x20f0420_0, v0x20f0560_0, C4<0>, C4<0>;
L_0x20bc0d0 .functor AND 1, L_0x20afea0, L_0x20c4120, C4<1>, C4<1>;
v0x20bc2d0_0 .net *"_ivl_0", 0 0, L_0x20afea0;  1 drivers
v0x20bc370_0 .net *"_ivl_2", 0 0, L_0x20c4120;  1 drivers
v0x20afff0_0 .net "a", 0 0, v0x20f02e0_0;  alias, 1 drivers
v0x20b0090_0 .net "b", 0 0, v0x20f0380_0;  alias, 1 drivers
v0x20ef760_0 .net "c", 0 0, v0x20f0420_0;  alias, 1 drivers
v0x20ef870_0 .net "d", 0 0, v0x20f0560_0;  alias, 1 drivers
v0x20ef930_0 .net "q", 0 0, L_0x20bc0d0;  alias, 1 drivers
S_0x20efa90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x20c3830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20f02e0_0 .var "a", 0 0;
v0x20f0380_0 .var "b", 0 0;
v0x20f0420_0 .var "c", 0 0;
v0x20f04c0_0 .net "clk", 0 0, v0x20f3490_0;  1 drivers
v0x20f0560_0 .var "d", 0 0;
v0x20f0650_0 .var "wavedrom_enable", 0 0;
v0x20f06f0_0 .var "wavedrom_title", 511 0;
E_0x20be5b0/0 .event negedge, v0x20f04c0_0;
E_0x20be5b0/1 .event posedge, v0x20f04c0_0;
E_0x20be5b0 .event/or E_0x20be5b0/0, E_0x20be5b0/1;
E_0x20be800 .event posedge, v0x20f04c0_0;
E_0x20a89f0 .event negedge, v0x20f04c0_0;
S_0x20efde0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20efa90;
 .timescale -12 -12;
v0x20effe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20f00e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20efa90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20f0850 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x20c3830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20f3da0 .functor NOT 1, v0x20f0380_0, C4<0>, C4<0>, C4<0>;
L_0x20f3e30 .functor AND 1, v0x20f02e0_0, L_0x20f3da0, C4<1>, C4<1>;
L_0x20f3ec0 .functor NOT 1, v0x20f0420_0, C4<0>, C4<0>, C4<0>;
L_0x20f3f30 .functor AND 1, L_0x20f3e30, L_0x20f3ec0, C4<1>, C4<1>;
L_0x20f4020 .functor AND 1, L_0x20f3f30, v0x20f0560_0, C4<1>, C4<1>;
L_0x20f40e0 .functor NOT 1, v0x20f02e0_0, C4<0>, C4<0>, C4<0>;
L_0x20f4190 .functor AND 1, L_0x20f40e0, v0x20f0380_0, C4<1>, C4<1>;
L_0x20f4250 .functor NOT 1, v0x20f0420_0, C4<0>, C4<0>, C4<0>;
L_0x20f4310 .functor AND 1, L_0x20f4190, L_0x20f4250, C4<1>, C4<1>;
L_0x20f4420 .functor AND 1, L_0x20f4310, v0x20f0560_0, C4<1>, C4<1>;
L_0x20f4540 .functor OR 1, L_0x20f4020, L_0x20f4420, C4<0>, C4<0>;
L_0x20f4600 .functor NOT 1, v0x20f02e0_0, C4<0>, C4<0>, C4<0>;
L_0x20f46e0 .functor AND 1, L_0x20f4600, v0x20f0380_0, C4<1>, C4<1>;
L_0x20f47a0 .functor AND 1, L_0x20f46e0, v0x20f0420_0, C4<1>, C4<1>;
L_0x20f4670 .functor OR 1, L_0x20f4540, L_0x20f47a0, C4<0>, C4<0>;
L_0x20f4980 .functor NOT 1, v0x20f0380_0, C4<0>, C4<0>, C4<0>;
L_0x20f4b90 .functor AND 1, v0x20f02e0_0, L_0x20f4980, C4<1>, C4<1>;
L_0x20f4d60 .functor AND 1, L_0x20f4b90, v0x20f0420_0, C4<1>, C4<1>;
L_0x20f4fd0 .functor NOT 1, v0x20f0560_0, C4<0>, C4<0>, C4<0>;
L_0x20f5040 .functor AND 1, L_0x20f4d60, L_0x20f4fd0, C4<1>, C4<1>;
L_0x20f5200 .functor OR 1, L_0x20f4670, L_0x20f5040, C4<0>, C4<0>;
L_0x20f5310 .functor AND 1, v0x20f02e0_0, v0x20f0380_0, C4<1>, C4<1>;
L_0x20f5440 .functor NOT 1, v0x20f0420_0, C4<0>, C4<0>, C4<0>;
L_0x20f54b0 .functor AND 1, L_0x20f5310, L_0x20f5440, C4<1>, C4<1>;
L_0x20f5690 .functor AND 1, L_0x20f54b0, v0x20f0560_0, C4<1>, C4<1>;
L_0x20f5860 .functor OR 1, L_0x20f5200, L_0x20f5690, C4<0>, C4<0>;
L_0x20f5a50 .functor AND 1, v0x20f02e0_0, v0x20f0380_0, C4<1>, C4<1>;
L_0x20f5ac0 .functor AND 1, L_0x20f5a50, v0x20f0420_0, C4<1>, C4<1>;
L_0x20f5c70 .functor OR 1, L_0x20f5860, L_0x20f5ac0, C4<0>, C4<0>;
v0x20f0b40_0 .net *"_ivl_0", 0 0, L_0x20f3da0;  1 drivers
v0x20f0c20_0 .net *"_ivl_10", 0 0, L_0x20f40e0;  1 drivers
v0x20f0d00_0 .net *"_ivl_12", 0 0, L_0x20f4190;  1 drivers
v0x20f0df0_0 .net *"_ivl_14", 0 0, L_0x20f4250;  1 drivers
v0x20f0ed0_0 .net *"_ivl_16", 0 0, L_0x20f4310;  1 drivers
v0x20f1000_0 .net *"_ivl_18", 0 0, L_0x20f4420;  1 drivers
v0x20f10e0_0 .net *"_ivl_2", 0 0, L_0x20f3e30;  1 drivers
v0x20f11c0_0 .net *"_ivl_20", 0 0, L_0x20f4540;  1 drivers
v0x20f12a0_0 .net *"_ivl_22", 0 0, L_0x20f4600;  1 drivers
v0x20f1380_0 .net *"_ivl_24", 0 0, L_0x20f46e0;  1 drivers
v0x20f1460_0 .net *"_ivl_26", 0 0, L_0x20f47a0;  1 drivers
v0x20f1540_0 .net *"_ivl_28", 0 0, L_0x20f4670;  1 drivers
v0x20f1620_0 .net *"_ivl_30", 0 0, L_0x20f4980;  1 drivers
v0x20f1700_0 .net *"_ivl_32", 0 0, L_0x20f4b90;  1 drivers
v0x20f17e0_0 .net *"_ivl_34", 0 0, L_0x20f4d60;  1 drivers
v0x20f18c0_0 .net *"_ivl_36", 0 0, L_0x20f4fd0;  1 drivers
v0x20f19a0_0 .net *"_ivl_38", 0 0, L_0x20f5040;  1 drivers
v0x20f1a80_0 .net *"_ivl_4", 0 0, L_0x20f3ec0;  1 drivers
v0x20f1b60_0 .net *"_ivl_40", 0 0, L_0x20f5200;  1 drivers
v0x20f1c40_0 .net *"_ivl_42", 0 0, L_0x20f5310;  1 drivers
v0x20f1d20_0 .net *"_ivl_44", 0 0, L_0x20f5440;  1 drivers
v0x20f1e00_0 .net *"_ivl_46", 0 0, L_0x20f54b0;  1 drivers
v0x20f1ee0_0 .net *"_ivl_48", 0 0, L_0x20f5690;  1 drivers
v0x20f1fc0_0 .net *"_ivl_50", 0 0, L_0x20f5860;  1 drivers
v0x20f20a0_0 .net *"_ivl_52", 0 0, L_0x20f5a50;  1 drivers
v0x20f2180_0 .net *"_ivl_54", 0 0, L_0x20f5ac0;  1 drivers
v0x20f2260_0 .net *"_ivl_6", 0 0, L_0x20f3f30;  1 drivers
v0x20f2340_0 .net *"_ivl_8", 0 0, L_0x20f4020;  1 drivers
v0x20f2420_0 .net "a", 0 0, v0x20f02e0_0;  alias, 1 drivers
v0x20f24c0_0 .net "b", 0 0, v0x20f0380_0;  alias, 1 drivers
v0x20f25b0_0 .net "c", 0 0, v0x20f0420_0;  alias, 1 drivers
v0x20f26a0_0 .net "d", 0 0, v0x20f0560_0;  alias, 1 drivers
v0x20f2790_0 .net "q", 0 0, L_0x20f5c70;  alias, 1 drivers
S_0x20f2b00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x20c3830;
 .timescale -12 -12;
E_0x20be350 .event anyedge, v0x20f37b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20f37b0_0;
    %nor/r;
    %assign/vec4 v0x20f37b0_0, 0;
    %wait E_0x20be350;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20efa90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0380_0, 0;
    %assign/vec4 v0x20f02e0_0, 0;
    %wait E_0x20a89f0;
    %wait E_0x20be800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0380_0, 0;
    %assign/vec4 v0x20f02e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20be5b0;
    %load/vec4 v0x20f02e0_0;
    %load/vec4 v0x20f0380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20f0420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20f0560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0380_0, 0;
    %assign/vec4 v0x20f02e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20f00e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20be5b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20f0560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f0380_0, 0;
    %assign/vec4 v0x20f02e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20c3830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f3490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f37b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20c3830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20f3490_0;
    %inv;
    %store/vec4 v0x20f3490_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20c3830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20f04c0_0, v0x20f3910_0, v0x20f32b0_0, v0x20f3350_0, v0x20f33f0_0, v0x20f3530_0, v0x20f3670_0, v0x20f35d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20c3830;
T_7 ;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20c3830;
T_8 ;
    %wait E_0x20be5b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f3710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f3710_0, 4, 32;
    %load/vec4 v0x20f3850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f3710_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f3710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f3710_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20f3670_0;
    %load/vec4 v0x20f3670_0;
    %load/vec4 v0x20f35d0_0;
    %xor;
    %load/vec4 v0x20f3670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f3710_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20f3710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f3710_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter1/response2/top_module.sv";
