#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 15 21:48:06 2018
# Process ID: 10080
# Current directory: H:/gyx verilog/digital/lab_11/lab_11_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8448 H:\gyx verilog\digital\lab_11\lab_11_test\lab_11_test.xpr
# Log file: H:/gyx verilog/digital/lab_11/lab_11_test/vivado.log
# Journal file: H:/gyx verilog/digital/lab_11/lab_11_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 752.391 ; gain = 94.367
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B53BA
set_property PROGRAM.FILE {H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.runs/impl_1/LED_test.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.runs/impl_1/LED_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LED_test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.098 ; gain = 105.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_test' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/gyx verilog/digital/lab_11/lab_11_test/.Xil/Vivado-10080-YxGuo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [H:/gyx verilog/digital/lab_11/lab_11_test/.Xil/Vivado-10080-YxGuo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_50khz' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_50khz' (2#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_9600hz' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_9600khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_9600hz' (3#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_9600khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_1hz' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_1hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_1hz' (4#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_1hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_Display' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:91]
WARNING: [Synth 8-567] referenced signal 'L0' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L1' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L2' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L3' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L4' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L5' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L6' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L7' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L8' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L9' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'La' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lb' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lc' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Ld' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Le' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lf' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
INFO: [Synth 8-6155] done synthesizing module 'LED_Display' (5#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-6157] synthesizing module 'snake_control' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:23]
	Parameter Up bound to: 2'b00 
	Parameter Down bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
	Parameter INIT_LENTH bound to: 10'b0000000011 
	Parameter INIT_DIR bound to: 2'b00 
	Parameter INIT_x0 bound to: 4'b0111 
	Parameter INIT_x1 bound to: 4'b1000 
	Parameter INIT_x2 bound to: 4'b1001 
	Parameter INIT_y0 bound to: 4'b1000 
	Parameter INIT_y1 bound to: 4'b1000 
	Parameter INIT_y2 bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element next_Food_y_reg was removed.  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:140]
WARNING: [Synth 8-6014] Unused sequential element next_Food_x_reg was removed.  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:140]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register next_snake_dir_reg in module snake_control. [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:77]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register next_snake_dir_reg in module snake_control. [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:77]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register next_snake_dir_reg in module snake_control. [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:77]
WARNING: [Synth 8-5788] Register snake_body_reg[3] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[4] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[5] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[6] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[7] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[8] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[9] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[10] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[11] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[12] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[13] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[14] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[15] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[16] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[17] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[18] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[19] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[20] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[21] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[22] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[23] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[24] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[25] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[26] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[27] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[28] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[29] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[30] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[31] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
INFO: [Synth 8-6155] done synthesizing module 'snake_control' (6#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_accr_sensor' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:23]
	Parameter MAX bound to: 8'b00001000 
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:110]
WARNING: [Synth 8-567] referenced signal 'x_raw_data' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:110]
WARNING: [Synth 8-567] referenced signal 'y_raw_data' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:110]
INFO: [Synth 8-6155] done synthesizing module 'read_accr_sensor' (7#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_blueteeth' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:23]
	Parameter begin_bit bound to: 1'b0 
	Parameter end_bit bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'raw_data' should be on the sensitivity list [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:61]
WARNING: [Synth 8-3848] Net TX in module/entity read_blueteeth does not have driver. [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:25]
INFO: [Synth 8-6155] done synthesizing module 'read_blueteeth' (8#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:23]
INFO: [Synth 8-6157] synthesizing module 'blueteeth_decoder' [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/blueteeth_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blueteeth_decoder' (9#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/blueteeth_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_test' (10#1) [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v:23]
WARNING: [Synth 8-3331] design read_blueteeth has unconnected port TX
WARNING: [Synth 8-3331] design clock_1hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_9600hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_50khz has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.426 ; gain = 189.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.426 ; gain = 189.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.426 ; gain = 189.211
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U1'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U1/inst'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U1/inst'
Parsing XDC File [h:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U1/inst'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/constrs_1/imports/lab_11/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal MODE3 cannot be placed on R17 (IOB_X0Y75) because the pad is already occupied by terminal mode3 possibly due to user constraint [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/constrs_1/imports/lab_11/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal MODE2 cannot be placed on T18 (IOB_X0Y85) because the pad is already occupied by terminal mode2 possibly due to user constraint [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/constrs_1/imports/lab_11/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal MODE1 cannot be placed on U18 (IOB_X0Y65) because the pad is already occupied by terminal mode1 possibly due to user constraint [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/constrs_1/imports/lab_11/Nexys4DDR_Master.xdc:36]
Finished Parsing XDC File [H:/gyx verilog/digital/lab_11/lab_11_test/lab_11_test.srcs/constrs_1/imports/lab_11/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2004.855 ; gain = 559.641
33 Infos, 56 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2004.855 ; gain = 559.641
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 15 23:44:29 2018...
