<stg><name>needwun_Pipeline_fill_in1</name>


<trans_list>

<trans id="549" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %a_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_idx"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:3 %tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %tmp_11 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty_16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %p_cast21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_cast21

]]></Node>
<StgValue><ssdm name="p_cast21_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %SEQB_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %SEQB_load_3

]]></Node>
<StgValue><ssdm name="SEQB_load_3_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8 1, i8 %a_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i16 0, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body16.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body16.1:0 %a_idx_5 = load i8 %a_idx

]]></Node>
<StgValue><ssdm name="a_idx_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.1:1 %icmp_ln31 = icmp_eq  i8 %a_idx_5, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16.1:2 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16.1:3 %br_ln31 = br i1 %icmp_ln31, void %fpga_resource_hint.for.body16.1.2, void %for.inc77.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:0 %zext_ln31 = zext i8 %a_idx_5

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:5 %trunc_ln32_2 = trunc i8 %a_idx_5

]]></Node>
<StgValue><ssdm name="trunc_ln32_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:6 %add_ln32 = add i8 %a_idx_5, i8 255

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:7 %zext_ln32 = zext i8 %add_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:8 %add_ln32_1 = add i5 %trunc_ln32_2, i5 31

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:14 %zext_ln32_1 = zext i5 %add_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:15 %SEQA_0_addr = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="SEQA_0_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:16 %SEQA_0_load = load i5 %SEQA_0_addr

]]></Node>
<StgValue><ssdm name="SEQA_0_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:20 %SEQA_1_addr = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="SEQA_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:21 %SEQA_1_load = load i5 %SEQA_1_addr

]]></Node>
<StgValue><ssdm name="SEQA_1_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:32 %add_ln41 = add i15 %zext_ln32, i15 %tmp_11

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="19" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:59 %add_ln42 = add i15 %zext_ln31, i15 %tmp_11

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="19" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:86 %add_ln43 = add i15 %zext_ln32, i15 %tmp

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:116 %add_ln47 = add i15 %zext_ln31, i15 %tmp

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:3 %trunc_ln32 = trunc i8 %a_idx_5

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:4 %trunc_ln32_1 = trunc i8 %a_idx_5

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:9 %add_ln32_2 = add i6 %trunc_ln32_1, i6 63

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body16.1.2:10 %add_ln32_3 = add i7 %trunc_ln32, i7 127

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:11 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln32_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:12 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln32_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body16.1.2:13 %and_ln32_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_13, i3 0

]]></Node>
<StgValue><ssdm name="and_ln32_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:16 %SEQA_0_load = load i5 %SEQA_0_addr

]]></Node>
<StgValue><ssdm name="SEQA_0_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body16.1.2:17 %zext_ln32_2 = zext i4 %and_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body16.1.2:18 %lshr_ln32 = lshr i16 %SEQA_0_load, i16 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="lshr_ln32"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body16.1.2:19 %trunc_ln32_3 = trunc i16 %lshr_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln32_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:21 %SEQA_1_load = load i5 %SEQA_1_addr

]]></Node>
<StgValue><ssdm name="SEQA_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body16.1.2:22 %zext_ln32_3 = zext i4 %and_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body16.1.2:23 %lshr_ln32_1 = lshr i16 %SEQA_1_load, i16 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="lshr_ln32_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body16.1.2:24 %trunc_ln32_4 = trunc i16 %lshr_ln32_1

]]></Node>
<StgValue><ssdm name="trunc_ln32_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body16.1.2:25 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln32_3, i8 %trunc_ln32_4, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="18" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="18" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="19" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="19" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="100" st_id="3" stage="17" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="17" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="18" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="18" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="104" st_id="4" stage="16" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="16" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="17" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="17" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="108" st_id="5" stage="15" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="15" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="16" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="16" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx56.115.exit_ifconv:25 %add_ln31 = add i8 %a_idx_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:26 %store_ln31 = store i8 %add_ln31, i8 %a_idx

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="114" st_id="6" stage="14" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="14" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="15" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="15" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="118" st_id="7" stage="13" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="13" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="14" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="14" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="122" st_id="8" stage="12" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="12" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="13" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="13" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="126" st_id="9" stage="11" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="11" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="12" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="12" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="130" st_id="10" stage="10" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="10" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="11" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="11" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="134" st_id="11" stage="9" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="9" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="10" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="10" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="138" st_id="12" stage="8" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="8" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="9" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="9" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="142" st_id="13" stage="7" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="7" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="8" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="8" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="146" st_id="14" stage="6" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="6" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="7" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="7" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="150" st_id="15" stage="5" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="5" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="6" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="6" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="154" st_id="16" stage="4" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="4" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="5" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="5" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="158" st_id="17" stage="3" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="3" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="4" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="4" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="162" st_id="18" stage="2" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="2" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="3" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="3" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="166" st_id="19" stage="1" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:36 %urem_ln41 = urem i15 %add_ln41, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:37 %trunc_ln41 = trunc i14 %urem_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="18" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:63 %urem_ln42 = urem i15 %add_ln42, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:64 %trunc_ln42 = trunc i14 %urem_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="18" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="2" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="2" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="174" st_id="20" stage="17" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="17" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:90 %urem_ln43 = urem i15 %add_ln43, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:91 %trunc_ln43 = trunc i14 %urem_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="18" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="19">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:119 %urem_ln47 = urem i15 %add_ln47, i15 8321

]]></Node>
<StgValue><ssdm name="urem_ln47"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:121 %trunc_ln47 = trunc i15 %urem_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="18" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="182" st_id="21" stage="16" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="16" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="17" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="17" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="186" st_id="22" stage="15" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="15" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="16" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="16" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="190" st_id="23" stage="14" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="14" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="15" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="15" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="194" st_id="24" stage="13" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="13" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="14" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="14" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="198" st_id="25" stage="12" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="12" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="13" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="13" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="202" st_id="26" stage="11" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="11" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="12" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="12" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="206" st_id="27" stage="10" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="10" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="11" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="11" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="210" st_id="28" stage="9" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="9" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="10" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="10" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="214" st_id="29" stage="8" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="8" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="9" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="9" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="218" st_id="30" stage="7" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="7" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="8" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="8" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="222" st_id="31" stage="6" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="6" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="7" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="7" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="226" st_id="32" stage="5" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="5" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:87 %zext_ln43 = zext i15 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:88 %mul_ln43 = mul i31 %zext_ln43, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="6" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:117 %zext_ln47 = zext i15 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:118 %mul_ln47 = mul i31 %zext_ln47, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="6" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="234" st_id="33" stage="4" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="4" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:88 %mul_ln43 = mul i31 %zext_ln43, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="5" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:118 %mul_ln47 = mul i31 %zext_ln47, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="5" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="29" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:38 %zext_ln41_1 = zext i14 %trunc_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:39 %mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="3" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="243" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:65 %zext_ln42_1 = zext i14 %trunc_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:66 %mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="3" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:88 %mul_ln43 = mul i31 %zext_ln43, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="4" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:118 %mul_ln47 = mul i31 %zext_ln47, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="4" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="250" st_id="35" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:39 %mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="2" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:66 %mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="2" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:88 %mul_ln43 = mul i31 %zext_ln43, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:89 %tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln43, i32 29, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:92 %zext_ln43_1 = zext i14 %trunc_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:93 %mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="3" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:118 %mul_ln47 = mul i31 %zext_ln47, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:122 %zext_ln47_2 = zext i14 %trunc_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:123 %mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="3" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:128 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln47, i32 29

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body16.1.2:129 %br_ln47 = br i1 %tmp_22, void %arrayidx56.115.case.0, void %arrayidx56.115.case.1

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="265" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:33 %zext_ln41 = zext i15 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:34 %mul_ln41 = mul i31 %zext_ln41, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:39 %mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="268" st_id="36" stage="1" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:42 %urem_ln41_1 = urem i14 %trunc_ln41, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln41_1"/></StgValue>
</operation>

<operation id="269" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:43 %zext_ln41_2 = zext i14 %urem_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:44 %M_0_addr = getelementptr i64 %M_0, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="M_0_addr"/></StgValue>
</operation>

<operation id="271" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:45 %M_0_load = load i13 %M_0_addr

]]></Node>
<StgValue><ssdm name="M_0_load"/></StgValue>
</operation>

<operation id="272" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:49 %M_1_addr = getelementptr i64 %M_1, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="M_1_addr"/></StgValue>
</operation>

<operation id="273" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:50 %M_1_load = load i13 %M_1_addr

]]></Node>
<StgValue><ssdm name="M_1_load"/></StgValue>
</operation>

<operation id="274" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:60 %zext_ln42 = zext i15 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:61 %mul_ln42 = mul i31 %zext_ln42, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:66 %mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="1" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:69 %urem_ln42_1 = urem i14 %trunc_ln42, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln42_1"/></StgValue>
</operation>

<operation id="278" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:70 %zext_ln42_2 = zext i14 %urem_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="279" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:71 %M_0_addr_2 = getelementptr i64 %M_0, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="M_0_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:72 %M_0_load_2 = load i13 %M_0_addr_2

]]></Node>
<StgValue><ssdm name="M_0_load_2"/></StgValue>
</operation>

<operation id="281" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:76 %M_1_addr_2 = getelementptr i64 %M_1, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="M_1_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:77 %M_1_load_2 = load i13 %M_1_addr_2

]]></Node>
<StgValue><ssdm name="M_1_load_2"/></StgValue>
</operation>

<operation id="283" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:93 %mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="284" st_id="36" stage="2" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="285" st_id="36" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:123 %mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="2" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
for.inc77.1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="287" st_id="37" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:34 %mul_ln41 = mul i31 %zext_ln41, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:39 %mul_ln41_1 = mul i29 %zext_ln41_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:40 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln41_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:41 %shl_ln41_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln41_1"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:45 %M_0_load = load i13 %M_0_addr

]]></Node>
<StgValue><ssdm name="M_0_load"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:46 %zext_ln41_3 = zext i6 %shl_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:47 %lshr_ln41 = lshr i64 %M_0_load, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="lshr_ln41"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:48 %trunc_ln41_1 = trunc i64 %lshr_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:50 %M_1_load = load i13 %M_1_addr

]]></Node>
<StgValue><ssdm name="M_1_load"/></StgValue>
</operation>

<operation id="296" st_id="37" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:61 %mul_ln42 = mul i31 %zext_ln42, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:66 %mul_ln42_1 = mul i29 %zext_ln42_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:67 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln42_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:72 %M_0_load_2 = load i13 %M_0_addr_2

]]></Node>
<StgValue><ssdm name="M_0_load_2"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:77 %M_1_load_2 = load i13 %M_1_addr_2

]]></Node>
<StgValue><ssdm name="M_1_load_2"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:93 %mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:96 %urem_ln43_1 = urem i14 %trunc_ln43, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln43_1"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:97 %zext_ln43_2 = zext i14 %urem_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:98 %M_0_addr_3 = getelementptr i64 %M_0, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="M_0_addr_3"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:99 %M_0_load_3 = load i13 %M_0_addr_3

]]></Node>
<StgValue><ssdm name="M_0_load_3"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:103 %M_1_addr_3 = getelementptr i64 %M_1, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="M_1_addr_3"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:104 %M_1_load_3 = load i13 %M_1_addr_3

]]></Node>
<StgValue><ssdm name="M_1_load_3"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="15">
<![CDATA[
fpga_resource_hint.for.body16.1.2:120 %zext_ln47_1 = zext i15 %urem_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:123 %mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="18">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:126 %urem_ln47_1 = urem i14 %trunc_ln47, i14 4161

]]></Node>
<StgValue><ssdm name="urem_ln47_1"/></StgValue>
</operation>

<operation id="311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="14">
<![CDATA[
fpga_resource_hint.for.body16.1.2:127 %zext_ln47_3 = zext i14 %urem_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.115.case.0:0 %M_0_addr_4 = getelementptr i64 %M_0, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="M_0_addr_4"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="13">
<![CDATA[
arrayidx56.115.case.0:1 %M_0_load_4 = load i13 %M_0_addr_4

]]></Node>
<StgValue><ssdm name="M_0_load_4"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.115.case.1:0 %M_1_addr_4 = getelementptr i64 %M_1, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="M_1_addr_4"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="13">
<![CDATA[
arrayidx56.115.case.1:1 %M_1_load_4 = load i13 %M_1_addr_4

]]></Node>
<StgValue><ssdm name="M_1_load_4"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.115.exit_ifconv:2 %ptr_addr = getelementptr i16 %ptr, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="ptr_addr"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:4 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="14">
<![CDATA[
arrayidx56.115.exit_ifconv:5 %ptr_load = load i14 %ptr_addr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.exit_ifconv:6 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:24 %store_ln47 = store i64 %zext_ln47_1, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="321" st_id="38" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:34 %mul_ln41 = mul i31 %zext_ln41, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:51 %zext_ln41_4 = zext i6 %shl_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:52 %lshr_ln41_1 = lshr i64 %M_1_load, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="lshr_ln41_1"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:53 %trunc_ln41_2 = trunc i64 %lshr_ln41_1

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:61 %mul_ln42 = mul i31 %zext_ln42, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:68 %shl_ln42_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_17, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:73 %zext_ln42_3 = zext i6 %shl_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:74 %lshr_ln42 = lshr i64 %M_0_load_2, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="lshr_ln42"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:75 %trunc_ln42_1 = trunc i64 %lshr_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:78 %zext_ln42_4 = zext i6 %shl_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:79 %lshr_ln42_1 = lshr i64 %M_1_load_2, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="lshr_ln42_1"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:80 %trunc_ln42_2 = trunc i64 %lshr_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:93 %mul_ln43_1 = mul i29 %zext_ln43_1, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:94 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln43_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:99 %M_0_load_3 = load i13 %M_0_addr_3

]]></Node>
<StgValue><ssdm name="M_0_load_3"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="13">
<![CDATA[
fpga_resource_hint.for.body16.1.2:104 %M_1_load_3 = load i13 %M_1_addr_3

]]></Node>
<StgValue><ssdm name="M_1_load_3"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.for.body16.1.2:123 %mul_ln47_1 = mul i29 %zext_ln47_2, i29 32257

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:124 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln47_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="13">
<![CDATA[
arrayidx56.115.case.0:1 %M_0_load_4 = load i13 %M_0_addr_4

]]></Node>
<StgValue><ssdm name="M_0_load_4"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="13">
<![CDATA[
arrayidx56.115.case.1:1 %M_1_load_4 = load i13 %M_1_addr_4

]]></Node>
<StgValue><ssdm name="M_1_load_4"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="14">
<![CDATA[
arrayidx56.115.exit_ifconv:5 %ptr_load = load i14 %ptr_addr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="342" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body16.1.2:26 %zext_ln32_4 = zext i4 %p_cast21_read

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body16.1.2:27 %lshr_ln32_2 = lshr i16 %SEQB_load_3_read, i16 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="lshr_ln32_2"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body16.1.2:28 %trunc_ln32_5 = trunc i16 %lshr_ln32_2

]]></Node>
<StgValue><ssdm name="trunc_ln32_5"/></StgValue>
</operation>

<operation id="345" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body16.1.2:29 %icmp_ln32 = icmp_eq  i8 %tmp_s, i8 %trunc_ln32_5

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="346" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:30 %select_ln39 = select i1 %icmp_ln32, i32 1, i32 4294967295

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="347" st_id="39" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:34 %mul_ln41 = mul i31 %zext_ln41, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:35 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln41, i32 29, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="349" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body16.1.2:54 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln41_1, i32 %trunc_ln41_2, i2 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="350" st_id="39" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:55 %up_left = add i32 %tmp_9, i32 %select_ln39

]]></Node>
<StgValue><ssdm name="up_left"/></StgValue>
</operation>

<operation id="351" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:56 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %up_left, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="352" st_id="39" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.for.body16.1.2:61 %mul_ln42 = mul i31 %zext_ln42, i31 64520

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="353" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:62 %tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln42, i32 29, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="354" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body16.1.2:81 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_1, i32 %trunc_ln42_2, i2 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="355" st_id="39" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:82 %up = add i32 %tmp_10, i32 4294967295

]]></Node>
<StgValue><ssdm name="up"/></StgValue>
</operation>

<operation id="356" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:83 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %up, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:95 %shl_ln43_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_19, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln43_1"/></StgValue>
</operation>

<operation id="358" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:100 %zext_ln43_3 = zext i6 %shl_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="359" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:101 %lshr_ln43 = lshr i64 %M_0_load_3, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="lshr_ln43"/></StgValue>
</operation>

<operation id="360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:102 %trunc_ln43_1 = trunc i64 %lshr_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body16.1.2:105 %zext_ln43_4 = zext i6 %shl_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="362" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:106 %lshr_ln43_1 = lshr i64 %M_1_load_3, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="lshr_ln43_1"/></StgValue>
</operation>

<operation id="363" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:107 %trunc_ln43_2 = trunc i64 %lshr_ln43_1

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="364" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body16.1.2:108 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln43_1, i32 %trunc_ln43_2, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="365" st_id="39" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:109 %left = add i32 %tmp_20, i32 4294967295

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="366" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body16.1.2:110 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %left, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="367" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:112 %icmp_ln45 = icmp_sgt  i32 %up, i32 %left

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="368" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body16.1.2:1 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="369" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body16.1.2:2 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body16.1.2:31 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="371" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:57 %rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend7"/></StgValue>
</operation>

<operation id="372" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body16.1.2:58 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="373" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:84 %rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend5"/></StgValue>
</operation>

<operation id="374" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body16.1.2:85 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="375" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:111 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="376" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:113 %select_ln45 = select i1 %icmp_ln45, i32 %up, i32 %left

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:114 %icmp_ln45_1 = icmp_sgt  i32 %up_left, i32 %select_ln45

]]></Node>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body16.1.2:115 %max = select i1 %icmp_ln45_1, i32 %up_left, i32 %select_ln45

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body16.1.2:125 %shl_ln47_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_21, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln47_1"/></StgValue>
</operation>

<operation id="380" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="6">
<![CDATA[
arrayidx56.115.case.0:2 %zext_ln47_6 = zext i6 %shl_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="381" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.0:3 %shl_ln47_3 = shl i64 4294967295, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="shl_ln47_3"/></StgValue>
</operation>

<operation id="382" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.0:4 %xor_ln47_1 = xor i64 %shl_ln47_3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln47_1"/></StgValue>
</operation>

<operation id="383" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.0:5 %and_ln47_1 = and i64 %M_0_load_4, i64 %xor_ln47_1

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="384" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
arrayidx56.115.case.0:6 %zext_ln47_7 = zext i32 %max

]]></Node>
<StgValue><ssdm name="zext_ln47_7"/></StgValue>
</operation>

<operation id="385" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.0:7 %shl_ln47_4 = shl i64 %zext_ln47_7, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="shl_ln47_4"/></StgValue>
</operation>

<operation id="386" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.0:8 %or_ln47_1 = or i64 %and_ln47_1, i64 %shl_ln47_4

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="387" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx56.115.case.0:9 %store_ln47 = store i64 %or_ln47_1, i13 %M_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="388" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.115.case.0:10 %br_ln47 = br void %arrayidx56.115.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
arrayidx56.115.case.1:2 %zext_ln47_4 = zext i6 %shl_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.1:3 %shl_ln47 = shl i64 4294967295, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.1:4 %xor_ln47 = xor i64 %shl_ln47, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.1:5 %and_ln47 = and i64 %M_1_load_4, i64 %xor_ln47

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
arrayidx56.115.case.1:6 %zext_ln47_5 = zext i32 %max

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="394" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.1:7 %shl_ln47_2 = shl i64 %zext_ln47_5, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="shl_ln47_2"/></StgValue>
</operation>

<operation id="395" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx56.115.case.1:8 %or_ln47 = or i64 %and_ln47, i64 %shl_ln47_2

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="396" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx56.115.case.1:9 %store_ln47 = store i64 %or_ln47, i13 %M_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="397" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.115.case.1:10 %br_ln47 = br void %arrayidx56.115.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="398" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.115.exit_ifconv:0 %icmp_ln48 = icmp_eq  i32 %left, i32 %max

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="399" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
arrayidx56.115.exit_ifconv:1 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln47, i32 29

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="400" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.115.exit_ifconv:8 %icmp_ln50 = icmp_eq  i32 %max, i32 %up

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx56.115.exit_ifconv:9 %xor_ln48 = xor i1 %icmp_ln48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx56.115.exit_ifconv:10 %and_ln50 = and i1 %icmp_ln50, i1 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="403" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayidx56.115.exit_ifconv:11 %select_ln50 = select i1 %and_ln50, i7 94, i7 60

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx56.115.exit_ifconv:12 %or_ln50 = or i1 %and_ln50, i1 %icmp_ln48

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayidx56.115.exit_ifconv:13 %select_ln50_1 = select i1 %or_ln50, i7 %select_ln50, i7 92

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
arrayidx56.115.exit_ifconv:14 %tmp_24 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_23, i3 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="4">
<![CDATA[
arrayidx56.115.exit_ifconv:15 %zext_ln50 = zext i4 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="7">
<![CDATA[
arrayidx56.115.exit_ifconv:19 %zext_ln50_1 = zext i7 %select_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx56.115.exit_ifconv:20 %shl_ln50_1 = shl i16 %zext_ln50_1, i16 %zext_ln50

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="410" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:3 %reuse_reg_load = load i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="411" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx56.115.exit_ifconv:7 %reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %ptr_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="412" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx56.115.exit_ifconv:16 %shl_ln50 = shl i16 255, i16 %zext_ln50

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="413" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx56.115.exit_ifconv:17 %xor_ln50 = xor i16 %shl_ln50, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="414" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx56.115.exit_ifconv:18 %and_ln50_1 = and i16 %reuse_select, i16 %xor_ln50

]]></Node>
<StgValue><ssdm name="and_ln50_1"/></StgValue>
</operation>

<operation id="415" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx56.115.exit_ifconv:21 %or_ln50_1 = or i16 %and_ln50_1, i16 %shl_ln50_1

]]></Node>
<StgValue><ssdm name="or_ln50_1"/></StgValue>
</operation>

<operation id="416" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:22 %store_ln49 = store i16 %or_ln50_1, i14 %ptr_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="417" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:23 %store_ln50 = store i16 %or_ln50_1, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="418" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.115.exit_ifconv:27 %br_ln31 = br void %for.body16.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
