Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun  8 21:17:55 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      5           
TIMING-7   Critical Warning  No common node between related clocks               5           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.953    -4906.085                   2769                11087        0.012        0.000                      0                11087        1.100        0.000                       0                  4043  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.088        0.000                      0                  303        0.054        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  986.167        0.000                      0                 1853        0.024        0.000                      0                 1853      499.500        0.000                       0                   623  
clk_fpga_0                                -4.953    -4725.168                   2680                 8401        0.012        0.000                      0                 8401        1.520        0.000                       0                  3147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       57.698        0.000                      0                    3        0.123        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               21.792        0.000                      0                  432       30.752        0.000                      0                  432  
clk_fpga_0                       clk1Mhz                               -2.594     -152.072                     66                  130        0.176        0.000                      0                  130  
clk_out1_MicroBlaze_clk_wiz_0_0  clk_fpga_0                            -0.963       -4.769                     12                   12        0.727        0.000                      0                   12  
clk1Mhz                          clk_fpga_0                            -2.229      -24.076                     11                   23        0.824        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.088ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 2.769ns (31.692%)  route 5.968ns (68.308%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 32.741 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.190     9.597    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.721 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.770    10.490    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[10]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.491    32.741    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X35Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.010    32.731    
                         clock uncertainty           -0.089    32.642    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.064    32.578    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.578    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 22.088    

Slack (MET) :             22.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.997ns (33.890%)  route 5.846ns (66.110%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.072     9.505    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.326     9.831 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.766    10.596    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)       -0.054    32.713    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.713    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 22.117    

Slack (MET) :             22.153ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 2.997ns (34.120%)  route 5.787ns (65.880%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.072     9.505    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.326     9.831 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.706    10.537    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.078    32.689    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.689    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                 22.153    

Slack (MET) :             22.169ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.997ns (34.597%)  route 5.666ns (65.403%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 32.741 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.938     9.370    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.326     9.696 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.720    10.416    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.491    32.741    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X35Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    32.731    
                         clock uncertainty           -0.089    32.642    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.058    32.584    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.584    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                 22.169    

Slack (MET) :             22.196ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.997ns (34.489%)  route 5.693ns (65.511%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 32.816 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.010     9.442    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.326     9.768 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.675    10.443    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.566    32.816    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.010    32.806    
                         clock uncertainty           -0.089    32.717    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.078    32.639    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.639    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 22.196    

Slack (MET) :             22.202ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 2.769ns (31.616%)  route 5.989ns (68.384%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.243     9.649    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.773 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[9]_i_1/O
                         net (fo=2, routed)           0.738    10.511    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[9]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)       -0.054    32.713    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                         32.713    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 22.202    

Slack (MET) :             22.393ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 2.997ns (35.370%)  route 5.476ns (64.630%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 32.741 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.938     9.370    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.326     9.696 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.530    10.226    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.491    32.741    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    32.731    
                         clock uncertainty           -0.089    32.642    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.023    32.619    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.619    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 22.393    

Slack (MET) :             22.449ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 2.997ns (35.229%)  route 5.510ns (64.771%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.065     9.497    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.823 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.437    10.260    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.058    32.709    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.709    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                 22.449    

Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.769ns (32.527%)  route 5.744ns (67.473%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.064     9.470    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.594 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.672    10.266    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)       -0.049    32.718    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.718    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 2.997ns (35.352%)  route 5.481ns (64.648%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753     1.753    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     2.271 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.904     3.175    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.299 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.299    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.849    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.963    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.078    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.192    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.306    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.420 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.420    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.534    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.756 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.973     5.729    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.299     6.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.959     6.987    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.111 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.171     8.282    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.150     8.432 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.699     9.131    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.326     9.457 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.773    10.231    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.856    
                         clock uncertainty           -0.089    32.767    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)       -0.060    32.707    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.707    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 22.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.347ns (81.297%)  route 0.080ns (18.703%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.897 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.897    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.936 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.990 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.990    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_7
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.342ns (79.033%)  route 0.091ns (20.967%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.593     0.593    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X41Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.824    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.971 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.025 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.025    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.861     0.861    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X41Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]/C
                         clock pessimism              0.000     0.861    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.358ns (81.767%)  route 0.080ns (18.233%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.897 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.897    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.936 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.001 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.001    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_5
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.367ns (78.280%)  route 0.102ns (21.720%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591     0.591    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/Q
                         net (fo=5, routed)           0.101     0.856    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.006 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.059 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.059    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859     0.859    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.353ns (79.553%)  route 0.091ns (20.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.593     0.593    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X41Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.824    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.971 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.036 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.036    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.861     0.861    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X41Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]/C
                         clock pessimism              0.000     0.861    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.380ns (78.866%)  route 0.102ns (21.134%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591     0.591    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]/Q
                         net (fo=5, routed)           0.101     0.856    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[9]
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.006 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.072 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.072    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[12]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859     0.859    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[14]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.752%)  route 0.080ns (17.248%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.897 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.897    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.936 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.026 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.026    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.752%)  route 0.080ns (17.248%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.897 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.897    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.936 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.026 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.026    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_4
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.386ns (82.863%)  route 0.080ns (17.137%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[7]
    SLICE_X17Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.897 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.897    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.936 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.975 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.975    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.029 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.029    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]_i_1_n_7
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X17Y51         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.378ns (80.644%)  route 0.091ns (19.356%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.593     0.593    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X41Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.090     0.824    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[17]
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.971 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.061 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.061    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.861     0.861    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X41Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]/C
                         clock pessimism              0.000     0.861    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     0.966    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X39Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X41Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X39Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X41Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X41Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X42Y41     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y42     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      986.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             986.167ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.956ns  (logic 2.710ns (20.917%)  route 10.246ns (79.084%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 1501.483 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.575   514.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.483  1501.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.483    
                         clock uncertainty           -0.035  1501.447    
    SLICE_X35Y66         FDRE (Setup_fdre_C_R)       -0.650  1500.797    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][4]
  -------------------------------------------------------------------
                         required time                       1500.797    
                         arrival time                        -514.631    
  -------------------------------------------------------------------
                         slack                                986.167    

Slack (MET) :             986.167ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.956ns  (logic 2.710ns (20.917%)  route 10.246ns (79.084%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 1501.483 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.575   514.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.483  1501.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y66         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.483    
                         clock uncertainty           -0.035  1501.447    
    SLICE_X35Y66         FDRE (Setup_fdre_C_R)       -0.650  1500.797    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][5]
  -------------------------------------------------------------------
                         required time                       1500.797    
                         arrival time                        -514.631    
  -------------------------------------------------------------------
                         slack                                986.167    

Slack (MET) :             986.167ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.956ns  (logic 2.710ns (20.917%)  route 10.246ns (79.084%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 1501.483 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.575   514.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y66         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.483  1501.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y66         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.483    
                         clock uncertainty           -0.035  1501.447    
    SLICE_X35Y66         FDSE (Setup_fdse_C_S)       -0.650  1500.797    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][6]
  -------------------------------------------------------------------
                         required time                       1500.797    
                         arrival time                        -514.631    
  -------------------------------------------------------------------
                         slack                                986.167    

Slack (MET) :             986.167ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.956ns  (logic 2.710ns (20.917%)  route 10.246ns (79.084%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 1501.483 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.575   514.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y66         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.483  1501.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y66         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.483    
                         clock uncertainty           -0.035  1501.447    
    SLICE_X35Y66         FDSE (Setup_fdse_C_S)       -0.650  1500.797    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][7]
  -------------------------------------------------------------------
                         required time                       1500.797    
                         arrival time                        -514.631    
  -------------------------------------------------------------------
                         slack                                986.167    

Slack (MET) :             986.306ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.817ns  (logic 2.710ns (21.143%)  route 10.108ns (78.858%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 1501.484 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.437   514.493    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.484  1501.484    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y65         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.484    
                         clock uncertainty           -0.035  1501.448    
    SLICE_X35Y65         FDRE (Setup_fdre_C_R)       -0.650  1500.798    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][1]
  -------------------------------------------------------------------
                         required time                       1500.798    
                         arrival time                        -514.492    
  -------------------------------------------------------------------
                         slack                                986.306    

Slack (MET) :             986.306ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.817ns  (logic 2.710ns (21.143%)  route 10.108ns (78.858%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 1501.484 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.437   514.493    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y65         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.484  1501.484    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y65         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.484    
                         clock uncertainty           -0.035  1501.448    
    SLICE_X35Y65         FDSE (Setup_fdse_C_S)       -0.650  1500.798    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][2]
  -------------------------------------------------------------------
                         required time                       1500.798    
                         arrival time                        -514.492    
  -------------------------------------------------------------------
                         slack                                986.306    

Slack (MET) :             986.306ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.817ns  (logic 2.710ns (21.143%)  route 10.108ns (78.858%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 1501.484 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           1.069   511.116    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124   511.240 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2/O
                         net (fo=2, routed)           0.664   511.904    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[8][11]_i_2_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.152   512.056 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1/O
                         net (fo=23, routed)          2.437   514.493    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[9][11]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.484  1501.484    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y65         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.484    
                         clock uncertainty           -0.035  1501.448    
    SLICE_X35Y65         FDRE (Setup_fdre_C_R)       -0.650  1500.798    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[9][3]
  -------------------------------------------------------------------
                         required time                       1500.798    
                         arrival time                        -514.492    
  -------------------------------------------------------------------
                         slack                                986.306    

Slack (MET) :             986.540ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.725ns  (logic 2.912ns (22.884%)  route 9.813ns (77.117%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.866   510.913    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I0_O)        0.150   511.063 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3/O
                         net (fo=1, routed)           0.469   511.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.328   511.860 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1/O
                         net (fo=23, routed)          2.540   514.400    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.495  1501.495    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y57          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.495    
                         clock uncertainty           -0.035  1501.459    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.519  1500.940    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][10]
  -------------------------------------------------------------------
                         required time                       1500.940    
                         arrival time                        -514.400    
  -------------------------------------------------------------------
                         slack                                986.540    

Slack (MET) :             986.540ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.725ns  (logic 2.912ns (22.884%)  route 9.813ns (77.117%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.866   510.913    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I0_O)        0.150   511.063 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3/O
                         net (fo=1, routed)           0.469   511.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.328   511.860 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1/O
                         net (fo=23, routed)          2.540   514.400    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1_n_0
    SLICE_X6Y57          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.495  1501.495    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y57          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.495    
                         clock uncertainty           -0.035  1501.459    
    SLICE_X6Y57          FDSE (Setup_fdse_C_S)       -0.519  1500.940    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][11]
  -------------------------------------------------------------------
                         required time                       1500.940    
                         arrival time                        -514.400    
  -------------------------------------------------------------------
                         slack                                986.540    

Slack (MET) :             986.540ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        12.725ns  (logic 2.912ns (22.884%)  route 9.813ns (77.117%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/Q
                         net (fo=26, routed)          3.081   505.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124   505.339 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000   505.339    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_i_4_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   505.852 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000   505.852    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   505.969 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   505.969    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.086 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.086    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.203 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   506.320 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   506.635 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/O[3]
                         net (fo=1, routed)           1.152   507.787    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_4
    SLICE_X27Y42         LUT4 (Prop_lut4_I1_O)        0.307   508.094 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10/O
                         net (fo=1, routed)           0.665   508.759    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_10_n_0
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.124   508.883 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7/O
                         net (fo=2, routed)           1.039   509.923    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_7_n_0
    SLICE_X27Y40         LUT4 (Prop_lut4_I1_O)        0.124   510.047 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.866   510.913    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I0_O)        0.150   511.063 f  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3/O
                         net (fo=1, routed)           0.469   511.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_3_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.328   511.860 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1/O
                         net (fo=23, routed)          2.540   514.400    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_1_n_0
    SLICE_X6Y57          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.495  1501.495    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y57          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.495    
                         clock uncertainty           -0.035  1501.459    
    SLICE_X6Y57          FDSE (Setup_fdse_C_S)       -0.519  1500.940    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[10][8]
  -------------------------------------------------------------------
                         required time                       1500.940    
                         arrival time                        -514.400    
  -------------------------------------------------------------------
                         slack                                986.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][0]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.517ns  (logic 0.146ns (28.262%)  route 0.371ns (71.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.564   500.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X29Y49         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDSE (Prop_fdse_C_Q)         0.146   500.710 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][0]/Q
                         net (fo=6, routed)           0.371   501.080    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][0]
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183   501.056    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -501.056    
                         arrival time                         501.080    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.680%)  route 0.148ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y37         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.146   500.706 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][11]/Q
                         net (fo=2, routed)           0.148   500.854    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][11]
    RAMB18_X2Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.619    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.854    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.546%)  route 0.149ns (50.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 500.560 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.560   500.560    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y37         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDSE (Prop_fdse_C_Q)         0.146   500.706 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[6][8]/Q
                         net (fo=2, routed)           0.149   500.854    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[6][8]
    RAMB18_X2Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y15         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.619    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.854    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.680%)  route 0.148ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.554   500.554    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y29         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDSE (Prop_fdse_C_Q)         0.146   500.700 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][11]/Q
                         net (fo=2, routed)           0.148   500.848    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[3][11]
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.862   500.862    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.609    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.792    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.847    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.412%)  route 0.149ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y27         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[3][2]/Q
                         net (fo=2, routed)           0.149   500.848    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[3][2]
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.862   500.862    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.609    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.792    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.848    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.901%)  route 0.159ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y52         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][4]/Q
                         net (fo=2, routed)           0.159   500.867    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][4]
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.619    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.867    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.336%)  route 0.162ns (52.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.562   500.562    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y52         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][7]/Q
                         net (fo=2, routed)           0.162   500.870    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][7]
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.619    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.870    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.861%)  route 0.166ns (53.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.561   500.561    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.146   500.707 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[8][9]/Q
                         net (fo=2, routed)           0.166   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[8][9]
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y20         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.254   500.619    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.802    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.872    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.167ns (52.811%)  route 0.149ns (47.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.556   500.556    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y28          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDSE (Prop_fdse_C_Q)         0.167   500.723 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][6]/Q
                         net (fo=2, routed)           0.149   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[2][6]
    RAMB18_X0Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.872    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.317ns  (logic 0.167ns (52.641%)  route 0.150ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.556   500.556    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y27          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.167   500.723 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[2][3]/Q
                         net (fo=2, routed)           0.150   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[2][3]
    RAMB18_X0Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.864   500.864    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y11         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.795    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram3_reg_1
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.873    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y34  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y5   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y20  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y15  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y35  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X20Y42  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X20Y42  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y45  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y45  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X20Y42  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X20Y42  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y44  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y45  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y45  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2680  Failing Endpoints,  Worst Slack       -4.953ns,  Total Violation    -4725.168ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.953ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[18]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.931ns  (logic 4.356ns (54.922%)  route 3.575ns (45.078%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.675     5.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X29Y47         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/Q
                         net (fo=1, routed)           0.749     6.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_79
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      2.077     8.768 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[13]
                         net (fo=1, routed)           1.819    10.587    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_92
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[13]_P[35])
                                                      1.820    12.407 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.007    13.414    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -1.958     8.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 -4.953    

Slack (VIOLATED) :        -4.953ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[19]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.931ns  (logic 4.356ns (54.922%)  route 3.575ns (45.078%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.675     5.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X29Y47         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/Q
                         net (fo=1, routed)           0.749     6.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_79
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      2.077     8.768 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[13]
                         net (fo=1, routed)           1.819    10.587    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_92
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[13]_P[35])
                                                      1.820    12.407 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.007    13.414    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -1.958     8.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                 -4.953    

Slack (VIOLATED) :        -4.940ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[26]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.926ns  (logic 4.356ns (54.961%)  route 3.570ns (45.039%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 10.275 - 7.500 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 5.479 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.671     5.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X11Y97         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.459     5.938 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.650     6.588    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[28]_P[35])
                                                      2.077     8.665 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.450    10.115    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[42]_P[35])
                                                      1.820    11.935 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.469    13.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.583    10.275    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.505    
                         clock uncertainty           -0.083    10.423    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -1.958     8.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 -4.940    

Slack (VIOLATED) :        -4.940ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[27]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.926ns  (logic 4.356ns (54.961%)  route 3.570ns (45.039%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 10.275 - 7.500 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 5.479 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.671     5.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X11Y97         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.459     5.938 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.650     6.588    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[28]_P[35])
                                                      2.077     8.665 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.450    10.115    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[42]_P[35])
                                                      1.820    11.935 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.469    13.405    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.583    10.275    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.505    
                         clock uncertainty           -0.083    10.423    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -1.958     8.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 -4.940    

Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[25]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.914ns  (logic 4.356ns (55.040%)  route 3.558ns (44.960%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 10.275 - 7.500 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 5.479 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.671     5.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X11Y97         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.459     5.938 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.650     6.588    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[28]_P[35])
                                                      2.077     8.665 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.450    10.115    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[42]_P[35])
                                                      1.820    11.935 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.458    13.393    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.583    10.275    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.505    
                         clock uncertainty           -0.083    10.423    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.958     8.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 -4.929    

Slack (VIOLATED) :        -4.912ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[4]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.891ns  (logic 4.356ns (55.205%)  route 3.535ns (44.795%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.675     5.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X29Y47         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/Q
                         net (fo=1, routed)           0.749     6.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_79
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      2.077     8.768 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[13]
                         net (fo=1, routed)           1.819    10.587    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_92
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[13]_P[22])
                                                      1.820    12.407 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[22]
                         net (fo=1, routed)           0.966    13.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_83
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -1.958     8.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                 -4.912    

Slack (VIOLATED) :        -4.912ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[8]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.891ns  (logic 4.356ns (55.205%)  route 3.535ns (44.795%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.675     5.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X29Y47         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/Q
                         net (fo=1, routed)           0.749     6.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_79
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      2.077     8.768 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[13]
                         net (fo=1, routed)           1.819    10.587    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_92
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[13]_P[26])
                                                      1.820    12.407 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[26]
                         net (fo=1, routed)           0.966    13.374    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_79
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.958     8.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                 -4.912    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[5]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.886ns  (logic 4.356ns (55.239%)  route 3.530ns (44.761%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.675     5.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X29Y47         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/Q
                         net (fo=1, routed)           0.749     6.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_79
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      2.077     8.768 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[13]
                         net (fo=1, routed)           1.819    10.587    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_92
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[13]_P[23])
                                                      1.820    12.407 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[23]
                         net (fo=1, routed)           0.961    13.369    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_82
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.958     8.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[9]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.886ns  (logic 4.356ns (55.239%)  route 3.530ns (44.761%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 10.272 - 7.500 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 5.483 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.675     5.483    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X29Y47         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.459     5.942 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp_45/Q
                         net (fo=1, routed)           0.749     6.691    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_79
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      2.077     8.768 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[13]
                         net (fo=1, routed)           1.819    10.587    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_92
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[13]_P[27])
                                                      1.820    12.407 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[27]
                         net (fo=1, routed)           0.961    13.369    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_78
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.580    10.272    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X1Y7           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.231    10.503    
                         clock uncertainty           -0.083    10.420    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -1.958     8.462    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.906ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.892ns  (logic 4.356ns (55.197%)  route 3.536ns (44.803%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 10.275 - 7.500 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 5.479 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.671     5.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X11Y97         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.459     5.938 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.650     6.588    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg_n_70
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[28]_P[35])
                                                      2.077     8.665 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70/P[35]
                         net (fo=13, routed)          1.450    10.115    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70_n_70
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[42]_P[35])
                                                      1.820    11.935 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0/P[35]
                         net (fo=13, routed)          1.435    13.371    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage70__0_n_70
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.583    10.275    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y24          DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.230    10.505    
                         clock uncertainty           -0.083    10.423    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.958     8.465    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                 -4.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.383%)  route 0.200ns (58.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.561     0.902    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X25Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.200     1.242    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[27]
    SLICE_X20Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.063     1.230    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.554%)  route 0.167ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562     0.903    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.167     1.198    <hidden>
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.099     1.297 r  <hidden>
                         net (fo=1, routed)           0.000     1.297    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.832     1.202    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.990%)  route 0.240ns (63.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.564     0.905    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.240     1.286    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[10]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.070     1.242    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.058%)  route 0.239ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=4, routed)           0.239     1.281    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.063     1.229    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.037%)  route 0.236ns (55.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.557     0.898    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/Q
                         net (fo=1, routed)           0.236     1.275    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[27]
    SLICE_X18Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.320 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.320    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data[27]
    SLICE_X18Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X18Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092     1.257    MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.003%)  route 0.237ns (55.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.237     1.276    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/gpio_Data_In[4]
    SLICE_X21Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.321 r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.321    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X21Y56         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y56         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.091     1.256    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].reg3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.440%)  route 0.242ns (59.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.567     0.908    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.242     1.313    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[18]
    SLICE_X9Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].reg3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].reg3_reg[13]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.070     1.245    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].reg3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.533%)  route 0.241ns (56.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/Q
                         net (fo=1, routed)           0.241     1.282    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[14]
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.327 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.327    MicroBlaze_i/axi_gpio_0/U0/ip2bus_data[14]
    SLICE_X19Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X19Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.091     1.258    MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.515%)  route 0.256ns (64.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.563     0.904    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X26Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.256     1.301    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X20Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y41         FDRE (Hold_fdre_C_D)         0.063     1.228    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.523%)  route 0.251ns (57.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562     0.903    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/Q
                         net (fo=1, routed)           0.251     1.295    <hidden>
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  <hidden>
                         net (fo=1, routed)           0.000     1.340    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.832     1.202    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y10  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y10  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y34  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y7   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y14  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y11  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y20  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y39  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y39  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y28  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y39  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y39  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y45  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.698ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.484ns  (logic 1.020ns (22.750%)  route 3.464ns (77.252%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 564.001 - 562.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X24Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.524   502.194 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.710   502.904    MicroBlaze_i/Serializer_1/inst/waveIn[8]
    SLICE_X24Y47         LUT6 (Prop_lut6_I3_O)        0.124   503.028 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           1.452   504.481    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.124   504.605 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.636   505.241    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   505.365 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.665   506.030    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124   506.154 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   506.154    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501   564.001    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X35Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   564.001    
                         clock uncertainty           -0.178   563.823    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.029   563.852    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.852    
                         arrival time                        -506.154    
  -------------------------------------------------------------------
                         slack                                 57.698    

Slack (MET) :             57.725ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.455ns  (logic 1.195ns (26.822%)  route 3.260ns (73.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 564.000 - 562.500 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.671   501.671    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X7Y50          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.422   502.093 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[11]/Q
                         net (fo=1, routed)           0.932   503.025    MicroBlaze_i/Serializer_0/inst/waveIn[11]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.323   503.348 r  MicroBlaze_i/Serializer_0/inst/MISO_i_14/O
                         net (fo=1, routed)           1.531   504.879    MicroBlaze_i/Serializer_0/inst/MISO_i_14_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.326   505.205 r  MicroBlaze_i/Serializer_0/inst/MISO_i_6/O
                         net (fo=1, routed)           0.797   506.002    MicroBlaze_i/Serializer_0/inst/MISO_i_6_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I4_O)        0.124   506.126 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   506.126    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500   564.000    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.000    
                         clock uncertainty           -0.178   563.822    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.029   563.851    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.851    
                         arrival time                        -506.126    
  -------------------------------------------------------------------
                         slack                                 57.725    

Slack (MET) :             58.932ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.295ns  (logic 1.020ns (30.959%)  route 2.275ns (69.044%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 563.998 - 562.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.524   502.194 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.878   503.072    MicroBlaze_i/Serializer_2/inst/waveIn[10]
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.124   503.196 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.667   503.863    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124   503.987 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.564   504.552    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.124   504.676 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.165   504.841    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124   504.965 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.965    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.498   563.998    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.998    
                         clock uncertainty           -0.178   563.819    
    SLICE_X12Y50         FDRE (Setup_fdre_C_D)        0.077   563.896    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.896    
                         arrival time                        -504.965    
  -------------------------------------------------------------------
                         slack                                 58.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.665ns  (logic 0.276ns (41.514%)  route 0.389ns (58.479%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 500.833 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.561   500.561    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.133   500.694 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.281   500.974    MicroBlaze_i/Serializer_1/inst/waveIn[1]
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.098   501.072 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.108   501.180    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.045   501.225 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.225    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833   500.833    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X35Y47         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.833    
                         clock uncertainty            0.178   501.012    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091   501.103    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.102    
                         arrival time                         501.225    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.764ns  (logic 0.294ns (38.471%)  route 0.470ns (61.534%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 500.834 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.564   500.564    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X10Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.151   500.715 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.210   500.925    MicroBlaze_i/Serializer_2/inst/waveIn[9]
    SLICE_X12Y54         LUT5 (Prop_lut5_I4_O)        0.098   501.023 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.260   501.283    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.045   501.328 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.328    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834   500.834    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.834    
                         clock uncertainty            0.178   501.013    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120   501.133    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.132    
                         arrival time                         501.328    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.068ns  (logic 0.294ns (27.529%)  route 0.774ns (72.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 500.565 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.565   500.565    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.151   500.716 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.202   500.917    MicroBlaze_i/Serializer_0/inst/waveIn[3]
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.098   501.015 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.572   501.588    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.045   501.633 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.633    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.091   501.101    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.633    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       21.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.792ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.323ns  (logic 0.524ns (6.296%)  route 7.799ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X38Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.524   471.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=12, routed)          7.799   478.825    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.617    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -478.825    
  -------------------------------------------------------------------
                         slack                                 21.792    

Slack (MET) :             21.974ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.140ns  (logic 0.459ns (5.639%)  route 7.681ns (94.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=12, routed)          7.681   478.642    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.617    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -478.642    
  -------------------------------------------------------------------
                         slack                                 21.974    

Slack (MET) :             22.086ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.857ns  (logic 0.422ns (5.371%)  route 7.435ns (94.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.422   470.924 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=12, routed)          7.435   478.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[7]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909   500.445    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.445    
                         arrival time                        -478.359    
  -------------------------------------------------------------------
                         slack                                 22.086    

Slack (MET) :             22.303ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.637ns  (logic 0.422ns (5.526%)  route 7.215ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.422   470.924 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=12, routed)          7.215   478.139    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912   500.442    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.442    
                         arrival time                        -478.139    
  -------------------------------------------------------------------
                         slack                                 22.303    

Slack (MET) :             22.315ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.796ns  (logic 0.524ns (6.721%)  route 7.272ns (93.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 501.528 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X38Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.524   471.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=12, routed)          7.272   478.298    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[2]
    RAMB36_X1Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.528   501.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.528    
                         clock uncertainty           -0.178   501.350    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.613    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                        500.613    
                         arrival time                        -478.298    
  -------------------------------------------------------------------
                         slack                                 22.315    

Slack (MET) :             22.550ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.565ns  (logic 0.459ns (6.067%)  route 7.106ns (93.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=12, routed)          7.106   478.067    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[5]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.617    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -478.067    
  -------------------------------------------------------------------
                         slack                                 22.550    

Slack (MET) :             22.617ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.494ns  (logic 0.459ns (6.125%)  route 7.035ns (93.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 501.528 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.459   470.961 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=12, routed)          7.035   477.996    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[0]
    RAMB36_X1Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.528   501.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.528    
                         clock uncertainty           -0.178   501.350    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.613    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                        500.613    
                         arrival time                        -477.996    
  -------------------------------------------------------------------
                         slack                                 22.617    

Slack (MET) :             22.746ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.369ns  (logic 0.524ns (7.111%)  route 6.845ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X38Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.524   471.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=12, routed)          6.845   477.871    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[4]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.617    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -477.871    
  -------------------------------------------------------------------
                         slack                                 22.746    

Slack (MET) :             22.859ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.080ns  (logic 0.422ns (5.961%)  route 6.658ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 501.528 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X36Y44         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.422   470.924 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=12, routed)          6.658   477.582    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[7]
    RAMB36_X1Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.528   501.528    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y17         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.528    
                         clock uncertainty           -0.178   501.350    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909   500.441    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                        500.441    
                         arrival time                        -477.582    
  -------------------------------------------------------------------
                         slack                                 22.859    

Slack (MET) :             22.940ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.175ns  (logic 0.524ns (7.303%)  route 6.651ns (92.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 501.532 - 500.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 470.502 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.752   470.502    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X38Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.524   471.026 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=12, routed)          6.651   477.677    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.532   501.532    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.532    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.617    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram006_reg_0
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -477.677    
  -------------------------------------------------------------------
                         slack                                 22.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.752ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.916%)  route 0.121ns (42.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/Q
                         net (fo=12, routed)          0.121   532.102    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[5]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.102    
  -------------------------------------------------------------------
                         slack                                 30.752    

Slack (MET) :             30.809ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.345ns  (logic 0.167ns (48.392%)  route 0.178ns (51.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/Q
                         net (fo=12, routed)          0.178   532.159    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[6]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.159    
  -------------------------------------------------------------------
                         slack                                 30.809    

Slack (MET) :             30.823ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.359ns  (logic 0.167ns (46.458%)  route 0.192ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=12, routed)          0.192   532.173    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[2]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.173    
  -------------------------------------------------------------------
                         slack                                 30.823    

Slack (MET) :             30.835ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.371ns  (logic 0.167ns (44.966%)  route 0.204ns (55.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.167   531.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=12, routed)          0.204   532.183    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X2Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.873   500.873    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X2Y21         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.183    
  -------------------------------------------------------------------
                         slack                                 30.835    

Slack (MET) :             30.838ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.568%)  route 0.208ns (55.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/Q
                         net (fo=12, routed)          0.208   532.188    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[0]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.188    
  -------------------------------------------------------------------
                         slack                                 30.838    

Slack (MET) :             30.853ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.390ns  (logic 0.167ns (42.836%)  route 0.223ns (57.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 531.814 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564   531.814    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.167   531.981 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/Q
                         net (fo=12, routed)          0.223   532.203    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[8]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.203    
  -------------------------------------------------------------------
                         slack                                 30.853    

Slack (MET) :             30.908ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.835%)  route 0.273ns (65.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=12, routed)          0.273   532.258    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[3]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.258    
  -------------------------------------------------------------------
                         slack                                 30.908    

Slack (MET) :             30.930ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram009_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.467ns  (logic 0.167ns (35.751%)  route 0.300ns (64.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 531.812 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562   531.812    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X34Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.167   531.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=12, routed)          0.300   532.279    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[10]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram009_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram009_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram009_reg_1
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.279    
  -------------------------------------------------------------------
                         slack                                 30.930    

Slack (MET) :             30.933ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.441ns  (logic 0.146ns (33.103%)  route 0.295ns (66.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 531.841 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591   531.841    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.146   531.987 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          0.295   532.282    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[5]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.349    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.282    
  -------------------------------------------------------------------
                         slack                                 30.933    

Slack (MET) :             30.940ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.451ns  (logic 0.146ns (32.386%)  route 0.305ns (67.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.875 - 500.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 531.839 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.589   531.839    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X36Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.146   531.985 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=12, routed)          0.305   532.289    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.875   500.875    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y9          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.875    
                         clock uncertainty            0.178   501.054    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.350    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                       -501.350    
                         arrival time                         532.289    
  -------------------------------------------------------------------
                         slack                                 30.940    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           66  Failing Endpoints,  Worst Slack       -2.594ns,  Total Violation     -152.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.500ns  (logic 3.044ns (55.342%)  route 2.456ns (44.658%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518   498.506 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           0.562   499.068    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124   499.192 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.192    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.742 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.742    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.970 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.970    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.084 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.084    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.397 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.620   501.017    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_4
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.306   501.323 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.323    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   501.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.973 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.973    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   502.090 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.727   502.817    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.941 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.547   503.488    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.488    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.500ns  (logic 3.044ns (55.342%)  route 2.456ns (44.658%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518   498.506 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           0.562   499.068    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124   499.192 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.192    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.742 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.742    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.970 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.970    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.084 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.084    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.397 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.620   501.017    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_4
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.306   501.323 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.323    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   501.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.973 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.973    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   502.090 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.727   502.817    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.941 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.547   503.488    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.488    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.500ns  (logic 3.044ns (55.342%)  route 2.456ns (44.658%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518   498.506 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           0.562   499.068    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124   499.192 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.192    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.742 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.742    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.970 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.970    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.084 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.084    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.397 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.620   501.017    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_4
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.306   501.323 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.323    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   501.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.973 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.973    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   502.090 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.727   502.817    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.941 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.547   503.488    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.488    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.500ns  (logic 3.044ns (55.342%)  route 2.456ns (44.658%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518   498.506 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           0.562   499.068    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.124   499.192 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.192    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.742 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.742    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   499.970 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.970    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   500.084 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.084    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   500.397 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.620   501.017    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_4
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.306   501.323 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.323    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_7_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   501.856 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.856    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.973 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   501.973    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   502.090 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.727   502.817    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.124   502.941 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.547   503.488    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X12Y53         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.488    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.579ns  (logic 2.913ns (52.212%)  route 2.666ns (47.788%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518   498.506 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.754   499.260    MicroBlaze_i/SineWaveGen_2/inst/delay[6]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.897 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.897    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.014 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.014    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.131 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.131    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.446 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.658   501.105    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_4
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.307   501.412 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.076 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.076    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.190 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.624   502.814    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.124   502.938 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.629   503.567    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X7Y49          FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.567    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.579ns  (logic 2.913ns (52.212%)  route 2.666ns (47.788%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518   498.506 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.754   499.260    MicroBlaze_i/SineWaveGen_2/inst/delay[6]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.897 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.897    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.014 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.014    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.131 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.131    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.446 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.658   501.105    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_4
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.307   501.412 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.076 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.076    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.190 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.624   502.814    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.124   502.938 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.629   503.567    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X7Y49          FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.567    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.579ns  (logic 2.913ns (52.212%)  route 2.666ns (47.788%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518   498.506 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.754   499.260    MicroBlaze_i/SineWaveGen_2/inst/delay[6]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.897 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.897    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.014 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.014    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.131 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.131    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.446 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.658   501.105    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_4
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.307   501.412 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.076 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.076    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.190 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.624   502.814    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.124   502.938 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.629   503.567    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X7Y49          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X7Y49          FDRE (Setup_fdre_C_R)       -0.426   500.998    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        500.998    
                         arrival time                        -503.567    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.441ns  (logic 2.913ns (53.541%)  route 2.528ns (46.459%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518   498.506 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.754   499.260    MicroBlaze_i/SineWaveGen_2/inst/delay[6]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.897 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.897    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.014 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.014    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.131 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.131    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.446 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.658   501.105    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_4
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.307   501.412 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.076 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.076    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.190 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.624   502.814    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.124   502.938 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.491   503.429    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X6Y48          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.519   500.905    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        500.905    
                         arrival time                        -503.429    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.441ns  (logic 2.913ns (53.541%)  route 2.528ns (46.459%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 501.507 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518   498.506 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.754   499.260    MicroBlaze_i/SineWaveGen_2/inst/delay[6]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.897 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.897    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.014 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.014    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.131 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.131    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.446 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.658   501.105    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_4
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.307   501.412 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.076 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.076    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.190 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.624   502.814    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.124   502.938 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.491   503.429    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.507   501.507    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X6Y48          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.507    
                         clock uncertainty           -0.083   501.424    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.519   500.905    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        500.905    
                         arrival time                        -503.429    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.437ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.344ns  (logic 2.913ns (54.511%)  route 2.431ns (45.489%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 501.497 - 500.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 497.988 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.680   497.988    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518   498.506 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.754   499.260    MicroBlaze_i/SineWaveGen_2/inst/delay[6]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.897 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.897    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.014 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.014    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.131 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.131    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.446 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/O[3]
                         net (fo=1, routed)           0.658   501.105    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_4
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.307   501.412 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_7_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.076 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.076    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   502.190 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.622   502.811    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X7Y50          LUT2 (Prop_lut2_I0_O)        0.124   502.935 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.397   503.332    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.497   501.497    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X6Y50          FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.497    
                         clock uncertainty           -0.083   501.414    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.519   500.895    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.332    
  -------------------------------------------------------------------
                         slack                                 -2.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.542%)  route 0.127ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.127   501.171    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[9]
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.082   500.995    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.995    
                         arrival time                         501.171    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=3, routed)           0.130   501.174    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[10]
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X19Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.077   500.990    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.990    
                         arrival time                         501.174    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.750%)  route 0.126ns (47.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 500.904 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.563   500.904    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=3, routed)           0.126   501.171    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[16]
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.831   500.831    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X17Y45         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.054   500.968    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[16]
  -------------------------------------------------------------------
                         required time                       -500.968    
                         arrival time                         501.171    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.376%)  route 0.150ns (51.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 500.828 - 500.000 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.560   500.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141   501.042 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.150   501.192    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[30]
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.828   500.828    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X23Y46         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.828    
                         clock uncertainty            0.083   500.911    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.066   500.977    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[30]
  -------------------------------------------------------------------
                         required time                       -500.977    
                         arrival time                         501.192    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=3, routed)           0.174   501.217    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[7]
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.080   500.993    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.993    
                         arrival time                         501.217    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.796%)  route 0.174ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=3, routed)           0.174   501.217    MicroBlaze_i/WaveCaptureUnit_0/inst/offset[7]
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.078   500.991    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.991    
                         arrival time                         501.217    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.128   501.031 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.130   501.160    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[2]
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.020   500.933    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.933    
                         arrival time                         501.160    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.128   501.031 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.130   501.160    MicroBlaze_i/WaveCaptureUnit_0/inst/offset[2]
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.017   500.930    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.930    
                         arrival time                         501.160    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.626%)  route 0.147ns (53.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.128   501.031 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.147   501.177    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[1]
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.029   500.942    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.942    
                         arrival time                         501.177    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141   501.044 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=3, routed)           0.184   501.228    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[5]
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X15Y41         FDRE (Hold_fdre_C_D)         0.078   500.991    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.991    
                         arrival time                         501.228    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.963ns,  Total Violation       -4.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.736ns  (logic 0.459ns (16.776%)  route 2.277ns (83.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.459    33.462 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          2.277    35.739    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.739    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.901ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.675ns  (logic 0.459ns (17.160%)  route 2.216ns (82.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.459    33.462 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          2.216    35.678    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[6]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.678    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.613ns  (logic 0.459ns (17.564%)  route 2.154ns (82.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.459    33.462 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          2.154    35.616    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[3]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.616    
  -------------------------------------------------------------------
                         slack                                 -0.840    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.441ns  (logic 0.459ns (18.801%)  route 1.982ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.459    33.462 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          1.982    35.444    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.444    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.076ns  (logic 0.524ns (25.246%)  route 1.552ns (74.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 33.001 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751    33.001    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X38Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.524    33.525 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          1.552    35.077    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.077    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.053ns  (logic 0.459ns (22.354%)  route 1.594ns (77.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.459    33.462 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          1.594    35.056    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.056    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.047ns  (logic 0.524ns (25.594%)  route 1.523ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 33.001 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.751    33.001    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X38Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.524    33.525 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          1.523    35.048    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.048    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.482%)  route 1.583ns (77.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.459    33.462 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          1.583    35.045    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.045    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.723ns  (logic 0.422ns (24.489%)  route 1.301ns (75.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.422    33.425 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          1.301    34.726    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.416    34.601    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.601    
                         arrival time                         -34.726    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.673ns  (logic 0.422ns (25.228%)  route 1.251ns (74.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 33.003 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.753    33.003    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.422    33.425 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          1.251    34.676    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[9]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.413    34.604    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.604    
                         arrival time                         -34.676    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.525ns  (logic 0.370ns (24.256%)  route 1.155ns (75.744%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 95.325 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    95.325    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.370    95.695 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          1.155    96.851    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.851    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.540ns  (logic 0.370ns (24.026%)  route 1.170ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 95.325 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    95.325    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.370    95.695 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          1.170    96.865    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[11]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.865    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.412ns  (logic 0.340ns (24.083%)  route 1.072ns (75.917%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 95.325 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    95.325    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.340    95.665 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          1.072    96.737    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[9]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.266    95.984    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -95.984    
                         arrival time                          96.737    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.459ns  (logic 0.340ns (23.300%)  route 1.119ns (76.700%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 95.325 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    95.325    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.340    95.665 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          1.119    96.785    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.264    95.982    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -95.982    
                         arrival time                          96.785    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.728ns  (logic 0.423ns (24.474%)  route 1.305ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.574ns = ( 95.324 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    95.324    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X38Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.423    95.747 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          1.305    97.053    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          97.053    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.736ns  (logic 0.370ns (21.309%)  route 1.366ns (78.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 95.325 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    95.325    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.370    95.695 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          1.366    97.062    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          97.062    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.739ns  (logic 0.370ns (21.282%)  route 1.369ns (78.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.575ns = ( 95.325 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575    95.325    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.370    95.695 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          1.369    97.064    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          97.064    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.758ns  (logic 0.423ns (24.067%)  route 1.335ns (75.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.574ns = ( 95.324 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.574    95.324    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X38Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.423    95.747 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          1.335    97.082    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          97.082    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.021ns  (logic 0.146ns (14.294%)  route 0.875ns (85.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 93.742 - 92.500 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 94.341 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591    94.341    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y41         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.146    94.487 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          0.875    95.362    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.872    93.742    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.742    
                         clock uncertainty            0.206    93.948    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    94.103    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.103    
                         arrival time                          95.362    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.096ns  (logic 0.146ns (13.324%)  route 0.950ns (86.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 93.742 - 92.500 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 94.341 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546    94.296    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    93.242 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    93.724    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591    94.341    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X40Y42         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.146    94.487 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          0.950    95.436    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[6]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    92.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    92.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.872    93.742    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    93.742    
                         clock uncertainty            0.206    93.948    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    94.103    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -94.103    
                         arrival time                          95.436    
  -------------------------------------------------------------------
                         slack                                  1.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -2.229ns,  Total Violation      -24.076ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.239ns  (logic 2.125ns (40.563%)  route 3.114ns (59.438%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.516   506.914    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y43         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.914    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.239ns  (logic 2.125ns (40.563%)  route 3.114ns (59.438%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.516   506.914    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y43         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.914    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.239ns  (logic 2.125ns (40.563%)  route 3.114ns (59.438%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.516   506.914    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y43         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.914    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.239ns  (logic 2.125ns (40.563%)  route 3.114ns (59.438%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.516   506.914    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y43         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.914    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.236ns  (logic 2.125ns (40.587%)  route 3.111ns (59.413%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.513   506.911    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y44         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.911    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.236ns  (logic 2.125ns (40.587%)  route 3.111ns (59.413%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.513   506.911    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y44         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.911    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.236ns  (logic 2.125ns (40.587%)  route 3.111ns (59.413%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.513   506.911    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y44         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.911    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.236ns  (logic 2.125ns (40.587%)  route 3.111ns (59.413%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.513   506.911    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y44         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.911    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.095ns  (logic 2.125ns (41.710%)  route 2.970ns (58.291%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.372   506.770    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y45         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.770    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.095ns  (logic 2.125ns (41.710%)  route 2.970ns (58.291%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 505.193 - 502.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.675   501.675    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[0]/Q
                         net (fo=5, routed)           0.745   502.879    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[0]
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   503.003 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4/O
                         net (fo=1, routed)           0.000   503.003    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_4_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.535 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.649 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.649    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.763 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.763    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   503.998 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.883   504.881    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.299   505.180 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9/O
                         net (fo=1, routed)           0.670   505.850    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_9_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.974 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5/O
                         net (fo=1, routed)           0.299   506.273    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_5_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124   506.397 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.372   506.770    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.501   505.193    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.193    
                         clock uncertainty           -0.083   505.111    
    SLICE_X15Y45         FDRE (Setup_fdre_C_R)       -0.426   504.685    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]
  -------------------------------------------------------------------
                         required time                        504.685    
                         arrival time                        -506.770    
  -------------------------------------------------------------------
                         slack                                 -2.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.801ns  (logic 0.100ns (5.552%)  route 1.701ns (94.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 1000.558 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.701  1001.701    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.100  1001.801 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.801    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.750  1000.558    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X38Y39         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.558    
                         clock uncertainty            0.083  1000.641    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.336  1000.977    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.977    
                         arrival time                        1001.801    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.790ns  (logic 0.659ns (83.429%)  route 0.131ns (16.576%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[11]/Q
                         net (fo=1, routed)           0.131   502.002    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[11]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.100   502.102 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1/O
                         net (fo=1, routed)           0.000   502.102    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189   502.291 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[3]
                         net (fo=2, routed)           0.000   502.291    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_4
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.291    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.791ns  (logic 0.659ns (83.321%)  route 0.132ns (16.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/Q
                         net (fo=1, routed)           0.132   502.003    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[8]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.100   502.103 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_4/O
                         net (fo=1, routed)           0.000   502.103    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_4_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189   502.292 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[0]
                         net (fo=4, routed)           0.000   502.292    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_7
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.292    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.879ns  (logic 0.659ns (74.998%)  route 0.220ns (25.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[12]/Q
                         net (fo=1, routed)           0.220   502.091    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[12]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.100   502.191 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_4/O
                         net (fo=1, routed)           0.000   502.191    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_4_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189   502.380 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[0]
                         net (fo=3, routed)           0.000   502.380    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_7
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.380    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.891ns  (logic 0.644ns (72.244%)  route 0.247ns (27.755%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 501.500 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.500   501.500    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X15Y41         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.370   501.870 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[5]/Q
                         net (fo=1, routed)           0.247   502.118    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[5]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.100   502.218 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_3/O
                         net (fo=1, routed)           0.000   502.218    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_3_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174   502.392 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[1]
                         net (fo=2, routed)           0.000   502.392    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_6
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.392    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.925ns  (logic 0.793ns (85.739%)  route 0.132ns (14.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/Q
                         net (fo=1, routed)           0.132   502.003    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[8]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.100   502.103 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_4/O
                         net (fo=1, routed)           0.000   502.103    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_4_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323   502.426 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[1]
                         net (fo=2, routed)           0.000   502.426    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_6
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.426    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.013ns  (logic 0.793ns (78.308%)  route 0.220ns (21.693%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[12]/Q
                         net (fo=1, routed)           0.220   502.091    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[12]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.100   502.191 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_4/O
                         net (fo=1, routed)           0.000   502.191    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_4_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323   502.514 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[1]
                         net (fo=3, routed)           0.000   502.514    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_6
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.514    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.019ns  (logic 0.887ns (87.053%)  route 0.132ns (12.950%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[8]/Q
                         net (fo=1, routed)           0.132   502.003    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[8]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.100   502.103 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_4/O
                         net (fo=1, routed)           0.000   502.103    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_4_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.417   502.520 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[2]
                         net (fo=2, routed)           0.000   502.520    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_5
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.520    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.035ns  (logic 0.659ns (63.699%)  route 0.376ns (36.304%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 501.507 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.507   501.507    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X13Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.370   501.877 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[6]/Q
                         net (fo=1, routed)           0.376   502.253    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[6]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.100   502.353 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000   502.353    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   502.542 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[2]
                         net (fo=4, routed)           0.000   502.542    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_5
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.542    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.099ns  (logic 0.968ns (88.088%)  route 0.131ns (11.915%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns = ( 500.484 - 497.500 ) 
    Source Clock Delay      (SCD):    1.501ns = ( 501.501 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=624, routed)         1.501   501.501    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X14Y44         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.370   501.871 r  MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg_reg[11]/Q
                         net (fo=1, routed)           0.131   502.002    MicroBlaze_i/WaveCaptureUnit_0/inst/offsetReg[11]
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.100   502.102 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1/O
                         net (fo=1, routed)           0.000   502.102    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.306   502.408 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   502.408    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192   502.600 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[2]
                         net (fo=3, routed)           0.000   502.600    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_5
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.676   500.484    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.484    
                         clock uncertainty            0.083   500.567    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.290   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.600    
  -------------------------------------------------------------------
                         slack                                  1.743    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.789ns  (logic 0.124ns (6.932%)  route 1.665ns (93.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.665     1.665    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.789 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.789    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y27          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.493     2.686    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y27          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.366%)  route 0.662ns (93.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.662     0.662    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.707    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y27          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.821     1.191    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y27          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 2.454ns (56.471%)  route 1.892ns (43.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.892     9.859    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X5Y43          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.551     2.743    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X5Y43          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 2.454ns (56.739%)  route 1.871ns (43.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[9]
                         net (fo=1, routed)           1.871     9.839    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X5Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.551     2.743    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X5Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 2.454ns (57.055%)  route 1.847ns (42.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[10]
                         net (fo=1, routed)           1.847     9.815    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X2Y48          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.552     2.744    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y48          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 2.454ns (58.660%)  route 1.729ns (41.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[1]
                         net (fo=1, routed)           1.729     9.697    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X11Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.506     2.698    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 2.454ns (60.378%)  route 1.610ns (39.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[3]
                         net (fo=1, routed)           1.610     9.578    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X11Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.505     2.697    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 2.454ns (62.639%)  route 1.464ns (37.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[8]
                         net (fo=1, routed)           1.464     9.431    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X12Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.506     2.698    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 2.454ns (62.838%)  route 1.451ns (37.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[11]
                         net (fo=1, routed)           1.451     9.419    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X14Y53         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.491     2.683    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y53         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 2.454ns (63.938%)  route 1.384ns (36.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[0]
                         net (fo=1, routed)           1.384     9.352    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X15Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.499     2.691    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.687ns  (logic 2.454ns (66.565%)  route 1.233ns (33.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[7]
                         net (fo=1, routed)           1.233     9.200    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X19Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.498     2.690    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 2.454ns (67.300%)  route 1.192ns (32.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[6]
                         net (fo=1, routed)           1.192     9.160    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X31Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.497     2.689    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.207ns (25.218%)  route 0.614ns (74.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.446     1.503    <hidden>
    SLICE_X12Y30         LUT1 (Prop_lut1_I0_O)        0.043     1.546 f  <hidden>
                         net (fo=3, routed)           0.168     1.714    <hidden>
    SLICE_X11Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.824     1.194    <hidden>
    SLICE_X11Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.207ns (25.218%)  route 0.614ns (74.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.446     1.503    <hidden>
    SLICE_X12Y30         LUT1 (Prop_lut1_I0_O)        0.043     1.546 f  <hidden>
                         net (fo=3, routed)           0.168     1.714    <hidden>
    SLICE_X11Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.824     1.194    <hidden>
    SLICE_X11Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.207ns (25.218%)  route 0.614ns (74.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.446     1.503    <hidden>
    SLICE_X12Y30         LUT1 (Prop_lut1_I0_O)        0.043     1.546 f  <hidden>
                         net (fo=3, routed)           0.168     1.714    <hidden>
    SLICE_X11Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.824     1.194    <hidden>
    SLICE_X11Y30         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.208ns (24.764%)  route 0.632ns (75.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.455     1.513    <hidden>
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.557 f  <hidden>
                         net (fo=3, routed)           0.177     1.733    <hidden>
    SLICE_X17Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.826     1.196    <hidden>
    SLICE_X17Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.208ns (24.764%)  route 0.632ns (75.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.455     1.513    <hidden>
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.557 f  <hidden>
                         net (fo=3, routed)           0.177     1.733    <hidden>
    SLICE_X17Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.826     1.196    <hidden>
    SLICE_X17Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.208ns (24.764%)  route 0.632ns (75.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.455     1.513    <hidden>
    SLICE_X17Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.557 f  <hidden>
                         net (fo=3, routed)           0.177     1.733    <hidden>
    SLICE_X17Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.826     1.196    <hidden>
    SLICE_X17Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.207ns (23.465%)  route 0.675ns (76.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.498     1.556    <hidden>
    SLICE_X10Y29         LUT1 (Prop_lut1_I0_O)        0.043     1.599 f  <hidden>
                         net (fo=3, routed)           0.177     1.776    <hidden>
    SLICE_X10Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.823     1.193    <hidden>
    SLICE_X10Y29         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.207ns (23.465%)  route 0.675ns (76.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.498     1.556    <hidden>
    SLICE_X10Y29         LUT1 (Prop_lut1_I0_O)        0.043     1.599 f  <hidden>
                         net (fo=3, routed)           0.177     1.776    <hidden>
    SLICE_X10Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.823     1.193    <hidden>
    SLICE_X10Y29         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.207ns (23.465%)  route 0.675ns (76.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.498     1.556    <hidden>
    SLICE_X10Y29         LUT1 (Prop_lut1_I0_O)        0.043     1.599 f  <hidden>
                         net (fo=3, routed)           0.177     1.776    <hidden>
    SLICE_X10Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.823     1.193    <hidden>
    SLICE_X10Y29         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.209ns (22.295%)  route 0.728ns (77.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.553     0.894    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X20Y31         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.498     1.556    <hidden>
    SLICE_X10Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.601 f  <hidden>
                         net (fo=3, routed)           0.230     1.831    <hidden>
    SLICE_X8Y29          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.823     1.193    <hidden>
    SLICE_X8Y29          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3152, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





