// Seed: 3479504331
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  reg  id_1 = id_1 - (id_1);
  tri  id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  initial @(posedge id_2) id_1 <= -1;
  assign id_2 = 1;
endmodule
module module_2 (
    input tri0 id_0
);
  wire id_2;
  assign (strong1, weak0) id_3 = id_2;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
