 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : d_cache_v1
Version: X-2025.06
Date   : Mon Oct 13 19:41:48 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P65V_0P00V_0P00V_0P00V_25C   Library: gf22nspslogl36eda116f_TT_0P65V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: d_byte0/ram_core_reg[137][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: d_byte0/Q_tmp_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  d_cache_v1_MUX_OP_256_8_8
                     ZeroWLM               gf22nspslogl36eda116f_TT_0P65V_0P00V_0P00V_0P00V_25C

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  d_byte0/ram_core_reg[137][0]/clocked_on (**SEQGEN**)
                                                          0.00 #     0.00 r
  d_byte0/ram_core_reg[137][0]/Q (**SEQGEN**)             0.00       0.00 r
  d_byte0/C6197/D137_7 (d_cache_v1_MUX_OP_256_8_8)        0.00       0.00 r
  alt105/U900/X (UDB116SVT36_AOI2222_V2_0P75)             0.03       0.03 f
  alt105/U892/X (UDB116SVT36_AOI21_0P75)                  0.03       0.06 r
  alt105/U876/X (UDB116SVT36_NR4_0P75)                    0.02       0.07 f
  alt105/U857/X (UDB116SVT36_AOI21_0P75)                  0.02       0.09 r
  alt105/U772/X (UDB116SVT36_OR4_1)                       0.02       0.11 r
  d_byte0/C6197/Z_7 (d_cache_v1_MUX_OP_256_8_8)           0.00       0.11 r
  d_byte0/C6237/Z (GTECH_AND2)                            0.00       0.11 r
  d_byte0/C6235/Z (GTECH_OR2)                             0.00       0.11 r
  d_byte0/Q_tmp_reg[0]/next_state (**SEQGEN**)            0.00       0.11 r
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.25       0.25
  d_byte0/Q_tmp_reg[0]/clocked_on (**SEQGEN**)            0.00       0.25 r
  library hold time                                       0.00       0.25
  data required time                                                 0.25
  --------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
