
---------- Begin Simulation Statistics ----------
final_tick                               18195485294340                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193072                       # Simulator instruction rate (inst/s)
host_mem_usage                               17079928                       # Number of bytes of host memory used
host_op_rate                                   352501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1294.86                       # Real time elapsed on the host
host_tick_rate                               37974027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000015                       # Number of instructions simulated
sim_ops                                     456438624                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049171                       # Number of seconds simulated
sim_ticks                                 49170917196                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          15                       # Number of instructions committed
system.cpu.committedOps                            26                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests          373                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      1733507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops        31689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      3410349                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops        31689                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               31                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         31                       # Number of busy cycles
system.cpu.num_cc_register_reads                    9                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     19                       # Number of float alu accesses
system.cpu.num_fp_insts                            19                       # number of float instructions
system.cpu.num_fp_register_reads                   25                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  17                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    13                       # Number of integer alu accesses
system.cpu.num_int_insts                           13                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  6                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     26.92%     26.92% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     26.92% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     26.92% # Class of executed instruction
system.cpu.op_class::FloatAdd                       4     15.38%     42.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     42.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2      7.69%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     11.54%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   1      3.85%     65.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      3.85%     69.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2      7.69%     76.92% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     76.92% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   5     19.23%     96.15% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  1      3.85%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         26                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       792370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1589162                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       143128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        356270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         193077743                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        110350729                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             456438598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.590642                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.590642                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         309215802                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        225703356                       # number of floating regfile writes
system.switch_cpus.idleCycles                  641542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       616635                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         34837877                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.323150                       # Inst execution rate
system.switch_cpus.iew.exec_refs            107690077                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           30579153                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        14198529                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      77014189                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        14087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     32741205                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    499860798                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      77110924                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2031619                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     490697565                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         118911                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4368732                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         721679                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4523732                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         9876                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       223728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       392907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         537447317                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             487330924                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.600254                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         322604909                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.300350                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              489236057                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        419822906                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       182740273                       # number of integer regfile writes
system.switch_cpus.ipc                       1.693074                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.693074                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1569610      0.32%      0.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     222760175     45.21%     45.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11376      0.00%     45.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     45.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     68836669     13.97%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      9236164      1.87%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      5714024      1.16%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23824383      4.84%     67.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       652153      0.13%     67.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt     18079533      3.67%     71.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      5720041      1.16%     72.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     27059090      5.49%     77.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1017023      0.21%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     17020066      3.45%     81.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7980215      1.62%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     60533458     12.29%     95.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     22715206      4.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      492729186                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       272132414                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    541777334                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    266652874                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    294434535                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4869286                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009882                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1316232     27.03%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         95134      1.95%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         201592      4.14%     33.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         28616      0.59%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        52127      1.07%     34.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            3      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       140112      2.88%     37.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        16141      0.33%     37.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        87706      1.80%     39.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         1025      0.02%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     39.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         417710      8.58%     48.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        724903     14.89%     63.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1130623     23.22%     86.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       657362     13.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      223896448                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    595825505                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    220678050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    248857991                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          499733469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         492729186                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       127329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     43422079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       256344                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       114465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     35993621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    147018839                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.351470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     3.040914                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     50016249     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7494155      5.10%     39.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      9469068      6.44%     45.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10932609      7.44%     52.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     11375498      7.74%     60.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12382571      8.42%     69.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11900048      8.09%     77.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12905195      8.78%     86.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     20543446     13.97%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    147018839                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.336909                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      3507034                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3126844                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     77014189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     32741205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       194546818                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                147660381                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   20554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     93685888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         93685889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     94488883                       # number of overall hits
system.cpu.dcache.overall_hits::total        94488884                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3133403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3133409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3261241                       # number of overall misses
system.cpu.dcache.overall_misses::total       3261247                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  91927283548                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91927283548                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  91927283548                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91927283548                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     96819291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     96819298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     97750124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     97750131                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.032363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29337.842451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29337.786273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28187.822840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28187.770981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4785                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1151227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6760                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.279964                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   170.299852                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1645111                       # number of writebacks
system.cpu.dcache.writebacks::total           1645111                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1526218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1526218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1526218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1526218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1607185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1607185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1702010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1702010                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32038031083                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32038031083                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  35378285485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35378285485                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017412                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017412                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19934.252176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19934.252176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20786.179567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20786.179567                       # average overall mshr miss latency
system.cpu.dcache.replacements                1645111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     68071309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68071310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2495470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2495475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  81271848132                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  81271848132                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     70566779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70566785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32567.752019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32567.686766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1521326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1521326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       974144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       974144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21747378519                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21747378519                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22324.603466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22324.603466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     25614579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25614579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       637933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       637934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10655435416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10655435416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     26252512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26252513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.024300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16703.063513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16703.037330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         4892                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4892                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       633041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       633041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10290652564                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10290652564                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.024114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16255.902167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16255.902167                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       802995                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        802995                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       127838                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       127838                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       930833                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       930833                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.137337                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.137337                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        94825                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        94825                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   3340254402                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3340254402                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.101871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.101871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 35225.461661                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35225.461661                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.866394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96202046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1645623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.459347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.005639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.860755                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         783646671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        783646671                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     36735343                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36735361                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     36735343                       # number of overall hits
system.cpu.icache.overall_hits::total        36735361                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        35602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        35602                       # number of overall misses
system.cpu.icache.overall_misses::total         35604                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    718781499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    718781499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    718781499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    718781499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     36770945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36770965                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     36770945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36770965                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000968                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000968                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000968                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000968                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20189.357311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20188.223205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20189.357311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20188.223205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30707                       # number of writebacks
system.cpu.icache.writebacks::total             30707                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         4385                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4385                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         4385                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4385                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        31217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        31217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    639193833                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    639193833                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    639193833                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    639193833                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000849                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000849                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000849                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000849                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20475.825127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20475.825127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20475.825127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20475.825127                       # average overall mshr miss latency
system.cpu.icache.replacements                  30707                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     36735343                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36735361                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        35602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35604                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    718781499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    718781499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     36770945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36770965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20189.357311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20188.223205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         4385                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4385                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        31217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    639193833                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    639193833                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20475.825127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20475.825127                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.284534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36766580                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31219                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1177.698837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.032252                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   508.252282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.992680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         294198939                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        294198939                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          20                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         1100189                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      1875723                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean       623934                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq         57688                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp        57688                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         576653                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        576653                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      1100189                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        93145                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      5051733                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             5144878                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      3963264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    210606976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            214570240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                        823839                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                52725696                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        2558369                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.012532                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.111244                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              2526307     98.75%     98.75% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                32062      1.25%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          2558369                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       2251738432                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            4.6                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy        31278411                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      1663185471                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           3.4                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst         3429                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       876565                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          879994                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         3429                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       876565                       # number of overall hits
system.cpu.l2cache.overall_hits::total         879994                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst        27788                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       769052                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        796848                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst        27788                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       769052                       # number of overall misses
system.cpu.l2cache.overall_misses::total       796848                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    601556508                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  30531801636                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  31133358144                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    601556508                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  30531801636                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  31133358144                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        31217                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      1645617                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1676842                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        31217                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      1645617                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1676842                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.890156                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.467334                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.475208                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.890156                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.467334                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.475208                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 21648.067799                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 39700.568539                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 39070.635986                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 21648.067799                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 39700.568539                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 39070.635986                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       823839                       # number of writebacks
system.cpu.l2cache.writebacks::total           823839                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst        27788                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       769052                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       796840                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst        27788                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       769052                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       796840                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    592303104                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  30275707320                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  30868010424                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    592303104                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  30275707320                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  30868010424                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.890156                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.467334                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.475203                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.890156                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.467334                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.475203                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21315.067799                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 39367.568539                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38738.028242                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21315.067799                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 39367.568539                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38738.028242                       # average overall mshr miss latency
system.cpu.l2cache.replacements                823839                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      1259166                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      1259166                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      1259166                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      1259166                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks       416279                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total       416279                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks       416279                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total       416279                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data        57687                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total        57687                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data        57688                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total        57688                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        18315                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        18315                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       236860                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       236860                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       339792                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       339793                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   8743267980                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   8743267980                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       576652                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       576653                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.589250                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.589250                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 25731.235521                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 25731.159794                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       339792                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       339792                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   8630117244                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   8630117244                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.589250                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.589249                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 25398.235521                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 25398.235521                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst         3429                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       639705                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       643134                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst        27788                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       429260                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       457055                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst    601556508                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  21788533656                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  22390090164                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst        31217                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      1068965                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1100189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.890156                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.401566                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.415433                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 21648.067799                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 50758.360099                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 48987.737064                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst        27788                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       429260                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       457048                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    592303104                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21645590076                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  22237893180                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.890156                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.401566                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.415427                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 21315.067799                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 50425.360099                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48655.487345                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4083.891151                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            3409974                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           827935                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.118649                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks   113.527980                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.010435                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     1.725217                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst    91.051595                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  3877.575924                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.027717                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000421                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.022229                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.946674                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.997044                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1836                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2135                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         55387535                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        55387535                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  49170906873                       # Cumulative time (in ticks) in various power states
system.cpu.thread-28783.numInsts                    0                       # Number of Instructions committed
system.cpu.thread-28783.numOps                      0                       # Number of Ops committed
system.cpu.thread-28783.numMemRefs                  0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              457055                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        697604                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        175598                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             61956                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             339793                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            339793                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         457055                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port      2385853                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    101696192                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            143003                       # Total snoops (count)
system.l3bus.snoopTraffic                     5187008                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             939886                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   939886    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               939886                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            793019183                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           530695773                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.inst        26379                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus.data       557237                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              583616                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.inst        26379                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus.data       557237                       # number of overall hits
system.l3cache.overall_hits::total             583616                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst         1409                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data       211815                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            213232                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst         1409                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data       211815                       # number of overall misses
system.l3cache.overall_misses::total           213232                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst    112087134                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data  19386141747                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  19498228881                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst    112087134                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data  19386141747                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  19498228881                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst        27788                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data       769052                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          796848                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst        27788                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data       769052                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         796848                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst     0.050705                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.275424                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.267594                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst     0.050705                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.275424                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.267594                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 79550.840312                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 91523.932427                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 91441.382536                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 79550.840312                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 91523.932427                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 91441.382536                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          81047                       # number of writebacks
system.l3cache.writebacks::total                81047                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst         1409                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data       211815                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       213224                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst         1409                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data       211815                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       213224                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst    102703194                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data  17975453847                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  18078157041                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst    102703194                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data  17975453847                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  18078157041                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst     0.050705                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.275424                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.267584                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst     0.050705                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.275424                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.267584                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72890.840312                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 84863.932427                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84784.813347                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72890.840312                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 84863.932427                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84784.813347                       # average overall mshr miss latency
system.l3cache.replacements                    143003                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       616557                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       616557                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       616557                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       616557                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       175598                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       175598                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       175598                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       175598                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data       305549                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           305549                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data        34243                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          34244                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data   2997129870                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2997129870                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data       339792                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       339793                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.100776                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.100779                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 87525.329848                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87522.773917                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data        34243                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        34243                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   2769071490                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2769071490                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.100776                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.100776                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80865.329848                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80865.329848                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.inst        26379                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus.data       251688                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       278067                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst         1409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data       177572                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       178988                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst    112087134                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data  16389011877                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  16501099011                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst        27788                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data       429260                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       457055                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.050705                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.413670                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.391612                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 79550.840312                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92295.023298                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92191.091084                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data       177572                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       178981                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    102703194                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15206382357                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  15309085551                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.050705                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.413670                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.391596                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 72890.840312                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85635.023298                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 85534.696705                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            41910.220795                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1375772                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               792151                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.736755                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146521485495                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 41910.220795                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.639499                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.639499                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65531                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1834                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        24391                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39194                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999924                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             26216215                       # Number of tag accesses
system.l3cache.tags.data_accesses            26216215                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     81046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    211815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008864447696                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4979                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4979                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              489784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      213224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81046                       # Number of write requests accepted
system.mem_ctrls.readBursts                    213224                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81046                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                213224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81046                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   28198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    39                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.823258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    847.329610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         4976     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4979                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4503     90.44%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.74%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              261      5.24%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      2.01%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.76%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.24%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.12%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.18%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4979                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13646336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5186944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    277.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   49170783663                       # Total gap between requests
system.mem_ctrls.avgGap                     167094.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        90176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     13556160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5183552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1833929.589731869288                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 275694674.271863639355                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105419062.640988841653                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1409                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       211815                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        81046                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     49880999                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  10027226626                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1109321292089                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     35401.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     47339.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13687551.42                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        90176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     13556160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13646848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        90304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5186944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5186944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1409                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       211815                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         213232                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        81046                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         81046                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         2603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         7809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1833930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    275694674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        277539017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         2603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1833930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1836533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105488047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105488047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105488047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         2603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         7809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1833930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    275694674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       383027063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               213224                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               80993                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         7125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         6572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         6753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         6697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         6607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         6522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         6902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         6586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         6813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         6777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         6343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         6018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         6100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         6247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2293                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6347393417                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             710462368                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10077107625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                29768.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47260.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              189678                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              39880                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           49.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        64646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   291.234353                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.689424                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.825054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        27075     41.88%     41.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13407     20.74%     62.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6316      9.77%     72.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2986      4.62%     77.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2917      4.51%     81.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3286      5.08%     86.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2018      3.12%     89.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1238      1.92%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5403      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        64646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13646336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5183552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              277.528604                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.419063                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    201655385.568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    268044347.356800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   896887693.363184                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  304411866.527997                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 17529183116.957253                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 15695114737.882271                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 20039198744.946552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  54934495892.607315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1117.215196                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30455737782                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4428550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14286619091                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             178988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        81046                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61956                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34244                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34244                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         178988                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       569466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       569466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 569466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     18833792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     18833792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18833792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            213232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  213232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              213232                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           226594071                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          388257119                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        38125231                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     30563480                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       554371                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     18137093                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        18110892                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.855539                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         1967218                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2005853                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      1979891                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        25962                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1463                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     38488933                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       552385                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    141865896                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.217395                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.491107                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     60138847     42.39%     42.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     13827258      9.75%     52.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      3463519      2.44%     54.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      7189963      5.07%     59.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      5794912      4.08%     63.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      4007002      2.82%     66.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      2842692      2.00%     68.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2970021      2.09%     70.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     41631682     29.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    141865896                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      456438598                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            95535532                       # Number of memory references committed
system.switch_cpus.commit.loads              69324056                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1880                       # Number of memory barriers committed
system.switch_cpus.commit.branches           33082923                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          253088912                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           282469051                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       1781692                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    206294742     45.20%     45.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     65125111     14.27%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     15185787      3.33%     82.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6521339      1.43%     83.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     54138269     11.86%     95.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     19690137      4.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    456438598                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     41631682                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          8338889                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      65354162                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          60703771                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      11900332                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         721679                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     17522099                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          3863                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      511595257                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         20022                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            77807539                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            30620361                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 24776                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 11411                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1381676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              284469213                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            38125231                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     22058001                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             144896757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1450966                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1868                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        13055                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          36770945                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         10832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    147018839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.564508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.526147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         61240402     41.65%     41.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          5045966      3.43%     45.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          5068295      3.45%     48.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          8278389      5.63%     54.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          5107158      3.47%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          6239728      4.24%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          5271819      3.59%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          5362785      3.65%     69.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         45404297     30.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    147018839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.258195                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.926510                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            36773110                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  2235                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18195485294340                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             5257048                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         7690113                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         9876                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        6529709                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads       990735                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           8561                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  49170917196                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         721679                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         13050902                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        27061767                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          67505684                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      38678801                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      506524371                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        975049                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       10748321                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        9076049                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15642124                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    535626594                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1163266664                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        434751648                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         322886954                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     486355473                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         49270987                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          53425773                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                593072593                       # The number of ROB reads
system.switch_cpus.rob.writes               995012227                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           456438598                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
