// Seed: 4185663405
module module_0 (
    input supply1 id_0,
    output supply1 id_1#(
        .id_8 (1),
        .id_9 (-1'b0),
        .id_10(-1),
        .id_11(1)
    ),
    input supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    output wor id_5,
    input uwire id_6
);
  wire  id_12;
  logic \id_13 ;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input tri id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri id_6,
    input wand id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
