

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU7'
================================================================
* Date:           Mon Nov  6 22:46:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    175|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    110|    -|
|Register         |        -|    -|     144|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     144|    299|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_16_1_1_U53  |mux_3_2_16_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln137_1_fu_211_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln137_2_fu_268_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln137_fu_176_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln140_2_fu_240_p2   |         +|   0|  0|  22|          15|          15|
    |add_ln140_fu_199_p2     |         +|   0|  0|  21|          14|          14|
    |value_fu_235_p2         |         +|   0|  0|  23|          16|          16|
    |icmp_ln137_1_fu_273_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln137_fu_170_p2    |      icmp|   0|  0|  15|           8|           2|
    |select_ln137_fu_279_p3  |    select|   0|  0|   8|           1|           8|
    |value_1_fu_253_p3       |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 175|          97|          71|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                 |  14|          3|    1|          3|
    |ap_done_int                                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                   |   9|          2|    1|          2|
    |bw_3_fu_80                                                                |   9|          2|    8|         16|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0  |  14|          3|   14|         42|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0  |  14|          3|   14|         42|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0  |  14|          3|   14|         42|
    |phi_mul3194_fu_76                                                         |   9|          2|   17|         34|
    |phi_urem3196_fu_72                                                        |   9|          2|    8|         16|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     | 110|         24|   79|        201|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln137_reg_346                                                         |   8|   0|    8|          0|
    |ap_CS_fsm                                                                 |   2|   0|    2|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                   |   1|   0|    1|          0|
    |bw_3_fu_80                                                                |   8|   0|    8|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_366  |  14|   0|   14|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8_reg_356   |  14|   0|   14|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_reg_361   |  14|   0|   14|          0|
    |phi_mul3194_fu_76                                                         |  17|   0|   17|          0|
    |phi_mul3194_load_reg_351                                                  |  17|   0|   17|          0|
    |phi_urem3196_fu_72                                                        |   8|   0|    8|          0|
    |phi_urem3196_load_reg_337                                                 |   8|   0|    8|          0|
    |sext_ln137_cast_reg_332                                                   |  16|   0|   16|          0|
    |sext_ln140_cast_reg_327                                                   |  15|   0|   15|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 144|   0|  144|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|                                 RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                                                                    |   in|    1|  ap_ctrl_hs|                                             conv1_Pipeline_RELU7|  return value|
|ap_rst                                                                    |   in|    1|  ap_ctrl_hs|                                             conv1_Pipeline_RELU7|  return value|
|ap_start                                                                  |   in|    1|  ap_ctrl_hs|                                             conv1_Pipeline_RELU7|  return value|
|ap_done                                                                   |  out|    1|  ap_ctrl_hs|                                             conv1_Pipeline_RELU7|  return value|
|ap_idle                                                                   |  out|    1|  ap_ctrl_hs|                                             conv1_Pipeline_RELU7|  return value|
|ap_ready                                                                  |  out|    1|  ap_ctrl_hs|                                             conv1_Pipeline_RELU7|  return value|
|mul_ln140_1                                                               |   in|   14|     ap_none|                                                      mul_ln140_1|        scalar|
|sext_ln137                                                                |   in|   14|     ap_none|                                                       sext_ln137|        scalar|
|sext_ln140                                                                |   in|   14|     ap_none|                                                       sext_ln140|        scalar|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0        |  out|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0        |  out|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0        |  out|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2|         array|
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem3196 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem3196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul3194 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul3194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bw_3 = alloca i32 1"   --->   Operation 7 'alloca' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln140_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln140"   --->   Operation 8 'read' 'sext_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln137"   --->   Operation 9 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln140_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_ln140_1"   --->   Operation 10 'read' 'mul_ln140_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln140_cast = sext i14 %sext_ln140_read"   --->   Operation 11 'sext' 'sext_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i14 %sext_ln137_read"   --->   Operation 12 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_3"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul3194"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem3196"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i979"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem3196_load = load i8 %phi_urem3196" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 20 'load' 'phi_urem3196_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 21 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.76ns)   --->   "%icmp_ln137 = icmp_eq  i8 %bw, i8 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 22 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.76ns)   --->   "%add_ln137 = add i8 %bw, i8 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 23 'add' 'add_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.body8.1.i979.split, void %for.end.1.i.exitStub" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 24 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul3194_load = load i17 %phi_mul3194" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 25 'load' 'phi_mul3194_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %phi_mul3194_load, i32 10, i32 16" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 26 'partselect' 'tmp' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %tmp" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 27 'zext' 'zext_ln140' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.83ns)   --->   "%add_ln140 = add i14 %mul_ln140_1_read, i14 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 28 'add' 'add_ln140' <Predicate = (!icmp_ln137)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i14 %add_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 29 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln140_1" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 30 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln140_1" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 31 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln140_1" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 32 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 33 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 34 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 35 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_9" [src/conv1.cpp:138->src/conv1.cpp:63]   --->   Operation 36 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 38 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.86ns)   --->   "%add_ln137_1 = add i17 %phi_mul3194_load, i17 342" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 39 'add' 'add_ln137_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i8 %phi_urem3196_load" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 40 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 41 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 42 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 42 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 43 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13, i2 %trunc_ln137" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 44 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i16 %tmp_s" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 45 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.85ns)   --->   "%value = add i16 %tmp_s, i16 %sext_ln137_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 46 'add' 'value' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.84ns)   --->   "%add_ln140_2 = add i15 %trunc_ln140, i15 %sext_ln140_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 47 'add' 'add_ln140_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %value, i32 15" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 48 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.29ns)   --->   "%value_1 = select i1 %tmp_112, i15 0, i15 %add_ln140_2" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 49 'select' 'value_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i15 %value_1" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 50 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.73ns)   --->   "%switch_ln146 = switch i2 %trunc_ln137, void %V32.i.i.i43.1.i.case.2, i2 0, void %V32.i.i.i43.1.i.case.0, i2 1, void %V32.i.i.i43.1.i.case.1" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 51 'switch' 'switch_ln146' <Predicate = true> <Delay = 0.73>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 52 'store' 'store_ln146' <Predicate = (trunc_ln137 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.1.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 53 'br' 'br_ln146' <Predicate = (trunc_ln137 == 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 54 'store' 'store_ln146' <Predicate = (trunc_ln137 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.1.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 55 'br' 'br_ln146' <Predicate = (trunc_ln137 == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 56 'store' 'store_ln146' <Predicate = (trunc_ln137 != 0 & trunc_ln137 != 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10200> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.1.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 57 'br' 'br_ln146' <Predicate = (trunc_ln137 != 0 & trunc_ln137 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.76ns)   --->   "%add_ln137_2 = add i8 %phi_urem3196_load, i8 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 58 'add' 'add_ln137_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln137_1 = icmp_ult  i8 %add_ln137_2, i8 3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 59 'icmp' 'icmp_ln137_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.39ns)   --->   "%select_ln137 = select i1 %icmp_ln137_1, i8 %add_ln137_2, i8 0" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 60 'select' 'select_ln137' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln137 = store i8 %add_ln137, i8 %bw_3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 61 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln137 = store i17 %add_ln137_1, i17 %phi_mul3194" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 62 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln137 = store i8 %select_ln137, i8 %phi_urem3196" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 63 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body8.1.i979" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 64 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln140_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln137]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem3196                                                     (alloca           ) [ 0111]
phi_mul3194                                                      (alloca           ) [ 0111]
bw_3                                                             (alloca           ) [ 0111]
sext_ln140_read                                                  (read             ) [ 0000]
sext_ln137_read                                                  (read             ) [ 0000]
mul_ln140_1_read                                                 (read             ) [ 0010]
sext_ln140_cast                                                  (sext             ) [ 0111]
sext_ln137_cast                                                  (sext             ) [ 0111]
specmemcore_ln0                                                  (specmemcore      ) [ 0000]
specmemcore_ln0                                                  (specmemcore      ) [ 0000]
specmemcore_ln0                                                  (specmemcore      ) [ 0000]
store_ln0                                                        (store            ) [ 0000]
store_ln0                                                        (store            ) [ 0000]
store_ln0                                                        (store            ) [ 0000]
br_ln0                                                           (br               ) [ 0000]
phi_urem3196_load                                                (load             ) [ 0101]
bw                                                               (load             ) [ 0000]
icmp_ln137                                                       (icmp             ) [ 0010]
add_ln137                                                        (add              ) [ 0101]
br_ln137                                                         (br               ) [ 0000]
phi_mul3194_load                                                 (load             ) [ 0101]
tmp                                                              (partselect       ) [ 0000]
zext_ln140                                                       (zext             ) [ 0000]
add_ln140                                                        (add              ) [ 0000]
zext_ln140_1                                                     (zext             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8  (getelementptr    ) [ 0101]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9  (getelementptr    ) [ 0101]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 (getelementptr    ) [ 0101]
specpipeline_ln138                                               (specpipeline     ) [ 0000]
speclooptripcount_ln137                                          (speclooptripcount) [ 0000]
specloopname_ln137                                               (specloopname     ) [ 0000]
add_ln137_1                                                      (add              ) [ 0000]
trunc_ln137                                                      (trunc            ) [ 0101]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 (load             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 (load             ) [ 0000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 (load             ) [ 0000]
tmp_s                                                            (mux              ) [ 0000]
trunc_ln140                                                      (trunc            ) [ 0000]
value                                                            (add              ) [ 0000]
add_ln140_2                                                      (add              ) [ 0000]
tmp_112                                                          (bitselect        ) [ 0000]
value_1                                                          (select           ) [ 0000]
zext_ln140_2                                                     (zext             ) [ 0000]
switch_ln146                                                     (switch           ) [ 0000]
store_ln146                                                      (store            ) [ 0000]
br_ln146                                                         (br               ) [ 0000]
store_ln146                                                      (store            ) [ 0000]
br_ln146                                                         (br               ) [ 0000]
store_ln146                                                      (store            ) [ 0000]
br_ln146                                                         (br               ) [ 0000]
add_ln137_2                                                      (add              ) [ 0000]
icmp_ln137_1                                                     (icmp             ) [ 0000]
select_ln137                                                     (select           ) [ 0000]
store_ln137                                                      (store            ) [ 0000]
store_ln137                                                      (store            ) [ 0000]
store_ln137                                                      (store            ) [ 0000]
br_ln137                                                         (br               ) [ 0000]
ret_ln0                                                          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln140_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln137">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln140">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="phi_urem3196_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem3196/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="phi_mul3194_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul3194/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bw_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln140_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln140_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln137_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln137_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln140_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln140_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="14" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="14" slack="0"/>
<pin id="120" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11/2 store_ln146/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12/2 store_ln146/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13/2 store_ln146/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sext_ln140_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sext_ln137_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_urem3196_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem3196_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bw_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln137_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln137_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_mul3194_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="1"/>
<pin id="184" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul3194_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="17" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln140_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln140_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="1"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln140_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln137_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="17" slack="1"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln137_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="0" index="3" bw="16" slack="0"/>
<pin id="224" dir="0" index="4" bw="2" slack="0"/>
<pin id="225" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln140_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="value_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="14" slack="2"/>
<pin id="238" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln140_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="0"/>
<pin id="242" dir="0" index="1" bw="14" slack="2"/>
<pin id="243" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_112_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_112/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="value_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="15" slack="0"/>
<pin id="256" dir="0" index="2" bw="15" slack="0"/>
<pin id="257" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln140_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln137_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln137_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln137_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln137_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="0" index="1" bw="8" slack="2"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln137_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="0" index="1" bw="17" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln137_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="phi_urem3196_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem3196 "/>
</bind>
</comp>

<comp id="308" class="1005" name="phi_mul3194_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul3194 "/>
</bind>
</comp>

<comp id="315" class="1005" name="bw_3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw_3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="mul_ln140_1_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="1"/>
<pin id="324" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln140_1_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="sext_ln140_cast_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="15" slack="2"/>
<pin id="329" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln140_cast "/>
</bind>
</comp>

<comp id="332" class="1005" name="sext_ln137_cast_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="2"/>
<pin id="334" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln137_cast "/>
</bind>
</comp>

<comp id="337" class="1005" name="phi_urem3196_load_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem3196_load "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_ln137_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="351" class="1005" name="phi_mul3194_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="17" slack="1"/>
<pin id="353" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3194_load "/>
</bind>
</comp>

<comp id="356" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="1"/>
<pin id="358" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 "/>
</bind>
</comp>

<comp id="361" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="1"/>
<pin id="363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 "/>
</bind>
</comp>

<comp id="366" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="1"/>
<pin id="368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="102" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="109" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="116" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="84" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="90" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="123" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="129" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="135" pin="3"/><net_sink comp="219" pin=3"/></net>

<net id="230"><net_src comp="216" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="234"><net_src comp="219" pin="5"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="219" pin="5"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="240" pin="2"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="268" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="295"><net_src comp="211" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="279" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="72" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="311"><net_src comp="76" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="318"><net_src comp="80" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="325"><net_src comp="96" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="330"><net_src comp="141" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="335"><net_src comp="145" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="340"><net_src comp="164" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="349"><net_src comp="176" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="354"><net_src comp="182" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="359"><net_src comp="102" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="364"><net_src comp="109" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="369"><net_src comp="116" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 | {3 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 | {3 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 | {3 }
 - Input state : 
	Port: conv1_Pipeline_RELU7 : mul_ln140_1 | {1 }
	Port: conv1_Pipeline_RELU7 : sext_ln137 | {1 }
	Port: conv1_Pipeline_RELU7 : sext_ln140 | {1 }
	Port: conv1_Pipeline_RELU7 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 | {2 3 }
	Port: conv1_Pipeline_RELU7 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 | {2 3 }
	Port: conv1_Pipeline_RELU7 : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln137 : 1
		add_ln137 : 1
		br_ln137 : 2
		tmp : 1
		zext_ln140 : 2
		add_ln140 : 3
		zext_ln140_1 : 4
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 : 6
	State 3
		tmp_s : 1
		trunc_ln140 : 2
		value : 2
		add_ln140_2 : 3
		tmp_112 : 3
		value_1 : 4
		zext_ln140_2 : 5
		switch_ln146 : 1
		store_ln146 : 6
		store_ln146 : 6
		store_ln146 : 6
		icmp_ln137_1 : 1
		select_ln137 : 2
		store_ln137 : 1
		store_ln137 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln137_fu_176      |    0    |    15   |
|          |       add_ln140_fu_199      |    0    |    21   |
|    add   |      add_ln137_1_fu_211     |    0    |    24   |
|          |         value_fu_235        |    0    |    23   |
|          |      add_ln140_2_fu_240     |    0    |    22   |
|          |      add_ln137_2_fu_268     |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln137_fu_170      |    0    |    15   |
|          |     icmp_ln137_1_fu_273     |    0    |    15   |
|----------|-----------------------------|---------|---------|
|  select  |        value_1_fu_253       |    0    |    15   |
|          |     select_ln137_fu_279     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|    mux   |         tmp_s_fu_219        |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |  sext_ln140_read_read_fu_84 |    0    |    0    |
|   read   |  sext_ln137_read_read_fu_90 |    0    |    0    |
|          | mul_ln140_1_read_read_fu_96 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln140_cast_fu_141   |    0    |    0    |
|          |    sext_ln137_cast_fu_145   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_185         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln140_fu_195      |    0    |    0    |
|   zext   |     zext_ln140_1_fu_204     |    0    |    0    |
|          |     zext_ln140_2_fu_261     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln137_fu_216     |    0    |    0    |
|          |      trunc_ln140_fu_231     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_112_fu_245       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   187   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                            add_ln137_reg_346                           |    8   |
|                              bw_3_reg_315                              |    8   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_366|   14   |
| conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8_reg_356|   14   |
| conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_reg_361|   14   |
|                        mul_ln140_1_read_reg_322                        |   14   |
|                        phi_mul3194_load_reg_351                        |   17   |
|                           phi_mul3194_reg_308                          |   17   |
|                        phi_urem3196_load_reg_337                       |    8   |
|                          phi_urem3196_reg_301                          |    8   |
|                         sext_ln137_cast_reg_332                        |   16   |
|                         sext_ln140_cast_reg_327                        |   15   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   153  |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_135 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   187  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   153  |   214  |
+-----------+--------+--------+--------+
