From eeab786abd27fd3bbef8969fb5ba251559edca69 Mon Sep 17 00:00:00 2001
From: beviu <contact@beviu.com>
Date: Fri, 16 Jan 2026 11:17:57 +0100
Subject: [PATCH 09/19] arch-x86: Add IA32_UINTR_TT MSR

---
 src/arch/x86/regs/misc.hh | 1 +
 src/arch/x86/regs/msr.cc  | 1 +
 2 files changed, 2 insertions(+)

diff --git a/src/arch/x86/regs/misc.hh b/src/arch/x86/regs/misc.hh
index d9b4f4b3e5..77a731a863 100644
--- a/src/arch/x86/regs/misc.hh
+++ b/src/arch/x86/regs/misc.hh
@@ -256,6 +256,7 @@ enum : RegIndex
     McMiscEnd,
 
     UintrMisc = McMiscEnd,
+    UintrTT,
 
     // Extended feature enable register
     Efer,
diff --git a/src/arch/x86/regs/msr.cc b/src/arch/x86/regs/msr.cc
index e293f8264f..40ee08cedb 100644
--- a/src/arch/x86/regs/msr.cc
+++ b/src/arch/x86/regs/msr.cc
@@ -114,6 +114,7 @@ const MsrMap::value_type msrMapData[] = {
     MsrVal(0x41F, misc_reg::Mc7Misc),
     MsrVal(0x986, misc_reg::Uihandler),
     MsrVal(0x988, misc_reg::UintrMisc),
+    MsrVal(0x98A, misc_reg::UintrTT),
     MsrVal(0xC0000080, misc_reg::Efer),
     MsrVal(0xC0000081, misc_reg::Star),
     MsrVal(0xC0000082, misc_reg::Lstar),
-- 
2.52.0

