--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ALU_4bits.twx ALU_4bits.ncd -o ALU_4bits.twr ALU_4bits.pcf
-ucf ALU_4bits_ucf.ucf

Design file:              ALU_4bits.ncd
Physical constraint file: ALU_4bits.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
OPE_A<0>       |SalFZ          |   13.038|
OPE_A<0>       |Sal_ALU<0>     |    8.104|
OPE_A<0>       |Sal_ALU<1>     |    9.553|
OPE_A<0>       |Sal_ALU<2>     |   11.137|
OPE_A<0>       |Sal_ALU<3>     |   11.944|
OPE_A<1>       |SalFZ          |   11.157|
OPE_A<1>       |Sal_ALU<1>     |    8.050|
OPE_A<1>       |Sal_ALU<2>     |    9.256|
OPE_A<1>       |Sal_ALU<3>     |   10.063|
OPE_A<2>       |SalFZ          |   10.848|
OPE_A<2>       |Sal_ALU<2>     |    8.718|
OPE_A<2>       |Sal_ALU<3>     |    9.754|
OPE_A<3>       |SalFZ          |    9.503|
OPE_A<3>       |Sal_ALU<3>     |    8.409|
OPE_B<0>       |SalFZ          |   12.740|
OPE_B<0>       |Sal_ALU<0>     |    7.768|
OPE_B<0>       |Sal_ALU<1>     |    9.162|
OPE_B<0>       |Sal_ALU<2>     |   10.839|
OPE_B<0>       |Sal_ALU<3>     |   11.646|
OPE_B<1>       |SalFZ          |   10.957|
OPE_B<1>       |Sal_ALU<1>     |    8.855|
OPE_B<1>       |Sal_ALU<2>     |    9.056|
OPE_B<1>       |Sal_ALU<3>     |    9.863|
OPE_B<2>       |SalFZ          |   10.259|
OPE_B<2>       |Sal_ALU<2>     |    8.311|
OPE_B<2>       |Sal_ALU<3>     |    9.165|
OPE_B<3>       |SalFZ          |    9.464|
OPE_B<3>       |Sal_ALU<3>     |    8.370|
SEL_ALU<0>     |SalFZ          |   13.191|
SEL_ALU<0>     |Sal_ALU<0>     |    7.909|
SEL_ALU<0>     |Sal_ALU<1>     |   10.270|
SEL_ALU<0>     |Sal_ALU<2>     |   11.290|
SEL_ALU<0>     |Sal_ALU<3>     |   12.097|
SEL_ALU<1>     |SalFZ          |   13.322|
SEL_ALU<1>     |Sal_ALU<0>     |    8.415|
SEL_ALU<1>     |Sal_ALU<1>     |   10.126|
SEL_ALU<1>     |Sal_ALU<2>     |   11.421|
SEL_ALU<1>     |Sal_ALU<3>     |   12.228|
---------------+---------------+---------+


Analysis completed Fri Oct 27 09:36:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



