#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  1 14:35:31 2022
# Process ID: 1344
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8632 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name Timer_ronde_v1_0_project -directory D:/Projet_range/project/project.tmp/Timer_ronde_v1_0_project d:/Projet_range/sources/ip_repo/Timer_ronde_1.0/component.xml
update_compile_order -fileset sources_1
current_project project
current_project Timer_ronde_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projet_range/sources/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv elsys-design.com:user:Timer_ronde:1.0 [get_ips  design_fpga_Timer_ronde_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_fpga_Timer_ronde_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets time_pulse_0_pulse_1s]
connect_bd_net [get_bd_pins time_pulse_0/pulse_1s] [get_bd_pins Timer_ronde_0/pulse_s]
connect_bd_net [get_bd_pins time_pulse_0/pulse_1min] [get_bd_pins Timer_ronde_0/pulse_min]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name Dijkstra_reg_v1_0_project -directory D:/Projet_range/project/project.tmp/Dijkstra_reg_v1_0_project d:/Projet_range/sources/ip_repo/Dijkstra_reg_1.0/component.xml
current_project project
current_project Dijkstra_reg_v1_0_project
close_project
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
