{
  "module_name": "get-reg-list.c",
  "hash_id": "a9a3af82b47cf4b9cef11a02eb23454a78204fdeeccef01c5bf10b036582a4f7",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/selftests/kvm/aarch64/get-reg-list.c",
  "human_readable_source": "\n \n#include <stdio.h>\n#include \"kvm_util.h\"\n#include \"test_util.h\"\n#include \"processor.h\"\n\nstruct feature_id_reg {\n\t__u64 reg;\n\t__u64 id_reg;\n\t__u64 feat_shift;\n\t__u64 feat_min;\n};\n\nstatic struct feature_id_reg feat_id_regs[] = {\n\t{\n\t\tARM64_SYS_REG(3, 0, 2, 0, 3),\t \n\t\tARM64_SYS_REG(3, 0, 0, 7, 3),\t \n\t\t0,\n\t\t1\n\t},\n\t{\n\t\tARM64_SYS_REG(3, 0, 10, 2, 2),\t \n\t\tARM64_SYS_REG(3, 0, 0, 7, 3),\t \n\t\t4,\n\t\t1\n\t},\n\t{\n\t\tARM64_SYS_REG(3, 0, 10, 2, 3),\t \n\t\tARM64_SYS_REG(3, 0, 0, 7, 3),\t \n\t\t4,\n\t\t1\n\t}\n};\n\nbool filter_reg(__u64 reg)\n{\n\t \n\tif ((reg & KVM_REG_ARM_COPROC_MASK) == KVM_REG_ARM_DEMUX)\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic bool check_supported_feat_reg(struct kvm_vcpu *vcpu, __u64 reg)\n{\n\tint i, ret;\n\t__u64 data, feat_val;\n\n\tfor (i = 0; i < ARRAY_SIZE(feat_id_regs); i++) {\n\t\tif (feat_id_regs[i].reg == reg) {\n\t\t\tret = __vcpu_get_reg(vcpu, feat_id_regs[i].id_reg, &data);\n\t\t\tif (ret < 0)\n\t\t\t\treturn false;\n\n\t\t\tfeat_val = ((data >> feat_id_regs[i].feat_shift) & 0xf);\n\t\t\treturn feat_val >= feat_id_regs[i].feat_min;\n\t\t}\n\t}\n\n\treturn true;\n}\n\nbool check_supported_reg(struct kvm_vcpu *vcpu, __u64 reg)\n{\n\treturn check_supported_feat_reg(vcpu, reg);\n}\n\nbool check_reject_set(int err)\n{\n\treturn err == EPERM;\n}\n\nvoid finalize_vcpu(struct kvm_vcpu *vcpu, struct vcpu_reg_list *c)\n{\n\tstruct vcpu_reg_sublist *s;\n\tint feature;\n\n\tfor_each_sublist(c, s) {\n\t\tif (s->finalize) {\n\t\t\tfeature = s->feature;\n\t\t\tvcpu_ioctl(vcpu, KVM_ARM_VCPU_FINALIZE, &feature);\n\t\t}\n\t}\n}\n\n#define REG_MASK (KVM_REG_ARCH_MASK | KVM_REG_SIZE_MASK | KVM_REG_ARM_COPROC_MASK)\n\n#define CORE_REGS_XX_NR_WORDS\t2\n#define CORE_SPSR_XX_NR_WORDS\t2\n#define CORE_FPREGS_XX_NR_WORDS\t4\n\nstatic const char *core_id_to_str(const char *prefix, __u64 id)\n{\n\t__u64 core_off = id & ~REG_MASK, idx;\n\n\t \n\tswitch (core_off) {\n\tcase KVM_REG_ARM_CORE_REG(regs.regs[0]) ...\n\t     KVM_REG_ARM_CORE_REG(regs.regs[30]):\n\t\tidx = (core_off - KVM_REG_ARM_CORE_REG(regs.regs[0])) / CORE_REGS_XX_NR_WORDS;\n\t\tTEST_ASSERT(idx < 31, \"%s: Unexpected regs.regs index: %lld\", prefix, idx);\n\t\treturn strdup_printf(\"KVM_REG_ARM_CORE_REG(regs.regs[%lld])\", idx);\n\tcase KVM_REG_ARM_CORE_REG(regs.sp):\n\t\treturn \"KVM_REG_ARM_CORE_REG(regs.sp)\";\n\tcase KVM_REG_ARM_CORE_REG(regs.pc):\n\t\treturn \"KVM_REG_ARM_CORE_REG(regs.pc)\";\n\tcase KVM_REG_ARM_CORE_REG(regs.pstate):\n\t\treturn \"KVM_REG_ARM_CORE_REG(regs.pstate)\";\n\tcase KVM_REG_ARM_CORE_REG(sp_el1):\n\t\treturn \"KVM_REG_ARM_CORE_REG(sp_el1)\";\n\tcase KVM_REG_ARM_CORE_REG(elr_el1):\n\t\treturn \"KVM_REG_ARM_CORE_REG(elr_el1)\";\n\tcase KVM_REG_ARM_CORE_REG(spsr[0]) ...\n\t     KVM_REG_ARM_CORE_REG(spsr[KVM_NR_SPSR - 1]):\n\t\tidx = (core_off - KVM_REG_ARM_CORE_REG(spsr[0])) / CORE_SPSR_XX_NR_WORDS;\n\t\tTEST_ASSERT(idx < KVM_NR_SPSR, \"%s: Unexpected spsr index: %lld\", prefix, idx);\n\t\treturn strdup_printf(\"KVM_REG_ARM_CORE_REG(spsr[%lld])\", idx);\n\tcase KVM_REG_ARM_CORE_REG(fp_regs.vregs[0]) ...\n\t     KVM_REG_ARM_CORE_REG(fp_regs.vregs[31]):\n\t\tidx = (core_off - KVM_REG_ARM_CORE_REG(fp_regs.vregs[0])) / CORE_FPREGS_XX_NR_WORDS;\n\t\tTEST_ASSERT(idx < 32, \"%s: Unexpected fp_regs.vregs index: %lld\", prefix, idx);\n\t\treturn strdup_printf(\"KVM_REG_ARM_CORE_REG(fp_regs.vregs[%lld])\", idx);\n\tcase KVM_REG_ARM_CORE_REG(fp_regs.fpsr):\n\t\treturn \"KVM_REG_ARM_CORE_REG(fp_regs.fpsr)\";\n\tcase KVM_REG_ARM_CORE_REG(fp_regs.fpcr):\n\t\treturn \"KVM_REG_ARM_CORE_REG(fp_regs.fpcr)\";\n\t}\n\n\tTEST_FAIL(\"%s: Unknown core reg id: 0x%llx\", prefix, id);\n\treturn NULL;\n}\n\nstatic const char *sve_id_to_str(const char *prefix, __u64 id)\n{\n\t__u64 sve_off, n, i;\n\n\tif (id == KVM_REG_ARM64_SVE_VLS)\n\t\treturn \"KVM_REG_ARM64_SVE_VLS\";\n\n\tsve_off = id & ~(REG_MASK | ((1ULL << 5) - 1));\n\ti = id & (KVM_ARM64_SVE_MAX_SLICES - 1);\n\n\tTEST_ASSERT(i == 0, \"%s: Currently we don't expect slice > 0, reg id 0x%llx\", prefix, id);\n\n\tswitch (sve_off) {\n\tcase KVM_REG_ARM64_SVE_ZREG_BASE ...\n\t     KVM_REG_ARM64_SVE_ZREG_BASE + (1ULL << 5) * KVM_ARM64_SVE_NUM_ZREGS - 1:\n\t\tn = (id >> 5) & (KVM_ARM64_SVE_NUM_ZREGS - 1);\n\t\tTEST_ASSERT(id == KVM_REG_ARM64_SVE_ZREG(n, 0),\n\t\t\t    \"%s: Unexpected bits set in SVE ZREG id: 0x%llx\", prefix, id);\n\t\treturn strdup_printf(\"KVM_REG_ARM64_SVE_ZREG(%lld, 0)\", n);\n\tcase KVM_REG_ARM64_SVE_PREG_BASE ...\n\t     KVM_REG_ARM64_SVE_PREG_BASE + (1ULL << 5) * KVM_ARM64_SVE_NUM_PREGS - 1:\n\t\tn = (id >> 5) & (KVM_ARM64_SVE_NUM_PREGS - 1);\n\t\tTEST_ASSERT(id == KVM_REG_ARM64_SVE_PREG(n, 0),\n\t\t\t    \"%s: Unexpected bits set in SVE PREG id: 0x%llx\", prefix, id);\n\t\treturn strdup_printf(\"KVM_REG_ARM64_SVE_PREG(%lld, 0)\", n);\n\tcase KVM_REG_ARM64_SVE_FFR_BASE:\n\t\tTEST_ASSERT(id == KVM_REG_ARM64_SVE_FFR(0),\n\t\t\t    \"%s: Unexpected bits set in SVE FFR id: 0x%llx\", prefix, id);\n\t\treturn \"KVM_REG_ARM64_SVE_FFR(0)\";\n\t}\n\n\treturn NULL;\n}\n\nvoid print_reg(const char *prefix, __u64 id)\n{\n\tunsigned op0, op1, crn, crm, op2;\n\tconst char *reg_size = NULL;\n\n\tTEST_ASSERT((id & KVM_REG_ARCH_MASK) == KVM_REG_ARM64,\n\t\t    \"%s: KVM_REG_ARM64 missing in reg id: 0x%llx\", prefix, id);\n\n\tswitch (id & KVM_REG_SIZE_MASK) {\n\tcase KVM_REG_SIZE_U8:\n\t\treg_size = \"KVM_REG_SIZE_U8\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U16:\n\t\treg_size = \"KVM_REG_SIZE_U16\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U32:\n\t\treg_size = \"KVM_REG_SIZE_U32\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U64:\n\t\treg_size = \"KVM_REG_SIZE_U64\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U128:\n\t\treg_size = \"KVM_REG_SIZE_U128\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U256:\n\t\treg_size = \"KVM_REG_SIZE_U256\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U512:\n\t\treg_size = \"KVM_REG_SIZE_U512\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U1024:\n\t\treg_size = \"KVM_REG_SIZE_U1024\";\n\t\tbreak;\n\tcase KVM_REG_SIZE_U2048:\n\t\treg_size = \"KVM_REG_SIZE_U2048\";\n\t\tbreak;\n\tdefault:\n\t\tTEST_FAIL(\"%s: Unexpected reg size: 0x%llx in reg id: 0x%llx\",\n\t\t\t  prefix, (id & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT, id);\n\t}\n\n\tswitch (id & KVM_REG_ARM_COPROC_MASK) {\n\tcase KVM_REG_ARM_CORE:\n\t\tprintf(\"\\tKVM_REG_ARM64 | %s | KVM_REG_ARM_CORE | %s,\\n\", reg_size, core_id_to_str(prefix, id));\n\t\tbreak;\n\tcase KVM_REG_ARM_DEMUX:\n\t\tTEST_ASSERT(!(id & ~(REG_MASK | KVM_REG_ARM_DEMUX_ID_MASK | KVM_REG_ARM_DEMUX_VAL_MASK)),\n\t\t\t    \"%s: Unexpected bits set in DEMUX reg id: 0x%llx\", prefix, id);\n\t\tprintf(\"\\tKVM_REG_ARM64 | %s | KVM_REG_ARM_DEMUX | KVM_REG_ARM_DEMUX_ID_CCSIDR | %lld,\\n\",\n\t\t       reg_size, id & KVM_REG_ARM_DEMUX_VAL_MASK);\n\t\tbreak;\n\tcase KVM_REG_ARM64_SYSREG:\n\t\top0 = (id & KVM_REG_ARM64_SYSREG_OP0_MASK) >> KVM_REG_ARM64_SYSREG_OP0_SHIFT;\n\t\top1 = (id & KVM_REG_ARM64_SYSREG_OP1_MASK) >> KVM_REG_ARM64_SYSREG_OP1_SHIFT;\n\t\tcrn = (id & KVM_REG_ARM64_SYSREG_CRN_MASK) >> KVM_REG_ARM64_SYSREG_CRN_SHIFT;\n\t\tcrm = (id & KVM_REG_ARM64_SYSREG_CRM_MASK) >> KVM_REG_ARM64_SYSREG_CRM_SHIFT;\n\t\top2 = (id & KVM_REG_ARM64_SYSREG_OP2_MASK) >> KVM_REG_ARM64_SYSREG_OP2_SHIFT;\n\t\tTEST_ASSERT(id == ARM64_SYS_REG(op0, op1, crn, crm, op2),\n\t\t\t    \"%s: Unexpected bits set in SYSREG reg id: 0x%llx\", prefix, id);\n\t\tprintf(\"\\tARM64_SYS_REG(%d, %d, %d, %d, %d),\\n\", op0, op1, crn, crm, op2);\n\t\tbreak;\n\tcase KVM_REG_ARM_FW:\n\t\tTEST_ASSERT(id == KVM_REG_ARM_FW_REG(id & 0xffff),\n\t\t\t    \"%s: Unexpected bits set in FW reg id: 0x%llx\", prefix, id);\n\t\tprintf(\"\\tKVM_REG_ARM_FW_REG(%lld),\\n\", id & 0xffff);\n\t\tbreak;\n\tcase KVM_REG_ARM_FW_FEAT_BMAP:\n\t\tTEST_ASSERT(id == KVM_REG_ARM_FW_FEAT_BMAP_REG(id & 0xffff),\n\t\t\t    \"%s: Unexpected bits set in the bitmap feature FW reg id: 0x%llx\", prefix, id);\n\t\tprintf(\"\\tKVM_REG_ARM_FW_FEAT_BMAP_REG(%lld),\\n\", id & 0xffff);\n\t\tbreak;\n\tcase KVM_REG_ARM64_SVE:\n\t\tprintf(\"\\t%s,\\n\", sve_id_to_str(prefix, id));\n\t\tbreak;\n\tdefault:\n\t\tTEST_FAIL(\"%s: Unexpected coproc type: 0x%llx in reg id: 0x%llx\",\n\t\t\t  prefix, (id & KVM_REG_ARM_COPROC_MASK) >> KVM_REG_ARM_COPROC_SHIFT, id);\n\t}\n}\n\n \nstatic __u64 base_regs[] = {\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[0]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[1]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[2]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[3]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[4]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[5]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[6]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[7]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[8]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[9]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[10]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[11]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[12]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[13]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[14]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[15]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[16]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[17]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[18]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[19]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[20]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[21]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[22]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[23]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[24]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[25]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[26]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[27]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[28]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[29]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.regs[30]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.sp),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.pc),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(regs.pstate),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(sp_el1),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(elr_el1),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(spsr[0]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(spsr[1]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(spsr[2]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(spsr[3]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U64 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(spsr[4]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U32 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.fpsr),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U32 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.fpcr),\n\tKVM_REG_ARM_FW_REG(0),\t\t \n\tKVM_REG_ARM_FW_REG(1),\t\t \n\tKVM_REG_ARM_FW_REG(2),\t\t \n\tKVM_REG_ARM_FW_REG(3),\t\t \n\tKVM_REG_ARM_FW_FEAT_BMAP_REG(0),\t \n\tKVM_REG_ARM_FW_FEAT_BMAP_REG(1),\t \n\tKVM_REG_ARM_FW_FEAT_BMAP_REG(2),\t \n\tARM64_SYS_REG(3, 3, 14, 3, 1),\t \n\tARM64_SYS_REG(3, 3, 14, 3, 2),\t \n\tARM64_SYS_REG(3, 3, 14, 0, 2),\n\tARM64_SYS_REG(3, 0, 0, 0, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 0, 6),\t \n\tARM64_SYS_REG(3, 1, 0, 0, 1),\t \n\tARM64_SYS_REG(3, 1, 0, 0, 7),\t \n\tARM64_SYS_REG(3, 3, 0, 0, 1),\t \n\tARM64_SYS_REG(2, 0, 0, 0, 4),\n\tARM64_SYS_REG(2, 0, 0, 0, 5),\n\tARM64_SYS_REG(2, 0, 0, 0, 6),\n\tARM64_SYS_REG(2, 0, 0, 0, 7),\n\tARM64_SYS_REG(2, 0, 0, 1, 4),\n\tARM64_SYS_REG(2, 0, 0, 1, 5),\n\tARM64_SYS_REG(2, 0, 0, 1, 6),\n\tARM64_SYS_REG(2, 0, 0, 1, 7),\n\tARM64_SYS_REG(2, 0, 0, 2, 0),\t \n\tARM64_SYS_REG(2, 0, 0, 2, 2),\t \n\tARM64_SYS_REG(2, 0, 0, 2, 4),\n\tARM64_SYS_REG(2, 0, 0, 2, 5),\n\tARM64_SYS_REG(2, 0, 0, 2, 6),\n\tARM64_SYS_REG(2, 0, 0, 2, 7),\n\tARM64_SYS_REG(2, 0, 0, 3, 4),\n\tARM64_SYS_REG(2, 0, 0, 3, 5),\n\tARM64_SYS_REG(2, 0, 0, 3, 6),\n\tARM64_SYS_REG(2, 0, 0, 3, 7),\n\tARM64_SYS_REG(2, 0, 0, 4, 4),\n\tARM64_SYS_REG(2, 0, 0, 4, 5),\n\tARM64_SYS_REG(2, 0, 0, 4, 6),\n\tARM64_SYS_REG(2, 0, 0, 4, 7),\n\tARM64_SYS_REG(2, 0, 0, 5, 4),\n\tARM64_SYS_REG(2, 0, 0, 5, 5),\n\tARM64_SYS_REG(2, 0, 0, 5, 6),\n\tARM64_SYS_REG(2, 0, 0, 5, 7),\n\tARM64_SYS_REG(2, 0, 0, 6, 4),\n\tARM64_SYS_REG(2, 0, 0, 6, 5),\n\tARM64_SYS_REG(2, 0, 0, 6, 6),\n\tARM64_SYS_REG(2, 0, 0, 6, 7),\n\tARM64_SYS_REG(2, 0, 0, 7, 4),\n\tARM64_SYS_REG(2, 0, 0, 7, 5),\n\tARM64_SYS_REG(2, 0, 0, 7, 6),\n\tARM64_SYS_REG(2, 0, 0, 7, 7),\n\tARM64_SYS_REG(2, 0, 0, 8, 4),\n\tARM64_SYS_REG(2, 0, 0, 8, 5),\n\tARM64_SYS_REG(2, 0, 0, 8, 6),\n\tARM64_SYS_REG(2, 0, 0, 8, 7),\n\tARM64_SYS_REG(2, 0, 0, 9, 4),\n\tARM64_SYS_REG(2, 0, 0, 9, 5),\n\tARM64_SYS_REG(2, 0, 0, 9, 6),\n\tARM64_SYS_REG(2, 0, 0, 9, 7),\n\tARM64_SYS_REG(2, 0, 0, 10, 4),\n\tARM64_SYS_REG(2, 0, 0, 10, 5),\n\tARM64_SYS_REG(2, 0, 0, 10, 6),\n\tARM64_SYS_REG(2, 0, 0, 10, 7),\n\tARM64_SYS_REG(2, 0, 0, 11, 4),\n\tARM64_SYS_REG(2, 0, 0, 11, 5),\n\tARM64_SYS_REG(2, 0, 0, 11, 6),\n\tARM64_SYS_REG(2, 0, 0, 11, 7),\n\tARM64_SYS_REG(2, 0, 0, 12, 4),\n\tARM64_SYS_REG(2, 0, 0, 12, 5),\n\tARM64_SYS_REG(2, 0, 0, 12, 6),\n\tARM64_SYS_REG(2, 0, 0, 12, 7),\n\tARM64_SYS_REG(2, 0, 0, 13, 4),\n\tARM64_SYS_REG(2, 0, 0, 13, 5),\n\tARM64_SYS_REG(2, 0, 0, 13, 6),\n\tARM64_SYS_REG(2, 0, 0, 13, 7),\n\tARM64_SYS_REG(2, 0, 0, 14, 4),\n\tARM64_SYS_REG(2, 0, 0, 14, 5),\n\tARM64_SYS_REG(2, 0, 0, 14, 6),\n\tARM64_SYS_REG(2, 0, 0, 14, 7),\n\tARM64_SYS_REG(2, 0, 0, 15, 4),\n\tARM64_SYS_REG(2, 0, 0, 15, 5),\n\tARM64_SYS_REG(2, 0, 0, 15, 6),\n\tARM64_SYS_REG(2, 0, 0, 15, 7),\n\tARM64_SYS_REG(2, 0, 1, 1, 4),\t \n\tARM64_SYS_REG(2, 4, 0, 7, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 0, 5),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 2),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 3),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 4),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 5),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 6),\t \n\tARM64_SYS_REG(3, 0, 0, 1, 7),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 2),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 3),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 4),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 5),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 6),\t \n\tARM64_SYS_REG(3, 0, 0, 2, 7),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 2),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 3),\n\tARM64_SYS_REG(3, 0, 0, 3, 4),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 5),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 6),\t \n\tARM64_SYS_REG(3, 0, 0, 3, 7),\n\tARM64_SYS_REG(3, 0, 0, 4, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 4, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 4, 2),\t \n\tARM64_SYS_REG(3, 0, 0, 4, 3),\n\tARM64_SYS_REG(3, 0, 0, 4, 4),\t \n\tARM64_SYS_REG(3, 0, 0, 4, 5),\t \n\tARM64_SYS_REG(3, 0, 0, 4, 6),\n\tARM64_SYS_REG(3, 0, 0, 4, 7),\n\tARM64_SYS_REG(3, 0, 0, 5, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 5, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 5, 2),\n\tARM64_SYS_REG(3, 0, 0, 5, 3),\n\tARM64_SYS_REG(3, 0, 0, 5, 4),\t \n\tARM64_SYS_REG(3, 0, 0, 5, 5),\t \n\tARM64_SYS_REG(3, 0, 0, 5, 6),\n\tARM64_SYS_REG(3, 0, 0, 5, 7),\n\tARM64_SYS_REG(3, 0, 0, 6, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 6, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 6, 2),\t \n\tARM64_SYS_REG(3, 0, 0, 6, 3),\n\tARM64_SYS_REG(3, 0, 0, 6, 4),\n\tARM64_SYS_REG(3, 0, 0, 6, 5),\n\tARM64_SYS_REG(3, 0, 0, 6, 6),\n\tARM64_SYS_REG(3, 0, 0, 6, 7),\n\tARM64_SYS_REG(3, 0, 0, 7, 0),\t \n\tARM64_SYS_REG(3, 0, 0, 7, 1),\t \n\tARM64_SYS_REG(3, 0, 0, 7, 2),\t \n\tARM64_SYS_REG(3, 0, 0, 7, 3),\t \n\tARM64_SYS_REG(3, 0, 0, 7, 4),\t \n\tARM64_SYS_REG(3, 0, 0, 7, 5),\n\tARM64_SYS_REG(3, 0, 0, 7, 6),\n\tARM64_SYS_REG(3, 0, 0, 7, 7),\n\tARM64_SYS_REG(3, 0, 1, 0, 0),\t \n\tARM64_SYS_REG(3, 0, 1, 0, 1),\t \n\tARM64_SYS_REG(3, 0, 1, 0, 2),\t \n\tARM64_SYS_REG(3, 0, 2, 0, 0),\t \n\tARM64_SYS_REG(3, 0, 2, 0, 1),\t \n\tARM64_SYS_REG(3, 0, 2, 0, 2),\t \n\tARM64_SYS_REG(3, 0, 2, 0, 3),\t \n\tARM64_SYS_REG(3, 0, 5, 1, 0),\t \n\tARM64_SYS_REG(3, 0, 5, 1, 1),\t \n\tARM64_SYS_REG(3, 0, 5, 2, 0),\t \n\tARM64_SYS_REG(3, 0, 6, 0, 0),\t \n\tARM64_SYS_REG(3, 0, 7, 4, 0),\t \n\tARM64_SYS_REG(3, 0, 10, 2, 0),\t \n\tARM64_SYS_REG(3, 0, 10, 2, 2),\t \n\tARM64_SYS_REG(3, 0, 10, 2, 3),\t \n\tARM64_SYS_REG(3, 0, 10, 3, 0),\t \n\tARM64_SYS_REG(3, 0, 12, 0, 0),\t \n\tARM64_SYS_REG(3, 0, 12, 1, 1),\t \n\tARM64_SYS_REG(3, 0, 13, 0, 1),\t \n\tARM64_SYS_REG(3, 0, 13, 0, 4),\t \n\tARM64_SYS_REG(3, 0, 14, 1, 0),\t \n\tARM64_SYS_REG(3, 2, 0, 0, 0),\t \n\tARM64_SYS_REG(3, 3, 13, 0, 2),\t \n\tARM64_SYS_REG(3, 3, 13, 0, 3),\t \n\tARM64_SYS_REG(3, 3, 14, 0, 1),\t \n\tARM64_SYS_REG(3, 3, 14, 2, 1),\t \n\tARM64_SYS_REG(3, 3, 14, 2, 2),\t \n\tARM64_SYS_REG(3, 4, 3, 0, 0),\t \n\tARM64_SYS_REG(3, 4, 5, 0, 1),\t \n\tARM64_SYS_REG(3, 4, 5, 3, 0),\t \n};\n\nstatic __u64 pmu_regs[] = {\n\tARM64_SYS_REG(3, 0, 9, 14, 1),\t \n\tARM64_SYS_REG(3, 0, 9, 14, 2),\t \n\tARM64_SYS_REG(3, 3, 9, 12, 0),\t \n\tARM64_SYS_REG(3, 3, 9, 12, 1),\t \n\tARM64_SYS_REG(3, 3, 9, 12, 2),\t \n\tARM64_SYS_REG(3, 3, 9, 12, 3),\t \n\tARM64_SYS_REG(3, 3, 9, 12, 4),\t \n\tARM64_SYS_REG(3, 3, 9, 12, 5),\t \n\tARM64_SYS_REG(3, 3, 9, 13, 0),\t \n\tARM64_SYS_REG(3, 3, 9, 14, 0),\t \n\tARM64_SYS_REG(3, 3, 9, 14, 3),\t \n\tARM64_SYS_REG(3, 3, 14, 8, 0),\n\tARM64_SYS_REG(3, 3, 14, 8, 1),\n\tARM64_SYS_REG(3, 3, 14, 8, 2),\n\tARM64_SYS_REG(3, 3, 14, 8, 3),\n\tARM64_SYS_REG(3, 3, 14, 8, 4),\n\tARM64_SYS_REG(3, 3, 14, 8, 5),\n\tARM64_SYS_REG(3, 3, 14, 8, 6),\n\tARM64_SYS_REG(3, 3, 14, 8, 7),\n\tARM64_SYS_REG(3, 3, 14, 9, 0),\n\tARM64_SYS_REG(3, 3, 14, 9, 1),\n\tARM64_SYS_REG(3, 3, 14, 9, 2),\n\tARM64_SYS_REG(3, 3, 14, 9, 3),\n\tARM64_SYS_REG(3, 3, 14, 9, 4),\n\tARM64_SYS_REG(3, 3, 14, 9, 5),\n\tARM64_SYS_REG(3, 3, 14, 9, 6),\n\tARM64_SYS_REG(3, 3, 14, 9, 7),\n\tARM64_SYS_REG(3, 3, 14, 10, 0),\n\tARM64_SYS_REG(3, 3, 14, 10, 1),\n\tARM64_SYS_REG(3, 3, 14, 10, 2),\n\tARM64_SYS_REG(3, 3, 14, 10, 3),\n\tARM64_SYS_REG(3, 3, 14, 10, 4),\n\tARM64_SYS_REG(3, 3, 14, 10, 5),\n\tARM64_SYS_REG(3, 3, 14, 10, 6),\n\tARM64_SYS_REG(3, 3, 14, 10, 7),\n\tARM64_SYS_REG(3, 3, 14, 11, 0),\n\tARM64_SYS_REG(3, 3, 14, 11, 1),\n\tARM64_SYS_REG(3, 3, 14, 11, 2),\n\tARM64_SYS_REG(3, 3, 14, 11, 3),\n\tARM64_SYS_REG(3, 3, 14, 11, 4),\n\tARM64_SYS_REG(3, 3, 14, 11, 5),\n\tARM64_SYS_REG(3, 3, 14, 11, 6),\n\tARM64_SYS_REG(3, 3, 14, 12, 0),\n\tARM64_SYS_REG(3, 3, 14, 12, 1),\n\tARM64_SYS_REG(3, 3, 14, 12, 2),\n\tARM64_SYS_REG(3, 3, 14, 12, 3),\n\tARM64_SYS_REG(3, 3, 14, 12, 4),\n\tARM64_SYS_REG(3, 3, 14, 12, 5),\n\tARM64_SYS_REG(3, 3, 14, 12, 6),\n\tARM64_SYS_REG(3, 3, 14, 12, 7),\n\tARM64_SYS_REG(3, 3, 14, 13, 0),\n\tARM64_SYS_REG(3, 3, 14, 13, 1),\n\tARM64_SYS_REG(3, 3, 14, 13, 2),\n\tARM64_SYS_REG(3, 3, 14, 13, 3),\n\tARM64_SYS_REG(3, 3, 14, 13, 4),\n\tARM64_SYS_REG(3, 3, 14, 13, 5),\n\tARM64_SYS_REG(3, 3, 14, 13, 6),\n\tARM64_SYS_REG(3, 3, 14, 13, 7),\n\tARM64_SYS_REG(3, 3, 14, 14, 0),\n\tARM64_SYS_REG(3, 3, 14, 14, 1),\n\tARM64_SYS_REG(3, 3, 14, 14, 2),\n\tARM64_SYS_REG(3, 3, 14, 14, 3),\n\tARM64_SYS_REG(3, 3, 14, 14, 4),\n\tARM64_SYS_REG(3, 3, 14, 14, 5),\n\tARM64_SYS_REG(3, 3, 14, 14, 6),\n\tARM64_SYS_REG(3, 3, 14, 14, 7),\n\tARM64_SYS_REG(3, 3, 14, 15, 0),\n\tARM64_SYS_REG(3, 3, 14, 15, 1),\n\tARM64_SYS_REG(3, 3, 14, 15, 2),\n\tARM64_SYS_REG(3, 3, 14, 15, 3),\n\tARM64_SYS_REG(3, 3, 14, 15, 4),\n\tARM64_SYS_REG(3, 3, 14, 15, 5),\n\tARM64_SYS_REG(3, 3, 14, 15, 6),\n\tARM64_SYS_REG(3, 3, 14, 15, 7),\t \n};\n\nstatic __u64 vregs[] = {\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[0]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[1]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[2]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[3]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[4]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[5]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[6]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[7]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[8]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[9]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[10]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[11]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[12]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[13]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[14]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[15]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[16]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[17]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[18]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[19]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[20]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[21]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[22]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[23]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[24]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[25]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[26]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[27]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[28]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[29]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[30]),\n\tKVM_REG_ARM64 | KVM_REG_SIZE_U128 | KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(fp_regs.vregs[31]),\n};\n\nstatic __u64 sve_regs[] = {\n\tKVM_REG_ARM64_SVE_VLS,\n\tKVM_REG_ARM64_SVE_ZREG(0, 0),\n\tKVM_REG_ARM64_SVE_ZREG(1, 0),\n\tKVM_REG_ARM64_SVE_ZREG(2, 0),\n\tKVM_REG_ARM64_SVE_ZREG(3, 0),\n\tKVM_REG_ARM64_SVE_ZREG(4, 0),\n\tKVM_REG_ARM64_SVE_ZREG(5, 0),\n\tKVM_REG_ARM64_SVE_ZREG(6, 0),\n\tKVM_REG_ARM64_SVE_ZREG(7, 0),\n\tKVM_REG_ARM64_SVE_ZREG(8, 0),\n\tKVM_REG_ARM64_SVE_ZREG(9, 0),\n\tKVM_REG_ARM64_SVE_ZREG(10, 0),\n\tKVM_REG_ARM64_SVE_ZREG(11, 0),\n\tKVM_REG_ARM64_SVE_ZREG(12, 0),\n\tKVM_REG_ARM64_SVE_ZREG(13, 0),\n\tKVM_REG_ARM64_SVE_ZREG(14, 0),\n\tKVM_REG_ARM64_SVE_ZREG(15, 0),\n\tKVM_REG_ARM64_SVE_ZREG(16, 0),\n\tKVM_REG_ARM64_SVE_ZREG(17, 0),\n\tKVM_REG_ARM64_SVE_ZREG(18, 0),\n\tKVM_REG_ARM64_SVE_ZREG(19, 0),\n\tKVM_REG_ARM64_SVE_ZREG(20, 0),\n\tKVM_REG_ARM64_SVE_ZREG(21, 0),\n\tKVM_REG_ARM64_SVE_ZREG(22, 0),\n\tKVM_REG_ARM64_SVE_ZREG(23, 0),\n\tKVM_REG_ARM64_SVE_ZREG(24, 0),\n\tKVM_REG_ARM64_SVE_ZREG(25, 0),\n\tKVM_REG_ARM64_SVE_ZREG(26, 0),\n\tKVM_REG_ARM64_SVE_ZREG(27, 0),\n\tKVM_REG_ARM64_SVE_ZREG(28, 0),\n\tKVM_REG_ARM64_SVE_ZREG(29, 0),\n\tKVM_REG_ARM64_SVE_ZREG(30, 0),\n\tKVM_REG_ARM64_SVE_ZREG(31, 0),\n\tKVM_REG_ARM64_SVE_PREG(0, 0),\n\tKVM_REG_ARM64_SVE_PREG(1, 0),\n\tKVM_REG_ARM64_SVE_PREG(2, 0),\n\tKVM_REG_ARM64_SVE_PREG(3, 0),\n\tKVM_REG_ARM64_SVE_PREG(4, 0),\n\tKVM_REG_ARM64_SVE_PREG(5, 0),\n\tKVM_REG_ARM64_SVE_PREG(6, 0),\n\tKVM_REG_ARM64_SVE_PREG(7, 0),\n\tKVM_REG_ARM64_SVE_PREG(8, 0),\n\tKVM_REG_ARM64_SVE_PREG(9, 0),\n\tKVM_REG_ARM64_SVE_PREG(10, 0),\n\tKVM_REG_ARM64_SVE_PREG(11, 0),\n\tKVM_REG_ARM64_SVE_PREG(12, 0),\n\tKVM_REG_ARM64_SVE_PREG(13, 0),\n\tKVM_REG_ARM64_SVE_PREG(14, 0),\n\tKVM_REG_ARM64_SVE_PREG(15, 0),\n\tKVM_REG_ARM64_SVE_FFR(0),\n\tARM64_SYS_REG(3, 0, 1, 2, 0),    \n};\n\nstatic __u64 sve_rejects_set[] = {\n\tKVM_REG_ARM64_SVE_VLS,\n};\n\nstatic __u64 pauth_addr_regs[] = {\n\tARM64_SYS_REG(3, 0, 2, 1, 0),\t \n\tARM64_SYS_REG(3, 0, 2, 1, 1),\t \n\tARM64_SYS_REG(3, 0, 2, 1, 2),\t \n\tARM64_SYS_REG(3, 0, 2, 1, 3),\t \n\tARM64_SYS_REG(3, 0, 2, 2, 0),\t \n\tARM64_SYS_REG(3, 0, 2, 2, 1),\t \n\tARM64_SYS_REG(3, 0, 2, 2, 2),\t \n\tARM64_SYS_REG(3, 0, 2, 2, 3)\t \n};\n\nstatic __u64 pauth_generic_regs[] = {\n\tARM64_SYS_REG(3, 0, 2, 3, 0),\t \n\tARM64_SYS_REG(3, 0, 2, 3, 1),\t \n};\n\n#define BASE_SUBLIST \\\n\t{ \"base\", .regs = base_regs, .regs_n = ARRAY_SIZE(base_regs), }\n#define VREGS_SUBLIST \\\n\t{ \"vregs\", .regs = vregs, .regs_n = ARRAY_SIZE(vregs), }\n#define PMU_SUBLIST \\\n\t{ \"pmu\", .capability = KVM_CAP_ARM_PMU_V3, .feature = KVM_ARM_VCPU_PMU_V3, \\\n\t  .regs = pmu_regs, .regs_n = ARRAY_SIZE(pmu_regs), }\n#define SVE_SUBLIST \\\n\t{ \"sve\", .capability = KVM_CAP_ARM_SVE, .feature = KVM_ARM_VCPU_SVE, .finalize = true, \\\n\t  .regs = sve_regs, .regs_n = ARRAY_SIZE(sve_regs), \\\n\t  .rejects_set = sve_rejects_set, .rejects_set_n = ARRAY_SIZE(sve_rejects_set), }\n#define PAUTH_SUBLIST\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name \t\t= \"pauth_address\",\t\t\t\\\n\t\t.capability\t= KVM_CAP_ARM_PTRAUTH_ADDRESS,\t\t\\\n\t\t.feature\t= KVM_ARM_VCPU_PTRAUTH_ADDRESS,\t\t\\\n\t\t.regs\t\t= pauth_addr_regs,\t\t\t\\\n\t\t.regs_n\t\t= ARRAY_SIZE(pauth_addr_regs),\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name \t\t= \"pauth_generic\",\t\t\t\\\n\t\t.capability\t= KVM_CAP_ARM_PTRAUTH_GENERIC,\t\t\\\n\t\t.feature\t= KVM_ARM_VCPU_PTRAUTH_GENERIC,\t\t\\\n\t\t.regs\t\t= pauth_generic_regs,\t\t\t\\\n\t\t.regs_n\t\t= ARRAY_SIZE(pauth_generic_regs),\t\\\n\t}\n\nstatic struct vcpu_reg_list vregs_config = {\n\t.sublists = {\n\tBASE_SUBLIST,\n\tVREGS_SUBLIST,\n\t{0},\n\t},\n};\nstatic struct vcpu_reg_list vregs_pmu_config = {\n\t.sublists = {\n\tBASE_SUBLIST,\n\tVREGS_SUBLIST,\n\tPMU_SUBLIST,\n\t{0},\n\t},\n};\nstatic struct vcpu_reg_list sve_config = {\n\t.sublists = {\n\tBASE_SUBLIST,\n\tSVE_SUBLIST,\n\t{0},\n\t},\n};\nstatic struct vcpu_reg_list sve_pmu_config = {\n\t.sublists = {\n\tBASE_SUBLIST,\n\tSVE_SUBLIST,\n\tPMU_SUBLIST,\n\t{0},\n\t},\n};\nstatic struct vcpu_reg_list pauth_config = {\n\t.sublists = {\n\tBASE_SUBLIST,\n\tVREGS_SUBLIST,\n\tPAUTH_SUBLIST,\n\t{0},\n\t},\n};\nstatic struct vcpu_reg_list pauth_pmu_config = {\n\t.sublists = {\n\tBASE_SUBLIST,\n\tVREGS_SUBLIST,\n\tPAUTH_SUBLIST,\n\tPMU_SUBLIST,\n\t{0},\n\t},\n};\n\nstruct vcpu_reg_list *vcpu_configs[] = {\n\t&vregs_config,\n\t&vregs_pmu_config,\n\t&sve_config,\n\t&sve_pmu_config,\n\t&pauth_config,\n\t&pauth_pmu_config,\n};\nint vcpu_configs_n = ARRAY_SIZE(vcpu_configs);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}