
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_input_deco_gray.v ../design/module_keyboard.v ../design/module_top_deco_gray.v ../design/module_col_shift_register.sv ../design/module_freq_divider.sv ../design/module_fsm_controller.sv ../design/module_keycode_generator.sv ; synth_gowin -top module_top_deco_gray -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:53.5-79.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:82.5-98.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\module_bin_to_bcd'.
../design/module_bin_to_bcd.v:32: Warning: Identifier `\some_condition' is implicitly declared.
../design/module_bin_to_bcd.v:33: Warning: Identifier `\some_value_from_first_source' is implicitly declared.
../design/module_bin_to_bcd.v:35: Warning: Identifier `\some_value_from_second_source' is implicitly declared.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_input_deco_gray.v
Parsing SystemVerilog input from `../design/module_input_deco_gray.v' to AST representation.
Generating RTLIL representation for module `\module_input_deco_gray'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_keyboard.v
Parsing SystemVerilog input from `../design/module_keyboard.v' to AST representation.
Generating RTLIL representation for module `\teclado_matricial'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_top_deco_gray.v
Parsing SystemVerilog input from `../design/module_top_deco_gray.v' to AST representation.
Generating RTLIL representation for module `\module_top_deco_gray'.
../design/module_top_deco_gray.v:42: Warning: Identifier `\sum_result_wire' is implicitly declared.
../design/module_top_deco_gray.v:59: Warning: Identifier `\num1_internal' is implicitly declared.
../design/module_top_deco_gray.v:59: Warning: Identifier `\key_code' is implicitly declared.
../design/module_top_deco_gray.v:59: Warning: Range select [3:0] out of bounds on signal `\key_code': Setting all 4 result bits to undef.
../design/module_top_deco_gray.v:60: Warning: Identifier `\num2_internal' is implicitly declared.
../design/module_top_deco_gray.v:60: Warning: Range select [3:0] out of bounds on signal `\key_code': Setting all 4 result bits to undef.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_col_shift_register.sv
Parsing SystemVerilog input from `../design/module_col_shift_register.sv' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_freq_divider.sv
Parsing SystemVerilog input from `../design/module_freq_divider.sv' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_fsm_controller.sv
Parsing SystemVerilog input from `../design/module_fsm_controller.sv' to AST representation.
Generating RTLIL representation for module `\module_fsm'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_keycode_generator.sv
Parsing SystemVerilog input from `../design/module_keycode_generator.sv' to AST representation.
Generating RTLIL representation for module `\keycode_generator'.
Successfully finished Verilog frontend.

10. Executing SYNTH_GOWIN pass.

10.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \module_top_deco_gray
Used module:     \module_7_segments
Used module:     \module_bin_to_bcd
Used module:     \module_input_deco_gray
Parameter 1 (\DISPLAY_REFRESH) = 27000

10.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_7_segments'.
Parameter 1 (\DISPLAY_REFRESH) = 27000
Generating RTLIL representation for module `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:53.5-79.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:82.5-98.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 13

10.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_bin_to_bcd'.
Parameter 1 (\WIDTH) = 13
Generating RTLIL representation for module `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101'.
../design/module_bin_to_bcd.v:32: Warning: Identifier `\some_condition' is implicitly declared.
../design/module_bin_to_bcd.v:33: Warning: Identifier `\some_value_from_first_source' is implicitly declared.
../design/module_bin_to_bcd.v:35: Warning: Identifier `\some_value_from_second_source' is implicitly declared.
Parameter 1 (\WIDTH) = 4
Parameter 2 (\INPUT_REFRESH) = 2700000

10.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\module_input_deco_gray'.
Parameter 1 (\WIDTH) = 4
Parameter 2 (\INPUT_REFRESH) = 2700000
Generating RTLIL representation for module `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray'.

10.2.5. Analyzing design hierarchy..
Top module:  \module_top_deco_gray
Used module:     $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000
Used module:     $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101
Used module:     $paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray

10.2.6. Analyzing design hierarchy..
Top module:  \module_top_deco_gray
Used module:     $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000
Used module:     $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101
Used module:     $paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray
Removing unused module `\keycode_generator'.
Removing unused module `\module_fsm'.
Removing unused module `\freq_divider'.
Removing unused module `\col_shift_register'.
Removing unused module `\teclado_matricial'.
Removing unused module `\module_input_deco_gray'.
Removing unused module `\module_bin_to_bcd'.
Removing unused module `\module_7_segments'.
Removed 8 unused modules.
Warning: Resizing cell port module_top_deco_gray.SUBMODULE_DISPLAY.bcd_i from 8 bits to 16 bits.
Warning: Resizing cell port module_top_deco_gray.SUBMODULE_BIN_BCD.bcd_o from 8 bits to 12 bits.
Warning: Resizing cell port module_top_deco_gray.SUBMODULE_BIN_BCD.bin_i from 1 bits to 13 bits.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$299'.
Cleaned up 1 empty switch.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$295 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$293 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$291 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$289 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$287 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$285 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$283 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$281 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$275 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$273 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$271 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$269 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$267 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$265 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$263 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$261 in module DFFS.
Marked 2 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:113$368 in module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.
Marked 3 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:39$355 in module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.
Marked 2 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:27$353 in module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:82$352 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:53$351 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:53$351 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:38$347 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:20$343 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Removed a total of 1 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 40 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$296'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$294'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$292'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$290'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$288'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$286'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$284'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$282'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$280'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$278'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$276'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$274'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$272'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$270'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$268'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$266'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$264'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$262'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$260'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$258'.
  Set init value: \Q = 1'0

10.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$295'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$293'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$291'.
Found async reset \PRESET in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$289'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$275'.
Found async reset \CLEAR in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$273'.
Found async reset \PRESET in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$271'.
Found async reset \PRESET in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$269'.
Found async reset \rst_i in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:27$353'.

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~33 debug messages>

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$299'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$296'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$295'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$294'.
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$293'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$292'.
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$291'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$290'.
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$289'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$288'.
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$287'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$286'.
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$285'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$284'.
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$283'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$282'.
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$281'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$280'.
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$279'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$278'.
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$277'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$276'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$275'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$274'.
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$273'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$272'.
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$271'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$270'.
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$269'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$268'.
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$267'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$266'.
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$265'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$264'.
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$263'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$262'.
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$261'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$260'.
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$259'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$258'.
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$257'.
Creating decoders for process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
Creating decoders for process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:28$377'.
Creating decoders for process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:22$370'.
Creating decoders for process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:113$368'.
     1/3: $2\bcd_o[11:0] [11:8]
     2/3: $2\bcd_o[11:0] [3:0]
     3/3: $2\bcd_o[11:0] [7:4]
Creating decoders for process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
     1/10: $0\double_dabble_r[15:0] [15:12]
     2/10: $1\bcd_o[11:0] [7:4]
     3/10: $1\bcd_o[11:0] [3:0]
     4/10: $0\double_dabble_r[15:0] [3:0]
     5/10: $1\bcd_o[11:0] [11:8]
     6/10: $0\double_dabble_r[15:0] [7:4]
     7/10: $0\ready[0:0]
     8/10: $0\shift_count[3:0]
     9/10: $0\state[2:0]
    10/10: $0\double_dabble_r[15:0] [11:8]
Creating decoders for process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:27$353'.
     1/2: $0\bcd_o[11:0] [7]
     2/2: { $0\bcd_o[11:0] [11:8] $0\bcd_o[11:0] [6:0] }
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$352'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$351'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$347'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$343'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.\codigo_bin_o' from process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
No latch inferred for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$unnamed_block$28.bit_a' from process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
No latch inferred for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$unnamed_block$28.bit_b' from process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
No latch inferred for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$unnamed_block$28.bit_c' from process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
No latch inferred for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$unnamed_block$28.bit_d' from process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
No latch inferred for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\catodo_o' from process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$352'.
No latch inferred for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\anodo_o' from process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$351'.
No latch inferred for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\digito_o' from process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$351'.

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$299'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$299'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$295'.
  created $adff cell `$procdff$602' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$293'.
  created $adff cell `$procdff$603' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$291'.
  created $adff cell `$procdff$604' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$289'.
  created $adff cell `$procdff$605' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$287'.
  created $dff cell `$procdff$606' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$285'.
  created $dff cell `$procdff$607' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$283'.
  created $dff cell `$procdff$608' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$281'.
  created $dff cell `$procdff$609' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$279'.
  created $dff cell `$procdff$610' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$277'.
  created $dff cell `$procdff$611' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$275'.
  created $adff cell `$procdff$612' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$273'.
  created $adff cell `$procdff$613' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$271'.
  created $adff cell `$procdff$614' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$269'.
  created $adff cell `$procdff$615' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$267'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$265'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$263'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$261'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$259'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$257'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.\codigo_gray_sync_r' using process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:28$377'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.\cuenta_entrada' using process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:22$370'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.\en_lectura' using process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:22$370'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\bcd_o' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:113$368'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\bcd_o' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\double_dabble_r' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\shift_count' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\ready' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\state' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.\bcd_o' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:27$353'.
  created $adff cell `$procdff$631' with positive edge clock and negative level reset.
Creating register for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\contador_digitos' using process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$347'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\cuenta_salida' using process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$343'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\en_conmutador' using process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$343'.
  created $dff cell `$procdff$634' with positive edge clock.

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$299'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$296'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$295'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$295'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$294'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$293'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$292'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$291'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$291'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$290'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$289'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$288'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$287'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$287'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$286'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$285'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$285'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$284'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$283'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$283'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$282'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$281'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$281'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$280'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$279'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$279'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$278'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$277'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$276'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$275'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$275'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$274'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$273'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$272'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$271'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$271'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$270'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$269'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$268'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$267'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$267'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$266'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$265'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$265'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$264'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$263'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$263'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$262'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$261'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$261'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$260'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$259'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$259'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$258'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$257'.
Removing empty process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:0$380'.
Removing empty process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:28$377'.
Removing empty process `$paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.$proc$../design/module_input_deco_gray.v:22$370'.
Found and cleaned up 2 empty switches in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:113$368'.
Removing empty process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:113$368'.
Found and cleaned up 7 empty switches in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
Removing empty process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:39$355'.
Found and cleaned up 1 empty switch in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:27$353'.
Removing empty process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.$proc$../design/module_bin_to_bcd.v:27$353'.
Found and cleaned up 1 empty switch in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$352'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$352'.
Found and cleaned up 1 empty switch in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$351'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$351'.
Found and cleaned up 2 empty switches in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$347'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$347'.
Found and cleaned up 2 empty switches in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$343'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$343'.
Cleaned up 34 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.
<suppressed ~2 debug messages>
Optimizing module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.
<suppressed ~17 debug messages>
Optimizing module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
<suppressed ~7 debug messages>
Optimizing module module_top_deco_gray.

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$e4cc4d908ea7de74501ad15ff47816f3606bb35f\module_input_deco_gray.
Deleting now unused module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000001101.
Deleting now unused module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
<suppressed ~3 debug messages>

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing SYNTH pass.

10.7.1. Executing PROC pass (convert processes to netlists).

10.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.7.1.4. Executing PROC_INIT pass (extract init attributes).

10.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

10.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 5 unused cells and 79 unused wires.
<suppressed ~8 debug messages>

10.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top_deco_gray...
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [11]:
    port Q[11] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[11] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[11] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [10]:
    port Q[10] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[10] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[10] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [9]:
    port Q[9] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[9] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[9] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [8]:
    port Q[8] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[8] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[8] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [7]:
    port Q[7] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[7] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[7] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [6]:
    port Q[6] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[6] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[6] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [5]:
    port Q[5] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[5] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[5] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [4]:
    port Q[4] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[4] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[4] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [3]:
    port Q[3] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[3] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[3] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [2]:
    port Q[2] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[2] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[2] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [1]:
    port Q[1] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[1] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[1] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: multiple conflicting drivers for module_top_deco_gray.\SUBMODULE_BIN_BCD.bcd_o [0]:
    port Q[0] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff)
    port Q[0] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff)
    port Q[0] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff)
Warning: Wire module_top_deco_gray.\SUBMODULE_BIN_BCD.some_condition is used but has no driver.
Warning: Wire module_top_deco_gray.\SUBMODULE_BIN_BCD.some_value_from_first_source is used but has no driver.
Warning: Wire module_top_deco_gray.\SUBMODULE_BIN_BCD.some_value_from_second_source is used but has no driver.
Warning: Wire module_top_deco_gray.\SUBMODULE_BIN_BCD.bin_i [0] is used but has no driver.
Found and reported 16 problems.

10.7.5. Executing OPT pass (performing simple optimizations).

10.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

10.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

10.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$505: { $flatten\SUBMODULE_BIN_BCD.$procmux$464_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $auto$opt_reduce.cc:134:opt_pmux$636 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$518: { $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $auto$opt_reduce.cc:134:opt_pmux$638 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$532: { $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $auto$opt_reduce.cc:134:opt_pmux$640 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$460: { $flatten\SUBMODULE_BIN_BCD.$procmux$468_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $auto$opt_reduce.cc:134:opt_pmux$642 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$558: { $flatten\SUBMODULE_BIN_BCD.$procmux$465_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $auto$opt_reduce.cc:134:opt_pmux$644 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$485: { $flatten\SUBMODULE_BIN_BCD.$procmux$494_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$463_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $auto$opt_reduce.cc:134:opt_pmux$646 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_DISPLAY.$procmux$574: { $flatten\SUBMODULE_DISPLAY.$procmux$578_CMP $flatten\SUBMODULE_DISPLAY.$procmux$577_CMP $auto$opt_reduce.cc:134:opt_pmux$648 }
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 7 changes.

10.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

10.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

10.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.5.16. Finished OPT passes. (There is nothing left to do.)

10.7.6. Executing FSM pass (extract and optimize FSM).

10.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register module_top_deco_gray.SUBMODULE_BIN_BCD.state.

10.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\SUBMODULE_BIN_BCD.state' from module `\module_top_deco_gray'.
  found $dff cell for state register: $flatten\SUBMODULE_BIN_BCD.$procdff$630
  root of input selection tree: $flatten\SUBMODULE_BIN_BCD.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_pi
  found state code: 3'000
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$463_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$464_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$465_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$468_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$494_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$eq$../design/module_bin_to_bcd.v:88$367_Y
  found state code: 3'001
  found state code: 3'110
  found state code: 3'101
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$494_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$468_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$465_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$464_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$463_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$461_CMP
  ctrl inputs: { $flatten\SUBMODULE_BIN_BCD.$eq$../design/module_bin_to_bcd.v:88$367_Y \rst_pi }
  ctrl outputs: { $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] $flatten\SUBMODULE_BIN_BCD.$procmux$461_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$463_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$464_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$465_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$468_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$494_CMP }
  transition:      3'000 2'-0 ->      3'000 10'0000000001
  transition:      3'000 2'-1 ->      3'001 10'0010000001
  transition:      3'100 2'-0 ->      3'000 10'0000010000
  transition:      3'100 2'-1 ->      3'101 10'1010010000
  transition:      3'010 2'-0 ->      3'000 10'0000000100
  transition:      3'010 2'-1 ->      3'011 10'0110000100
  transition:      3'110 2'-0 ->      3'000 10'0001000000
  transition:      3'110 2'-1 ->      3'000 10'0001000000
  transition:      3'001 2'-0 ->      3'000 10'0000000010
  transition:      3'001 2'-1 ->      3'010 10'0100000010
  transition:      3'101 2'-0 ->      3'000 10'0000100000
  transition:      3'101 2'01 ->      3'001 10'0010100000
  transition:      3'101 2'11 ->      3'110 10'1100100000
  transition:      3'011 2'-0 ->      3'000 10'0000001000
  transition:      3'011 2'-1 ->      3'100 10'1000001000

10.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\SUBMODULE_BIN_BCD.state$649' from module `\module_top_deco_gray'.
  Merging pattern 2'-0 and 2'-1 from group (3 0 10'0001000000).
  Merging pattern 2'-1 and 2'-0 from group (3 0 10'0001000000).

10.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 11 unused cells and 11 unused wires.
<suppressed ~12 debug messages>

10.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\SUBMODULE_BIN_BCD.state$649' from module `\module_top_deco_gray'.
  Removing unused output signal $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] [0].
  Removing unused output signal $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] [1].
  Removing unused output signal $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] [2].

10.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\SUBMODULE_BIN_BCD.state$649' from module `\module_top_deco_gray' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------

10.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\SUBMODULE_BIN_BCD.state$649' from module `module_top_deco_gray':
-------------------------------------

  Information on FSM $fsm$\SUBMODULE_BIN_BCD.state$649 (\SUBMODULE_BIN_BCD.state):

  Number of input signals:    2
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \rst_pi
    1: $flatten\SUBMODULE_BIN_BCD.$eq$../design/module_bin_to_bcd.v:88$367_Y

  Output signals:
    0: $flatten\SUBMODULE_BIN_BCD.$procmux$494_CMP
    1: $flatten\SUBMODULE_BIN_BCD.$procmux$468_CMP
    2: $flatten\SUBMODULE_BIN_BCD.$procmux$465_CMP
    3: $flatten\SUBMODULE_BIN_BCD.$procmux$464_CMP
    4: $flatten\SUBMODULE_BIN_BCD.$procmux$463_CMP
    5: $flatten\SUBMODULE_BIN_BCD.$procmux$462_CMP
    6: $flatten\SUBMODULE_BIN_BCD.$procmux$461_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'-0   ->     0 7'0000001
      1:     0 2'-1   ->     4 7'0000001
      2:     1 2'-0   ->     0 7'0010000
      3:     1 2'-1   ->     5 7'0010000
      4:     2 2'-0   ->     0 7'0000100
      5:     2 2'-1   ->     6 7'0000100
      6:     3 2'--   ->     0 7'1000000
      7:     4 2'-0   ->     0 7'0000010
      8:     4 2'-1   ->     2 7'0000010
      9:     5 2'-0   ->     0 7'0100000
     10:     5 2'11   ->     3 7'0100000
     11:     5 2'01   ->     4 7'0100000
     12:     6 2'-0   ->     0 7'0001000
     13:     6 2'-1   ->     1 7'0001000

-------------------------------------

10.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\SUBMODULE_BIN_BCD.state$649' from module `\module_top_deco_gray'.

10.7.7. Executing OPT pass (performing simple optimizations).

10.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~6 debug messages>

10.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

10.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\SUBMODULE_INPUT.$procdff$623 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372_Y [21:0], Q = \SUBMODULE_INPUT.cuenta_entrada, rval = 22'1010010011001011011111).
Adding SRST signal on $flatten\SUBMODULE_INPUT.$procdff$622 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_INPUT.$ternary$../design/module_input_deco_gray.v:29$378_Y, Q = \SUBMODULE_INPUT.codigo_gray_sync_r, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$699 ($sdff) from module module_top_deco_gray (D = \codigo_gray_pi, Q = \SUBMODULE_INPUT.codigo_gray_sync_r).
Adding SRST signal on $flatten\SUBMODULE_DISPLAY.$procdff$634 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_DISPLAY.$procmux$591_Y, Q = \SUBMODULE_DISPLAY.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\SUBMODULE_DISPLAY.$procdff$633 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$346_Y, Q = \SUBMODULE_DISPLAY.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\SUBMODULE_DISPLAY.$procdff$632 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_DISPLAY.$procmux$585_Y, Q = \SUBMODULE_DISPLAY.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$707 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$350_Y, Q = \SUBMODULE_DISPLAY.contador_digitos).
Adding EN signal on $flatten\SUBMODULE_BIN_BCD.$procdff$631 ($adff) from module module_top_deco_gray (D = { \SUBMODULE_BIN_BCD.bcd_o [11:8] \SUBMODULE_BIN_BCD.bcd_o [6:0] }, Q = { \SUBMODULE_BIN_BCD.bcd_o [11:8] \SUBMODULE_BIN_BCD.bcd_o [6:0] }).
Handling D = Q on $auto$ff.cc:266:slice$709 ($adffe) from module module_top_deco_gray (removing D path).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$629 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$518_Y, Q = \SUBMODULE_BIN_BCD.ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$713 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$518_Y, Q = \SUBMODULE_BIN_BCD.ready).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$628 ($dff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$532_Y, Q = \SUBMODULE_BIN_BCD.shift_count, rval = 4'0100).
Adding EN signal on $auto$ff.cc:266:slice$721 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$532_Y, Q = \SUBMODULE_BIN_BCD.shift_count).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$627 ($dff) from module module_top_deco_gray (D = { $flatten\SUBMODULE_BIN_BCD.$procmux$460_Y $flatten\SUBMODULE_BIN_BCD.$procmux$558_Y $flatten\SUBMODULE_BIN_BCD.$procmux$505_Y $flatten\SUBMODULE_BIN_BCD.$procmux$485_Y }, Q = \SUBMODULE_BIN_BCD.double_dabble_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$725 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$485_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$725 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$558_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [11:8]).
Adding EN signal on $auto$ff.cc:266:slice$725 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$460_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [15:12]).
Adding EN signal on $auto$ff.cc:266:slice$725 ($sdff) from module module_top_deco_gray (D = $flatten\SUBMODULE_BIN_BCD.$procmux$505_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [7:4]).
Adding EN signal on $flatten\SUBMODULE_BIN_BCD.$procdff$626 ($dff) from module module_top_deco_gray (D = \SUBMODULE_BIN_BCD.double_dabble_r [15:4], Q = \SUBMODULE_BIN_BCD.bcd_o).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$625 ($dff) from module module_top_deco_gray (D = { $flatten\SUBMODULE_BIN_BCD.$procmux$442_Y $flatten\SUBMODULE_BIN_BCD.$procmux$454_Y $flatten\SUBMODULE_BIN_BCD.$procmux$448_Y }, Q = \SUBMODULE_BIN_BCD.bcd_o, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$757 ($sdff) from module module_top_deco_gray (D = \SUBMODULE_BIN_BCD.double_dabble_r [15:4], Q = \SUBMODULE_BIN_BCD.bcd_o).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$709 ($dlatch) from module module_top_deco_gray.

10.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [6] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [6] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [5] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [5] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [4] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [4] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [3] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [3] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [2] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [2] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [1] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [1] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [0] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [0] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Removed 28 unused cells and 38 unused wires.
<suppressed ~29 debug messages>

10.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~7 debug messages>

10.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

10.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
    New ctrl vector for $pmux cell $flatten\SUBMODULE_DISPLAY.$procmux$574: { $flatten\SUBMODULE_DISPLAY.$procmux$577_CMP $auto$opt_reduce.cc:134:opt_pmux$760 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$759: { $flatten\SUBMODULE_DISPLAY.$procmux$575_CMP $flatten\SUBMODULE_DISPLAY.$procmux$576_CMP $flatten\SUBMODULE_DISPLAY.$procmux$578_CMP }
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 2 changes.

10.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

10.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

10.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.7.23. Finished OPT passes. (There is nothing left to do.)

10.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top_deco_gray.$flatten\SUBMODULE_DISPLAY.$auto$mem.cc:319:emit$396 ($flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:150:do_switch$394).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$auto$opt_dff.cc:195:make_patterns_logic$728 ($ne).
Removed top 31 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372 ($sub).
Removed top 10 bits (of 32) from port Y of cell module_top_deco_gray.$flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372 ($sub).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$auto$opt_dff.cc:195:make_patterns_logic$716 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$auto$fsm_map.cc:77:implement_pattern_cache$678 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$auto$opt_dff.cc:195:make_patterns_logic$735 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$auto$opt_dff.cc:195:make_patterns_logic$742 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$auto$opt_dff.cc:195:make_patterns_logic$749 ($ne).
Removed top 31 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$366 ($sub).
Removed top 28 bits (of 32) from port Y of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$366 ($sub).
Removed top 30 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$364 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$364 ($add).
Removed top 29 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:79$363 ($gt).
Removed top 30 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$362 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$362 ($add).
Removed top 29 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:72$361 ($gt).
Removed top 30 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$360 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$360 ($add).
Removed top 29 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:65$359 ($gt).
Removed top 30 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$358 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$358 ($add).
Removed top 29 bits (of 32) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:58$357 ($gt).
Removed top 1 bits (of 2) from port B of cell module_top_deco_gray.$flatten\SUBMODULE_DISPLAY.$procmux$577_CMP0 ($eq).
Removed top 4 bits (of 12) from wire module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$0\bcd_o[11:0].
Removed top 28 bits (of 32) from wire module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$358_Y.
Removed top 28 bits (of 32) from wire module_top_deco_gray.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$360_Y.
Removed top 10 bits (of 32) from wire module_top_deco_gray.$flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372_Y.
Removed top 1 bits (of 4) from wire module_top_deco_gray.codigo_bin.

10.7.9. Executing PEEPOPT pass (run peephole optimizers).

10.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

10.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top_deco_gray:
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$358 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$360 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$362 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$364 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$366 ($sub).
  creating $macc model for $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$350 ($add).
  creating $macc model for $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$346 ($sub).
  creating $macc model for $flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372 ($sub).
  creating $alu model for $macc $flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372.
  creating $alu model for $macc $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$346.
  creating $alu model for $macc $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$350.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$366.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$364.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$362.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$360.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$358.
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:58$357 ($gt): new $alu
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:65$359 ($gt): new $alu
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:72$361 ($gt): new $alu
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:79$363 ($gt): new $alu
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:79$363: $auto$alumacc.cc:485:replace_alu$770
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:72$361: $auto$alumacc.cc:485:replace_alu$775
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:65$359: $auto$alumacc.cc:485:replace_alu$780
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:58$357: $auto$alumacc.cc:485:replace_alu$785
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$358: $auto$alumacc.cc:485:replace_alu$790
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$360: $auto$alumacc.cc:485:replace_alu$793
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$362: $auto$alumacc.cc:485:replace_alu$796
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$364: $auto$alumacc.cc:485:replace_alu$799
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$366: $auto$alumacc.cc:485:replace_alu$802
  creating $alu cell for $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$350: $auto$alumacc.cc:485:replace_alu$805
  creating $alu cell for $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$346: $auto$alumacc.cc:485:replace_alu$808
  creating $alu cell for $flatten\SUBMODULE_INPUT.$sub$../design/module_input_deco_gray.v:23$372: $auto$alumacc.cc:485:replace_alu$811
  created 12 $alu and 0 $macc cells.

10.7.12. Executing SHARE pass (SAT-based resource sharing).

10.7.13. Executing OPT pass (performing simple optimizations).

10.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~4 debug messages>

10.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

10.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

10.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

10.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.7.13.16. Finished OPT passes. (There is nothing left to do.)

10.7.14. Executing MEMORY pass.

10.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:150:do_switch$394'[0] in module `\module_top_deco_gray': no output FF found.
Checking read port address `$flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:150:do_switch$394'[0] in module `\module_top_deco_gray': no address FF found.

10.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top_deco_gray.$flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:150:do_switch$394
<suppressed ~6 debug messages>

10.9. Executing TECHMAP pass (map to technology primitives).

10.9.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

10.9.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

10.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~19 debug messages>

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.10.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$712 ($adff) from module module_top_deco_gray.

10.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [7] between cell $auto$ff.cc:266:slice$754.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [7] between cell $auto$ff.cc:266:slice$758.Q and constant 1'0 in module_top_deco_gray: Resolved using constant.
Removed 61 unused cells and 80 unused wires.
<suppressed ~66 debug messages>

10.10.5. Rerunning OPT passes. (Removed registers in this run.)

10.10.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~1 debug messages>

10.10.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.10.8. Executing OPT_DFF pass (perform DFF optimizations).

10.10.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

10.10.10. Finished fast OPT passes.

10.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:150:do_switch$394 in module \module_top_deco_gray:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~15 debug messages>

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_deco_gray..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_deco_gray.
Performed a total of 0 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
Removed a total of 0 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.12.16. Finished OPT passes. (There is nothing left to do.)

10.13. Executing TECHMAP pass (map to technology primitives).

10.13.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.13.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

10.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$336b1fb79b1d6be5a93bb9daed6b253aadd9b6ea\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~357 debug messages>

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.
<suppressed ~106 debug messages>

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_deco_gray'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

10.14.3. Executing OPT_DFF pass (perform DFF optimizations).

10.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 3 unused cells and 138 unused wires.
<suppressed ~4 debug messages>

10.14.5. Finished fast OPT passes.

10.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top_deco_gray.anodo_po using OBUF.
Mapping port module_top_deco_gray.catodo_po using OBUF.
Mapping port module_top_deco_gray.clk_pi using IBUF.
Mapping port module_top_deco_gray.codigo_bin_led_po using OBUF.
Mapping port module_top_deco_gray.codigo_gray_pi using IBUF.
Mapping port module_top_deco_gray.rst_pi using IBUF.

10.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_deco_gray..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

10.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.18. Executing TECHMAP pass (map to technology primitives).

10.18.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.18.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~68 debug messages>

10.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_deco_gray.

10.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.21. Executing ABC pass (technology mapping using ABC).

10.21.1. Extracting gate netlist of module `\module_top_deco_gray' to `<abc-temp-dir>/input.blif'..
Extracted 75 gates and 121 wires to a netlist network with 44 inputs and 21 outputs.

10.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       30
ABC RESULTS:        internal signals:       56
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:       21
Removing temp directory.
Removed 0 unused cells and 312 unused wires.

10.22. Executing TECHMAP pass (map to technology primitives).

10.22.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$7d2ffb1127b6d3bcd5c17f2724b343ab1bc3ea11\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$34e4c5369e45fd857651d92213ac59cdcf3d383b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$51a72b3c97628a3868b6745bc8baebb6552a1cd9\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~333 debug messages>

10.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top_deco_gray.
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1538$auto$blifparse.cc:525:parse_blif$1551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

10.24. Executing SETUNDEF pass (replace undef values with defined constants).

10.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 109 unused wires.

10.26. Executing AUTONAME pass.
Renamed 1063 objects in module module_top_deco_gray (23 iterations).
<suppressed ~200 debug messages>

10.27. Executing HIERARCHY pass (managing design hierarchy).

10.27.1. Analyzing design hierarchy..
Top module:  \module_top_deco_gray

10.27.2. Analyzing design hierarchy..
Top module:  \module_top_deco_gray
Removed 0 unused modules.

10.28. Printing statistics.

=== module_top_deco_gray ===

   Number of wires:                 79
   Number of wire bits:            316
   Number of public wires:          79
   Number of public wire bits:     316
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     ALU                            37
     DFF                             1
     DFFR                           15
     DFFRE                           6
     DFFS                           23
     GND                             1
     IBUF                            6
     LUT1                           19
     LUT2                            7
     LUT3                            2
     LUT4                           12
     MUX2_LUT5                       7
     MUX2_LUT6                       3
     OBUF                           15
     VCC                             1

10.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top_deco_gray...
Found and reported 0 problems.

10.30. Executing JSON backend.

Warnings: 43 unique messages, 47 total
End of script. Logfile hash: 5780a2f2ef
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 22x opt_expr (0 sec), 1% 20x opt_clean (0 sec), ...
