#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00673C10 .scope module, "Exemplo0048" "Exemplo0048" 2 19;
 .timescale 0 0;
v00674A00_0 .net "clock", 0 0, v006749A8_0; 1 drivers
v0067EDB8_0 .net "sinal", 0 0, v00673258_0; 1 drivers
S_00674920 .scope module, "clk" "clock" 2 21, 3 1, S_00673C10;
 .timescale 0 0;
v006749A8_0 .var "clk", 0 0;
S_00673178 .scope module, "p1" "pulse" 2 23, 2 7, S_00673C10;
 .timescale 0 0;
v00673200_0 .alias "clock", 0 0, v00674A00_0;
v00673258_0 .var "signal", 0 0;
E_006794C0/0 .event negedge, v00673200_0;
E_006794C0/1 .event posedge, v00673200_0;
E_006794C0 .event/or E_006794C0/0, E_006794C0/1;
    .scope S_00674920;
T_0 ;
    %set/v v006749A8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00674920;
T_1 ;
    %delay 12, 0;
    %load/v 8, v006749A8_0, 1;
    %inv 8, 1;
    %set/v v006749A8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00673178;
T_2 ;
    %wait E_006794C0;
    %set/v v00673258_0, 1, 1;
    %delay 3, 0;
    %set/v v00673258_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00673C10;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "Exemplo0048.vcd";
    %vpi_call 2 27 "$dumpvars", 2'sb01, v00674A00_0, v0067EDB8_0;
    %delay 430, 0;
    %vpi_call 2 28 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exemplo0048.v";
    "./clock.v";
