The IP Catalog has been reloaded.
Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/dls_sw/apps/FPGA/Xilinx/13.1/ISE_DS/ISE/coregen/' [xil_index.xml]
The IP Catalog has been reloaded.
Opening project file
/home/iu42/hardware/trunk/FPGA/pcie_sniffer/syn/chipscope/coregen.cgp.
ERROR:sim - Instance name 'ICON_(ChipScope_Pro_-_Integrated_Controller)' is
   invalid:
    - The name can only contain the characters 'a-z', 'A-Z','0-9', and '_'.
    - The name can only contain the characters 'a-z', 'A-Z','0-9', and '_'.
    - The name can only contain the characters 'a-z', 'A-Z','0-9', and '_'.
ERROR:sim - The IP ICON (ChipScope Pro - Integrated Controller) v1.03.a has been
   removed and is not available in CoreGen 13.1. It cannot be recustomized or
   regenerated. To generate ICON (ChipScope Pro - Integrated Controller) v1.03.a
   please use a previous version of ISE in which this IP is available.
WARNING:sim:864 - Failed to create component instance for XCO file
   '/home/iu42/hardware/trunk/FPGA/pcie_sniffer/syn/chipscope/icon.xco' during
   project migration.
ERROR:sim - Instance name 'ILA_(ChipScope_Pro_-_Integrated_Logic_Analyzer)' is
   invalid:
    - The name can only contain the characters 'a-z', 'A-Z','0-9', and '_'.
    - The name can only contain the characters 'a-z', 'A-Z','0-9', and '_'.
    - The name can only contain the characters 'a-z', 'A-Z','0-9', and '_'.
ERROR:sim - The IP ILA (ChipScope Pro - Integrated Logic Analyzer) v1.02.a has
   been removed and is not available in CoreGen 13.1. It cannot be recustomized
   or regenerated. To generate ILA (ChipScope Pro - Integrated Logic Analyzer)
   v1.02.a please use a previous version of ISE in which this IP is available.
WARNING:sim:864 - Failed to create component instance for XCO file
   '/home/iu42/hardware/trunk/FPGA/pcie_sniffer/syn/chipscope/ila.xco' during
   project migration.
Customize and GenerateINFO:sim:927 - Generating component instance 'chipscope_icon_v1_05_a' of
   'xilinx.com:ip:chipscope_icon:1.05.a' from
   '/dls_sw/apps/FPGA/Xilinx/13.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chi
   pscope_icon_v1_05_a/chipscope_icon_v1_05_a.xcd'.
Customizing IP...
Release 13.1 - Xilinx CORE Generator IP GUI Launcher O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initializing IP model.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <icon> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for icon root...
Gathering HDL files for icon root...
Creating XST project for icon...
Creating XST script file for icon...
Creating XST instantiation file for icon...
Running XST for icon...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL simulation model
Not generating a Verilog simulation model
Creating ISE instantiation template for icon...
Skipping Verilog instantiation template for icon...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme
'/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/chipscope/tmp/_cg
/icon_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Customize and GenerateINFO:sim:927 - Generating component instance 'chipscope_ila_v1_04_a' of
   'xilinx.com:ip:chipscope_ila:1.04.a' from
   '/dls_sw/apps/FPGA/Xilinx/13.1/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chi
   pscope_ila_v1_04_a/chipscope_ila_v1_04_a.xcd'.
Customizing IP...
Release 13.1 - Xilinx CORE Generator IP GUI Launcher O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initializing IP model.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <ila> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for ila root...
Gathering HDL files for ila root...
Creating XST project for ila...
Creating XST script file for ila...
Creating XST instantiation file for ila...
Running XST for ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL simulation model
Not generating a Verilog simulation model
Creating ISE instantiation template for ila...
Skipping Verilog instantiation template for ila...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme
'/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/chipscope/tmp/_cg
/ila_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Closed project file.
