Dec 13 07:52:14.015 disk0: C/H/S settings = 1024/4/32
Dec 13 07:52:14.066 CONSOLE: console managed by I/O board
Dec 13 07:52:14.457 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 13 07:52:14.457 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 13 07:52:14.549 ROM: Microcode has started.
Dec 13 07:52:22.134 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:52:22.175 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 13 07:52:22.175 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 13 07:52:22.273 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:52:22.289 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 13 07:52:22.289 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 13 07:52:22.289 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 13 07:52:22.289 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 13 07:52:22.289 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 13 07:52:22.289 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 13 07:52:22.290 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 13 07:52:22.290 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:22.290 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 13 07:52:22.290 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 13 07:52:22.290 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 13 07:52:22.290 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 13 07:52:22.291 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 13 07:52:22.291 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 13 07:52:22.291 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:52:22.291 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 13 07:52:22.291 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 13 07:52:22.291 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 13 07:52:22.291 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 13 07:52:22.291 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 13 07:52:22.296 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 13 07:52:22.296 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 13 07:52:22.296 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 13 07:52:22.623 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:52:22.658 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 13 07:52:22.695 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:52:22.707 ROM: trying to read bootvar 'BOOT'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'RSHELF'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'DSHELF'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'DSHELFINFO'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'CHRG_ID'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'SLOTCACHE'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'OVERTEMP'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'DIAG'
Dec 13 07:52:22.707 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:52:22.739 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 07:52:22.757 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 13 07:52:22.757 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 13 07:52:22.757 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 13 07:52:22.757 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:52:22.757 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:52:22.759 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:52:22.759 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:52:22.759 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:52:22.759 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 13 07:52:22.770 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:52:22.770 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:52:22.822 Calendar: reset
Dec 13 07:52:22.828 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:52:22.849 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:52:22.882 CPU0: JIT: partial JIT flush (count=196)
Dec 13 07:52:22.899 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:52:22.899 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:52:22.976 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 13 07:52:23.045 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.045 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.045 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:52:23.045 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.045 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.045 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.045 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.045 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 13 07:52:23.045 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.045 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.045 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.045 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.045 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:52:23.045 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.045 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.046 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.046 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.047 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 13 07:52:23.047 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.047 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.047 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.047 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:52:23.047 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:52:23.047 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.047 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.100 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 13 07:52:23.100 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 13 07:52:23.100 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 13 07:52:23.100 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 13 07:52:23.100 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 13 07:52:23.104 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:52:23.114 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.122 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.122 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 13 07:52:23.123 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 13 07:52:23.123 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.123 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.123 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.123 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.123 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 13 07:52:23.123 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.123 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.126 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:23.128 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.128 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.128 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.128 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.128 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 13 07:52:23.129 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 13 07:52:23.129 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 13 07:52:23.129 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 13 07:52:23.129 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.129 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.129 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 13 07:52:23.129 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 13 07:52:23.129 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.130 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 13 07:52:23.130 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 13 07:52:23.130 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.130 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.138 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.139 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.139 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.139 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.139 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.139 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.142 PA-FE-TX(1): unicast MAC address: ca:00:1e:e4:00:1c
Dec 13 07:52:23.142 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:23.144 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:52:23.175 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 07:52:23.222 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:52:23.257 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.262 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:52:23.268 PA-FE-TX(1): unicast MAC address: ca:00:1e:e4:00:1c
Dec 13 07:52:23.268 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:23.303 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:52:23.309 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.313 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.313 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.313 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.313 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.313 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.314 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:23.320 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.321 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.321 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.321 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.321 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.321 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.330 PA-FE-TX(1): unicast MAC address: ca:00:1e:e4:00:1c
Dec 13 07:52:23.330 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:23.435 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:52:23.455 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.460 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.460 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.460 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.460 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.461 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.461 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:23.462 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.462 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:23.462 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:23.462 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:23.462 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:23.470 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:52:23.471 PA-FE-TX(1): unicast MAC address: ca:00:1e:e4:00:1c
Dec 13 07:52:23.471 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:23.500 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 07:52:23.536 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:52:23.566 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 13 07:52:23.601 CPU0: JIT: partial JIT flush (count=193)
Dec 13 07:52:23.652 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:52:23.696 CPU0: JIT: partial JIT flush (count=204)
Dec 13 07:52:23.744 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:52:23.776 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:52:23.809 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:52:23.854 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:52:23.888 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:52:23.934 CPU0: JIT: partial JIT flush (count=148)
Dec 13 07:52:23.999 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:52:24.047 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:52:24.188 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:52:24.228 CPU0: JIT: partial JIT flush (count=184)
Dec 13 07:52:24.307 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 07:52:24.399 CPU0: JIT: partial JIT flush (count=192)
Dec 13 07:52:24.445 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:52:24.470 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:52:24.470 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:52:24.494 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:52:24.530 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 07:52:24.560 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:52:24.582 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:52:24.609 CPU0: JIT: partial JIT flush (count=212)
Dec 13 07:52:24.637 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:52:24.706 CPU0: JIT: partial JIT flush (count=196)
Dec 13 07:52:24.740 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:52:24.770 CPU0: JIT: partial JIT flush (count=194)
Dec 13 07:52:24.793 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:52:24.837 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:52:24.866 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:52:24.894 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:52:24.895 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:52:24.919 C7200-IO-FE(0): unicast MAC address: ca:00:1e:e4:00:00
Dec 13 07:52:24.919 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 07:52:24.950 CPU0: JIT: partial JIT flush (count=199)
Dec 13 07:52:24.974 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 13 07:52:25.001 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:52:25.026 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 07:52:25.042 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:25.042 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:52:25.042 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:52:25.042 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:52:25.042 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:52:25.053 CPU0: JIT: partial JIT flush (count=211)
Dec 13 07:52:25.059 PA-FE-TX(1): unicast MAC address: ca:00:1e:e4:00:1c
Dec 13 07:52:25.078 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 13 07:52:25.104 CPU0: JIT: partial JIT flush (count=210)
Dec 13 07:52:25.133 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:52:25.178 CPU0: JIT: partial JIT flush (count=169)
Dec 13 07:52:25.201 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 07:52:25.253 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:52:25.277 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:52:25.307 CPU0: JIT: partial JIT flush (count=197)
Dec 13 07:52:25.333 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:52:25.388 CPU0: JIT: partial JIT flush (count=187)
Dec 13 07:52:25.395 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:52:25.502 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:52:25.533 CPU0: JIT: partial JIT flush (count=182)
Dec 13 07:52:25.557 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:52:25.787 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:52:25.852 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:52:25.855 ROM: trying to set bootvar 'BSI=0'
Dec 13 07:52:25.856 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 13 07:52:25.856 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 13 07:52:26.562 CPU0: JIT: partial JIT flush (count=174)
Dec 13 07:52:27.992 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:52:32.542 CPU0: JIT: partial JIT flush (count=170)
Dec 13 07:52:43.845 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:52:44.639 CPU0: JIT: partial JIT flush (count=185)
Dec 13 07:52:47.603 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:52:55.172 CPU0: JIT: partial JIT flush (count=164)
Dec 13 07:52:55.402 ROM: trying to set bootvar 'RANDOM_NUM=1057213728'
Dec 13 07:52:55.589 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:53:20.973 CPU0: JIT: partial JIT flush (count=153)
Dec 13 07:53:24.612 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:53:29.616 CPU0: JIT: partial JIT flush (count=170)
Dec 13 07:53:35.611 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:53:42.003 CPU0: JIT: partial JIT flush (count=164)
Dec 13 07:53:42.023 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:53:42.052 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:53:42.565 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:53:47.502 CPU0: JIT: partial JIT flush (count=170)
Dec 13 07:53:48.325 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:53:48.352 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:53:48.377 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:53:48.567 CPU0: JIT: partial JIT flush (count=197)
Dec 13 07:54:02.373 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:54:02.510 CPU0: JIT: partial JIT flush (count=193)
Dec 13 07:54:05.263 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:54:05.806 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:54:09.757 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:54:18.089 CPU0: JIT: partial JIT flush (count=163)
Dec 13 07:54:21.086 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:54:46.630 CPU0: JIT: partial JIT flush (count=145)
Dec 13 07:54:50.118 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:54:52.531 CPU0: JIT: partial JIT flush (count=184)
Dec 13 07:54:57.025 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:55:00.847 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:55:02.511 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:55:06.678 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:55:14.639 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 07:55:14.661 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 13 07:55:14.662 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:55:14.662 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 13 07:55:14.674 CPU0: JIT: partial JIT flush (count=187)
Dec 13 07:55:14.700 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 13 07:55:14.732 CPU0: JIT: partial JIT flush (count=202)
Dec 13 07:55:14.753 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 07:55:14.760 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 13 07:55:14.789 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:55:14.814 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 07:55:14.843 CPU0: JIT: partial JIT flush (count=202)
Dec 13 07:55:14.871 CPU0: JIT: flushing data structures (compiled pages=256)
Dec 13 07:55:14.899 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:55:14.925 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 13 07:55:14.955 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:55:14.981 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 13 07:55:15.009 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:55:15.037 CPU0: JIT: flushing data structures (compiled pages=268)
Dec 13 07:55:15.067 CPU0: JIT: partial JIT flush (count=195)
Dec 13 07:55:15.094 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 07:55:15.127 CPU0: JIT: partial JIT flush (count=187)
Dec 13 07:55:15.568 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 13 07:55:24.619 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:56:20.964 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 13 07:57:20.923 CPU0: JIT: partial JIT flush (count=133)
Dec 13 07:57:25.511 CPU0: JIT: flushing data structures (compiled pages=268)
Dec 13 07:58:20.949 CPU0: JIT: partial JIT flush (count=133)
Dec 13 07:59:20.918 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 13 07:59:25.613 CPU0: JIT: partial JIT flush (count=173)
Dec 13 08:00:20.952 CPU0: JIT: flushing data structures (compiled pages=274)
Dec 13 08:01:20.918 CPU0: JIT: partial JIT flush (count=133)
Dec 13 08:01:25.185 CPU0: JIT: flushing data structures (compiled pages=275)
Dec 13 08:02:20.971 CPU0: JIT: partial JIT flush (count=132)
Dec 13 08:02:59.549 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 13 08:03:24.488 CPU0: JIT: partial JIT flush (count=153)
Dec 13 08:04:20.936 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 13 08:04:28.775 CPU0: JIT: partial JIT flush (count=177)
Dec 13 08:05:14.687 CPU0: JIT: flushing data structures (compiled pages=282)
Dec 13 08:05:20.937 CPU0: JIT: partial JIT flush (count=176)
Dec 13 08:06:20.952 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 13 08:06:25.689 CPU0: JIT: partial JIT flush (count=180)
Dec 13 08:07:20.963 CPU0: JIT: flushing data structures (compiled pages=288)
Dec 13 08:08:20.938 CPU0: JIT: partial JIT flush (count=131)
Dec 13 08:08:27.556 CPU0: JIT: flushing data structures (compiled pages=290)
Dec 13 08:09:20.995 CPU0: JIT: partial JIT flush (count=135)
Dec 13 08:10:20.940 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 08:10:54.527 CPU0: JIT: partial JIT flush (count=150)
Dec 13 08:11:24.470 CPU0: JIT: flushing data structures (compiled pages=296)
Dec 13 08:12:20.936 CPU0: JIT: partial JIT flush (count=131)
Dec 13 08:12:33.767 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 08:13:20.955 CPU0: JIT: partial JIT flush (count=142)
Dec 13 08:14:20.947 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 08:14:27.555 CPU0: JIT: partial JIT flush (count=178)
Dec 13 08:15:20.934 CPU0: JIT: flushing data structures (compiled pages=303)
Dec 13 08:16:20.921 CPU0: JIT: partial JIT flush (count=130)
Dec 13 08:16:33.755 CPU0: JIT: flushing data structures (compiled pages=305)
Dec 13 08:17:20.934 CPU0: JIT: partial JIT flush (count=141)
Dec 13 08:18:20.898 CPU0: JIT: flushing data structures (compiled pages=307)
Dec 13 08:18:50.820 CPU0: JIT: partial JIT flush (count=154)
Dec 13 08:19:20.905 CPU0: JIT: flushing data structures (compiled pages=310)
Dec 13 08:20:20.898 CPU0: JIT: partial JIT flush (count=131)
Dec 13 08:20:45.528 CPU0: JIT: flushing data structures (compiled pages=313)
Dec 13 08:21:20.898 CPU0: JIT: partial JIT flush (count=144)
