v 20091004 2
C 46200 48100 1 90 0 capacitor-1.sym
{
T 46400 48400 5 10 1 1 180 0 1
refdes=Cgg
T 45300 48300 5 10 0 0 90 0 1
symversion=0.1
}
N 46000 49000 46000 49700 4
N 46000 49700 44500 49700 4
N 46000 48100 46000 47300 4
N 46000 47300 44500 47300 4
L 43600 49500 43900 49500 3 0 0 0 -1 -1
L 43900 49500 43900 49800 3 0 0 0 -1 -1
L 43900 49800 44200 49800 3 0 0 0 -1 -1
L 44200 49800 44200 49500 3 0 0 0 -1 -1
L 44200 49500 44500 49500 3 0 0 0 -1 -1
L 44500 47500 44200 47500 3 0 0 0 -1 -1
L 44200 47500 44200 47200 3 0 0 0 -1 -1
L 44200 47200 43900 47200 3 0 0 0 -1 -1
L 43900 47200 43900 47500 3 0 0 0 -1 -1
L 43900 47500 43600 47500 3 0 0 0 -1 -1
C 49600 48800 1 90 0 capacitor-1.sym
{
T 49800 50000 5 10 1 1 180 0 1
refdes=Cdl=2Cgg
T 48700 49000 5 10 0 0 90 0 1
symversion=0.1
}
N 49400 48200 49400 48800 4
L 47400 49500 47700 49500 3 0 0 0 -1 -1
L 47700 49500 47700 49800 3 0 0 0 -1 -1
L 47700 49800 48000 49800 3 0 0 0 -1 -1
L 48000 49800 48000 49500 3 0 0 0 -1 -1
L 48000 49500 48300 49500 3 0 0 0 -1 -1
L 48300 47500 48000 47500 3 0 0 0 -1 -1
L 48000 47500 48000 47200 3 0 0 0 -1 -1
L 48000 47200 47700 47200 3 0 0 0 -1 -1
L 47700 47200 47700 47500 3 0 0 0 -1 -1
L 47700 47500 47400 47500 3 0 0 0 -1 -1
N 49400 49700 48300 49700 4
N 48300 48500 49400 48500 4
N 49400 47300 48300 47300 4
T 47600 48400 9 10 1 0 0 0 1
Return
C 49200 48200 1 270 0 capacitor-1.sym
{
T 49000 47000 5 10 1 1 0 0 1
refdes=2Cgg
T 50100 48000 5 10 0 0 270 0 1
symversion=0.1
}
L 46500 48600 47200 48600 3 0 0 0 -1 -1
L 47000 48800 47300 48500 3 0 0 0 -1 -1
L 47300 48500 47000 48200 3 0 0 0 -1 -1
L 47200 48400 46500 48400 3 0 0 0 -1 -1
T 46500 48000 9 10 1 0 0 0 1
Equivalent to
