{
  "outputs": [
    "alu_out_0"
  ],
  "bit_outputs": [
  ],
  "input_width": 16,
  "enable_input_regs": false,
  "enable_output_regs": false,
  "modules": [
    {
      "id": "mul_out_1",
      "type": "mul",
      "in0": "in0",
      "in1": "in1"
    },
    {
      "id": "alu_out_0",
      "type": "alu",
      "in0": "in2",
      "in1": "mul_out_1"
    }
  ]
}
  