'Revision', 'Part', 'Chapter', 'Section', 'Block_ID', 'Bits', 'Field', 'Description'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', 'STD_REG', '0-15', 'DeviceIdentity', 'Device identifier'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.1 Device Identity CAR (Configuration Space Offset 0x0)', 'STD_REG', '16-31', 'DeviceVendorIdentity', 'Device vendor identifier'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.2 Device Information CAR (Configuration Space Offset 0x4)', 'STD_REG', '0-31', 'DeviceRev', 'Device revision level'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', 'STD_REG', '0-15', 'AssyIdentity', 'Assembly identifier'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.3 Assembly Identity CAR (Configuration Space Offset 0x8)', 'STD_REG', '16-31', 'AssyVendorIdentity', 'Assembly vendor identifier'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', 'STD_REG', '0-15', 'AssyRev', 'Assembly revision level'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.4 Assembly Information CAR (Configuration Space Offset 0xC)', 'STD_REG', '16-31', 'ExtendedFeaturesPtr', 'Pointer to the first entry in the extended features list'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '0', 'Bridge', 'PE can bridge to another interface. Examples are PCI, proprietary processor buses, DRAM, etc.'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '1', 'Memory', 'PE has physically addressable local address space and can be accessed as an end point through non-maintenance (i.e. non-coherent read and write) operations. This local address space may be limited to local configuration registers, or could be on-chip SRAM, etc.'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '2', 'Processor', 'PE physically contains a local processor or similar device that executes code. A device that bridges to an interface that connects to a processor does not count (see bit 0 above).'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '3', 'Switch', 'PE can bridge to another external RapidIO interface - an internal port to a local end point does not count as a switch port. For example, a device with two RapidIO ports and a local end point is a two port switch, not a three port switch, regardless of the internal architecture.'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '4-27', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '28', 'Extended features', 'PE has extended features list; the extended features pointer is valid'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.5 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '29-31', 'Extended addressing support', 'Indicates the number address bits supported by the PE both as a source and target of an operation. All PEs shall at minimum support 34 bit addresses. 0b111 - PE supports 66, 50, and 34 bit addresses 0b101 - PE supports 66 and 34 bit addresses 0b011 - PE supports 50 and 34 bit addresses 0b001 - PE supports 34 bit addresses All other encodings reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)', 'STD_REG', '0-15', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)', 'STD_REG', '16-23', 'PortTotal', 'The total number of RapidIO ports on the processing element 0b00000000 - Reserved 0b00000001 - 1 port 0b00000010 - 2 ports 0b00000011 - 3 ports 0b00000100 - 4 ports ... 0b11111111 - 255 ports'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.6 Switch Port Information CAR (Configuration Space Offset 0x14)', 'STD_REG', '24-31', 'PortNumber', 'This is the port number from which the maintenance read operation accessed this register. Ports are numbered starting with 0x00.'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '0-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '16', 'Read', 'PE can support a read operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '17', 'Write', 'PE can support a write operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '18', 'Streaming-write', 'PE can support a streaming-write operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '19', 'Write-with-response', 'PE can support a write-with-response operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '20-21', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '22', 'Atomic (compare-and-swap)', 'PE can support an atomic compare-and-swap operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '23', 'Atomic (test-and-swap)', 'PE can support an atomic test-and-swap operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '24', 'Atomic (increment)', 'PE can support an atomic increment operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '25', 'Atomic (decrement)', 'PE can support an atomic decrement operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '26', 'Atomic (set)', 'PE can support an atomic set operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '27', 'Atomic (clear)', 'PE can support an atomic clear operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '28', 'Atomic (swap)', 'PE can support an atomic swap operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '29', 'Port-write', 'PE can support a port-write operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.7 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '0-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '16', 'Read', 'PE can support a read operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '17', 'Write', 'PE can support a write operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '18', 'Streaming-write', 'PE can support a streaming-write operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '19', 'Write-with-response', 'PE can support a write-with-response operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '20-21', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '22', 'Atomic (compare-and-swap)', 'PE can support an atomic compare-and-swap operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '23', 'Atomic (test-and-swap)', 'PE can support an atomic test-and-swap operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '24', 'Atomic (increment)', 'PE can support an atomic increment operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '25', 'Atomic (decrement)', 'PE can support an atomic decrement operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '26', 'Atomic (set)', 'PE can support an atomic set operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '27', 'Atomic (clear)', 'PE can support an atomic clear operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '28', 'Atomic (swap)', 'PE can support an atomic swap operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '29', 'Port-write', 'PE can support a port-write operation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.4.8 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)', 'STD_REG', '0-28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.1 Processing Element Logical Layer Control CSR (Configuration Space Offset 0x4C)', 'STD_REG', '29-31', 'Extended addressing control', 'Controls the number of address bits generated by the PE as a source and processed by the PE as the target of an operation. 0b100 - PE supports 66 bit addresses 0b010 - PE supports 50 bit addresses 0b001 - PE supports 34 bit addresses (default) All other encodings reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)', 'STD_REG', '0', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)', 'STD_REG', '1-16', 'LCSBA', 'Reserved for a 34-bit local physical address Reserved for a 50-bit local physical address Bits 0-15 of a 66-bit local physical address'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.2 Local Configuration Space Base Address 0 CSR (Configuration Space Offset 0x58)', 'STD_REG', '17-31', 'LCSBA', 'Reserved for a 34-bit local physical address Bits 0-14 of a 50-bit local physical address Bits 16-30 of a 66-bit local physical address'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)', 'STD_REG', '0', 'LCSBA', 'Reserved for a 34-bit local physical address Bit 15 of a 50-bit local physical address Bit 31 of a 66-bit local physical address'
'test', 'RapidIO Interconnect Specification Part 1: Input/Output Logical Specification', 'Chapter 5 Input/Output Registers', '5.5.3 Local Configuration Space Base Address 1 CSR (Configuration Space Offset 0x5C)', 'STD_REG', '1-31', 'LCSBA', 'Bits 0-30 of a 34-bit local physical address Bits 16-46 of a 50-bit local physical address Bits 32-62 of a 66-bit local physical address'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '0-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '16-19', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '20', 'Data message', 'PE can support a data message operation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '21', 'Doorbell', 'PE can support a doorbell operation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '22-29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '0-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '16-19', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '20', 'Data message', 'PE can support a data message operation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '21', 'Doorbell', 'PE can support a doorbell operation'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '22-29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 2: Message Passing Logical Specification', 'Chapter 5 Message Passing Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '0-21', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '22', 'Extended route table configuration support', '0b0 - Switch PE does not support the extended route table configuration mechanism 0b1 - Switch PE supports the extended route table configuration mechanism (can only be set if bit 23 is set)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '23', 'Standard route table configuration support', '0b0 - Switch PE does not support the standard route table configuration mechanism 0b1 - Switch PE supports the standard route table configuration mechanism'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '22-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '27', 'Common transport large system support', '0b0 - PE does not support common transport large systems 0b1 - PE supports common transport large systems'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '28-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)', 'STD_REG', '0-15', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.4.2 Switch Route Table Destination ID Limit CAR (Configuration Space Offset 0x34)', 'STD_REG', '16-31', 'Max_destID', 'Maximum configurable destination ID 0x00 - 1 destination ID 0x01 - 2 destinations IDs 0x02 - 3 destination IDs ... 0xFF - 65536 destination IDs'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)', 'STD_REG', '0-7', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)', 'STD_REG', '8-15', 'Base_deviceID', 'see footnote1', 'This is the base ID of the device in a small common transport system (end point devices only)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.1 Base Device ID CSR (Configuration Space Offset 0x60)', 'STD_REG', '16-31', 'Large_base_deviceID', 'see footnote2', 'This is the base ID of the device in a large common transport system (only valid for end point device and if bit 27 of the Processing Element Features CAR is set)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', 'STD_REG', '0-15', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)', 'STD_REG', '16-31', 'Host_base_deviceID', '0xFFFF', 'This is the base device ID for the PE that is initializing this PE.'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)', 'STD_REG', '0-31', 'component_tag', 'All 0s', 'This is a component tag for the PE.'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', 'STD_REG', '0', 'Ext_config_en', '0b0', 'Extended Configuration Enable 0b0 - Extended configuration support is disabled 0b1 - Extended configuration support is enabled (only valid if bit 22 of the Processing Element Features CAR is set)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', 'STD_REG', '1-15', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', 'STD_REG', '16-23', 'Config_destID_msb', '0x00', 'Configuration destination ID most significant byte (only valid if bit 27 of the Processing Element Features CAR is set and the processing element is configured to operate in large transport mode)'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)', 'STD_REG', '24-31', 'Config_destID', '0x00', 'Configuration destination ID'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', 'STD_REG', '0-7', 'Config_output_port3', '0x00', 'Configuration output port3 - This field is reserved if extended route table mechanism is not enabled'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', 'STD_REG', '8-15', 'Config_output_port2', '0x00', 'Configuration output port2 - This field is reserved if extended route table mechanism is not enabled'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', 'STD_REG', '16-23', 'Config_output_port1', '0x00', 'Configuration output port1 - This field is reserved if extended route table mechanism is not enabled'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)', 'STD_REG', '24-31', 'Config_output_port', 'see footnote1', 'Configuration output port'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', 'STD_REG', '0-23', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)', 'STD_REG', '24-31', 'Default_output_port', '0x00', 'Default output port'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '0', 'Read', 'PE can support a read operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '1', 'Instruction read', 'PE can support an instruction read operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '2', 'Read-for-ownership', 'PE can support a read-for-ownership operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '3', 'Data cache invalidate', 'PE can support a data cache invalidate operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '4', 'Castout', 'PE can support a castout operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '5', 'Data cache flush', 'PE can support a data cache flush operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '6', 'I/O read', 'PE can support an I/O read operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '7', 'Instruction cache invalidate', 'PE can support an instruction cache invalidate operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '8', 'TLB invalidate-entry', 'PE can support a TLB invalidate-entry operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '9', 'TLB invalidate-entry sync', 'PE can support a TLB invalidate-entry sync operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '10-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '16-29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '0', 'Read', 'PE can support a read operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '1', 'Instruction read', 'PE can support an instruction read operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '2', 'Read-for-ownership', 'PE can support a read-for-ownership operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '3', 'Data cache invalidate', 'PE can support a data cache invalidate operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '4', 'Castout', 'PE can support a castout operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '5', 'Data cache flush', 'PE can support a flush operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '6', 'I/O read', 'PE can support an I/O read operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '7', 'Instruction cache invalidate', 'PE can support an instruction cache invalidate operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '8', 'TLB invalidate-entry', 'PE can support a TLB invalidate-entry operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '9', 'TLB invalidate-entry sync', 'PE can support a TLB invalidate-entry sync operation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '10-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '16-29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 5: Globally Shared Memory Logical Specification', 'Chapter 5 Globally Shared Memory Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '0-24', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '25', 'Re-transmit Suppression Support', 'PE supports suppression of error recovery on packet CRC errors 0b0 - The error recovery suppression option is not supported by the PE 0b1 - The error recovery suppression option is supported by the PE'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '26', 'CRF Support', 'PE supports the Critical Request Flow (CRF) indicator 0b0 - Critical Request Flow is not supported 0b1 - Critical Request Flow is supported'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '27-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0001', '0-15', 'EF_PTR', 'Hard wired pointer to the next block in the data structure, if one exists'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0001', '16-31', 'EF_ID', '0x0001', 'Hard wired Extended Features ID'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0001', '0-23', 'time-out value', 'All 1s', 'time-out interval value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0001', '24-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '0x0001', '0-23', 'time-out value', 'All 1s', 'time-out interval value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '0x0001', '24-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0001', '0', 'Host', 'see footnote1', 'A Host device is a device that is responsible for system exploration, initialization, and maintenance. Agent or slave devices are typically initialized by Host devices. 0b0 - agent or slave device 0b1 - host device'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0001', '1', 'Master Enable', 'see footnote2', 'The Master Enable bit controls whether or not a device is allowed to issue requests into the system. If the Master Enable is not set, the device may only respond to requests. 0b0 - processing element cannot issue requests 0b1 - processing element can issue requests'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0001', '2', 'Discovered', 'see footnote3', 'This device has been located by the processing element responsible for system configuration 0b0 - The device has not been previously discovered 0b1 - The device has been discovered by another processing element'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0001', '3-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '0-10', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '11', 'Output Retry-encountered', '0b0', 'Output port has encountered a retry condition.This bit is set when bit 13 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '12', 'Output Retried', '0b0', 'Output port has received a packet-retry control symbol and can not make forward progress. This bit is set when bit 13 is set and is cleared when a packet-accepted or a packet-not-accepted control symbol is received (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '13', 'Output Retry-stopped', '0b0', 'Output port has received a packet-retry control symbol and is in the "output retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '14', 'Output Error-encountered', '0b0', 'Output port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 15 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '15', 'Output Error-stopped', '0b0', 'Output is in the "output error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '16-20', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '21', 'Input Retry-stopped', '0b0', 'Input port is in the "input retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '22', 'Input Error-encountered', '0b0', 'Input port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 23 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '23', 'Input Error-stopped', '0b0', 'Input port is in the "input error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '24-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '27', 'Port-write Pending', '0b0', 'Port has encountered a condition which required it to initiate a Maintenance Port-write operation This bit is only valid if the device is capable of issuing a maintenance port-write transaction. Once set remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '29', 'Port Error', '0b0', 'Input or output port has encountered an error from which hardware was unable to recover. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '30', 'Port OK', '0b0', 'The input and output ports are initialized and the port is exchanging error-free control symbols with the attached device (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.5 Port n Error and Status CSRs (Block Offsets 0x58, 78, ..., 238)', '0x0001', '31', 'Port Uninitialized', '0b1', 'Input and output ports are not initialized. This bit and bit 30 are mutually exclusive (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '0-1', 'Port Width', 'see footnote1', 'Hardware width of the port (read-only): 0b00 - Single-lane port 0b01 - Four-lane port 0b10 - 0b11 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '2-4', 'Initialized Port Width', 'see footnote2', 'Width of the ports after initialized (read only): 0b000 - Single-lane port, lane 0 0b001 - Single-lane port, lane 2 0b010 - Four-lane port 0b011 - 0b111 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '5-7', 'Port Width Override', '0b000', 'Soft port configuration to override the hardware size: 0b000 - No override 0b001 - Reserved 0b010 - Force single lane, lane 0 0b011 - Force single lane, lane 2 0b100 - 0b111 - Reserved If the port size is overridden, the port will re-initialize to change to the requested size.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '8', 'Port Disable', '0b0', 'Port disable: 0b0 - port receivers/drivers are enabled 0b1 - port receivers/drivers are disabled and are unable to receive/transmit any packets or control symbols'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '9', 'Output Port Enable', 'see footnote3', 'Output port transmit enable: 0b0 - port is stopped and not enabled to issue any packets except to route or respond to I/O logical MAINTENANCE packets. Control symbols are not affected and are sent normally. This is the recommended state after device reset. 0b1 - port is enabled to issue any packets'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '10', 'Input Port Enable', 'see footnote4', 'Input port receive enable: 0b0 - port is stopped and only enabled to route or respond I/O logical MAINTENANCE packets. Other packets generate packet-not-accepted control symbols to force an error condition to be signaled by the sending device. Control symbols are not affected and are received and handled normally. This is the recommended state after device reset. 0b1 - port is enabled to respond to any packet'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '11', 'Error Checking Disable', '0b0', 'This bit disables all RapidIO transmission error checking 0b0 - Error checking and recovery is enabled 0b1 - Error checking and recovery is disabled Device behavior when error checking and recovery is disabled and an error condition occurs is undefined'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '12', 'Multicast-event Participant', 'see footnote5', 'Send incoming Multicast-event control symbols to this port (multiple port devices only)'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '14', 'Enumeration Boundary', 'see footnote6', 'An enumeration boundary aware system enumeration algorithm shall honor this flag. The algorithm, on either the ingress or the egress port, shall not enumerate past a port with this bit set. This provides for software enforced enumeration domains within the RapidIO fabric.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '15-19', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '20-27', 'Re-transmit Suppression Mask', '0x00', 'Suppress packet re-transmission on CRC error. For devices that support CRF: 0b0000_0000 - Error recovery suppression disabled 0bxxxx_xxx1 - Suppress CRF=0, priority 0 re-transmission 0bxxxx_xx1x - Suppress CRF=0, priority 1 re-transmission 0bxxxx_x1xx - Suppress CRF=0, priority 2 re-transmission 0bxxxx_1xxx - Suppress CRF=0, priority 3 re-transmission 0bxxx1_xxxx - Suppress CRF=1, priority 0 re-transmission 0bxx1x_xxxx - Suppress CRF=1, priority 1 re-transmission 0bx1xx_xxxx - Suppress CRF=1, priority 2 re-transmission 0b1xxx_xxxx - Suppress CRF=1, priority 3 re-transmission For devices that do not support CRF: 0b0000_0000 - Error recovery suppression disabled 0b0000_xxx1 - Suppress priority 0 re-transmission 0b0000_xx1x - Suppress priority 1 re-transmission 0b0000_x1xx - Suppress priority 2 re-transmission 0b0000_1xxx - Suppress priority 3 re-transmission 0b0001_0000 - reserved ... 0b1111_1111 - reserved This field is only valid if bit 25 of the Processing Element Features CAR is set.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '28-30', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2.6 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0001', '31', 'Port Type', 'This indicates the port type (read only) 0b0 - Reserved 0b1 - Serial port'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0002', '0-15', 'EF_PTR', 'Hard wired pointer to the next block in the data structure, if one exists'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0002', '16-31', 'EF_ID', '0x0002', 'Hard wired Extended Features ID'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0002', '0-23', 'time-out value', 'All 1s', 'time-out interval value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0002', '24-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '0x0002', '0-23', 'time-out value', 'All 1s', 'time-out interval value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.3 Port Response Time-out Control CSR (Block Offset 0x24)', '0x0002', '24-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0002', '0', 'Host', 'see footnote1', 'A Host device is a device that is responsible for system exploration, initialization, and maintenance. Agent or slave devices are initialized by Host devices. 0b0 - agent or slave device 0b1 - host device'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0002', '1', 'Master Enable', 'see footnote2', 'The Master Enable bit controls whether or not a device is allowed to issue requests into the system. If the Master Enable is not set, the device may only respond to requests. 0b0 - processing element cannot issue requests 0b1 - processing element can issue requests'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0002', '2', 'Discovered', 'see footnote3', 'This device has been located by the processing element responsible for system configuration 0b0 - The device has not been previously discovered 0b1 - The device has been discovered by another processing element'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.4 Port General Control CSR (Block Offset 0x3C)', '0x0002', '3-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '0x0002', '0-28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.5 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '0x0002', '29-31', 'Command', '0b000', 'Command to be sent in the link-request control symbol. If read, this field returns the last written value.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0002', '0', 'response_valid', '0b0', 'If the link-request causes a link-response, this bit indicates that the link-response has been received and the status fields are valid. If the link-request does not cause a link-response, this bit indicates that the link-request has been transmitted. This bit automatically clears on read.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0002', '1-21', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0002', '22-26', 'ackID_status', '0b00000', 'ackID status field from the link-response control symbol'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.6 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0002', '27-31', 'link_status', '0b00000', 'link status field from the link-response control symbol'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '0', 'Clr_outstanding_ackIDs', '0b0', 'Writing 0b1 to this bit causes all outstanding unacknowleged packets to be discarded. This bit should only be written when trying to recover a failed link. This bit is always logic 0 when read.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '1-2', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '3-7', 'Inbound_ackID', '0b00000', 'Input port next expected ackID value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '8-18', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '19-23', 'Outstanding_ackID', '0x00000', 'Output port unacknowledged ackID status. Next expected acknowledge control symbol ackID field that indicates the ackID value expected in the next received acknowledge control symbol.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '24-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.7 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0002', '27-31', 'Outbound_ackID', '0b00000', 'Output port next transmitted ackID value. Software writing this value can force retransmission of outstanding unacknowledged packets in order to manually implement error recovery.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '0-10', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '11', 'Output Retry-encountered', '0b0', 'Output port has encountered a retry condition.This bit is set when bit 13 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '12', 'Output Retried', '0b0', 'Output port has received a packet-retry control symbol and can not make forward progress. This bit is set when bit 13 is set and is cleared when a packet-accepted or a packet-not-accepted control symbol is received (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '13', 'Output Retry-stopped', '0b0', 'Output port has received a packet-retry control symbol and is in the "output retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '14', 'Output Error-encountered', '0b0', 'Output port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 15 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '15', 'Output Error-stopped', '0b0', 'Output is in the "output error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '16-20', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '21', 'Input Retry-stopped', '0b0', 'Input port is in the "input retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '22', 'Input Error-encountered', '0b0', 'Input port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 23 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '23', 'Input Error-stopped', '0b0', 'Input port is in the "input error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '24-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '27', 'Port-write Pending', '0b0', 'Port has encountered a condition which required it to initiate a Maintenance Port-write operation This bit is only valid if the device is capable of issuing a maintenance port-write transaction. Once set remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '29', 'Port Error', '0b0', 'Input or output port has encountered an error from which hardware was unable to recover. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '30', 'Port OK', '0b0', 'The input and output ports are initialized and the port is exchanging error-free control symbols with the attached device (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.8 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0002', '31', 'Port Uninitialized', '0b1', 'Input and output ports are not initialized. This bit and bit 30 are mutually exclusive (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '0-1', 'Port Width', 'see footnote1', 'Hardware width of the port (read-only): 0b00 - Single-lane port 0b01 - Four-lane port 0b10 - 0b11 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '2-4', 'Initialized Port Width', 'see footnote2', 'Width of the ports after initialized (read only): 0b000 - Single-lane port, lane 0 0b001 - Single-lane port, lane 2 0b010 - Four-lane port 0b011 - 0b111 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '5-7', 'Port Width Override', '0b000', 'Soft port configuration to override the hardware size: 0b000 - No override 0b001 - Reserved 0b010 - Force single lane, lane 0 0b011 - Force single lane, lane 2 0b100 - 0b111 - Reserved If the port size is overridden, the port will re-initialize to change to the requested size.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '8', 'Port Disable', '0b0', 'Port disable: 0b0 - port receivers/drivers are enabled 0b1 - port receivers/drivers are disabled and are unable to receive/transmit any packets or control symbols'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '9', 'Output Port Enable', 'see footnote3', 'Output port transmit enable: 0b0 - port is stopped and not enabled to issue any packets except to route or respond to I/O logical MAINTENANCE packets. Control symbols are not affected and are sent normally. This is the recommended state after device reset. 0b1 - port is enabled to issue any packets'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '10', 'Input Port Enable', 'see footnote4', 'Input port receive enable: 0b0 - port is stopped and only enabled to route or respond I/O logical MAINTENANCE packets. Other packets generate packet-not-accepted control symbols to force an error condition to be signaled by the sending device. Control symbols are not affected and are received and handled normally. This is the recommended state after device reset. 0b1 - port is enabled to respond to any packet'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '11', 'Error Checking Disable', '0b0', 'This bit disables all RapidIO transmission error checking 0b0 - Error checking and recovery is enabled 0b1 - Error checking and recovery is disabled Device behavior when error checking and recovery is disabled and an error condition occurs is undefined'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '12', 'Multicast-event Participant', 'see footnote5', 'Send incoming Multicast-event control symbols to this port (multiple port devices only)'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '14', 'Enumeration Boundary', 'see footnote6', 'An enumeration boundary aware system enumeration algorithm shall honor this flag. The algorithm, on either the ingress or the egress port, shall not enumerate past a port with this bit set. This provides for software enforced enumeration domains within the RapidIO fabric.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '15-19', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '20-27', 'Re-transmit Suppression Mask', '0x00', 'Suppress packet re-transmission on CRC error. For devices that support CRF: 0b0000_0000 - Error recovery suppression disabled 0bxxxx_xxx1 - Suppress CRF=0, priority 0 re-transmission 0bxxxx_xx1x - Suppress CRF=0, priority 1 re-transmission 0bxxxx_x1xx - Suppress CRF=0, priority 2 re-transmission 0bxxxx_1xxx - Suppress CRF=0, priority 3 re-transmission 0bxxx1_xxxx - Suppress CRF=1, priority 0 re-transmission 0bxx1x_xxxx - Suppress CRF=1, priority 1 re-transmission 0bx1xx_xxxx - Suppress CRF=1, priority 2 re-transmission 0b1xxx_xxxx - Suppress CRF=1, priority 3 re-transmission For devices that do not support CRF: 0b0000_0000 - Error recovery suppression disabled 0b0000_xxx1 - Suppress priority 0 re-transmission 0b0000_xx1x - Suppress priority 1 re-transmission 0b0000_x1xx - Suppress priority 2 re-transmission 0b0000_1xxx - Suppress priority 3 re-transmission 0b0001_0000 - reserved ... 0b1111_1111 - reserved This field is only valid if bit 25 of the Processing Element Features CAR is set.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '28-30', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2.9 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0002', '31', 'Port Type', 'This indicates the port type (read only) 0b0 - Reserved 0b1 - Serial port'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0003', '0-15', 'EF_PTR', 'Hard wired pointer to the next block in the data structure, if one exists'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0003', '16-31', 'EF_ID', '0x0003', 'Hard wired Extended Features ID'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0003', '0-23', 'time-out value', 'All 1s', 'time-out interval value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0003', '24-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '0x0003', '0-1', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '0x0003', '2', 'Discovered', '0b0', 'This device has been located by the processing element responsible for system configuration 0b0 - The device has not been previously discovered 0b1 - The device has been discovered by another processing element'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.3 Port General Control CSR (Block Offset 0x3C)', '0x0003', '3-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '0-10', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '11', 'Output Retry-encountered', '0b0', 'Output port has encountered a retry condition.This bit is set when bit 13 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '12', 'Output Retried', '0b0', 'Output port has received a packet-retry control symbol and can not make forward progress. This bit is set when bit 13 is set and is cleared when a packet-accepted or a packet-not-accepted control symbol is received (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '13', 'Output Retry-stopped', '0b0', 'Output port has received a packet-retry control symbol and is in the "output retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '14', 'Output Error-encountered', '0b0', 'Output port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 15 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '15', 'Output Error-stopped', '0b0', 'Output is in the "output error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '16-20', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '21', 'Input Retry-stopped', '0b0', 'Input port is in the "input retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '22', 'Input Error-encountered', '0b0', 'Input port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 23 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '23', 'Input Error-stopped', '0b0', 'Input port is in the "input error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '24-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '27', 'Port-write Pending', '0b0', 'Port has encountered a condition which required it to initiate a Maintenance Port-write operation This bit is only valid if the device is capable of issuing a maintenance port-write transaction. Once set remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '29', 'Port Error', '0b0', 'Input or output port has encountered an error from which hardware was unable to recover. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '30', 'Port OK', '0b0', 'The input and output ports are initialized and the port is exchanging error-free control symbols with the attached device (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.4 Port n Error and Status CSRs (Block Offsets 0x58, 78, .., 238)', '0x0003', '31', 'Port Uninitialized', '0b1', 'Input and output ports are not initialized. This bit and bit 30 are mutually exclusive (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '0-1', 'Port Width', 'see footnote1', 'Hardware width of the port (read-only): 0b00 - Single-lane port 0b01 - Four-lane port 0b10 - 0b11 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '2-4', 'Initialized Port Width', 'see footnote2', 'Width of the ports after initialized (read only): 0b000 - Single-lane port, lane 0 0b001 - Single-lane port, lane 2 0b010 - Four-lane port 0b011 - 0b111 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '5-7', 'Port Width Override', '0b000', 'Soft port configuration to override the hardware size: 0b000 - No override 0b001 - Reserved 0b010 - Force single lane, lane 0 0b011 - Force single lane, lane 2 0b100 - 0b111 - Reserved If the port size is overridden, the port will re-initialize to change to the requested size.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '8', 'Port Disable', '0b0', 'Port disable: 0b0 - port receivers/drivers are enabled 0b1 - port receivers/drivers are disabled and are unable to receive/transmit any packets or control symbols'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '9', 'Output Port Enable', 'see footnote3', 'Output port transmit enable: 0b0 - port is stopped and not enabled to issue any packets except to route or respond to I/O logical MAINTENANCE packets. Control symbols are not affected and are sent normally. This is the recommended state after device reset. 0b1 - port is enabled to issue any packets'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '10', 'Input Port Enable', 'see footnote4', 'Input port receive enable: 0b0 - port is stopped and only enabled to route or respond I/O logical MAINTENANCE packets. Other packets generate packet-not-accepted control symbols to force an error condition to be signaled by the sending device. Control symbols are not affected and are received and handled normally. This is the recommended state after device reset. 0b1 - port is enabled to respond to any packet'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '11', 'Error Checking Disable', '0b0', 'This bit disables all RapidIO transmission error checking 0b0 - Error checking and recovery is enabled 0b1 - Error checking and recovery is disabled Device behavior when error checking and recovery is disabled and an error condition occurs is undefined'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '12', 'Multicast Event Participant', 'see footnote5', 'Send incoming Multicast-event control symbols to this port (multiple port devices only)'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '14', 'Enumeration Boundary', 'see footnote6', 'An enumeration boundary aware system enumeration algorithm shall honor this flag. The algorithm, on either the ingress or the egress port, shall not enumerate past a port with this bit set. This provides for software enforced enumeration domains within the RapidIO fabric.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '15-19', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '20-27', 'Re-transmit Suppression Mask', '0x00', 'Suppress packet re-transmission on CRC error. For devices that support CRF: 0b0000_0000 - Error recovery suppression disabled 0bxxxx_xxx1 - Suppress CRF=0, priority 0 re-transmission 0bxxxx_xx1x - Suppress CRF=0, priority 1 re-transmission 0bxxxx_x1xx - Suppress CRF=0, priority 2 re-transmission 0bxxxx_1xxx - Suppress CRF=0, priority 3 re-transmission 0bxxx1_xxxx - Suppress CRF=1, priority 0 re-transmission 0bxx1x_xxxx - Suppress CRF=1, priority 1 re-transmission 0bx1xx_xxxx - Suppress CRF=1, priority 2 re-transmission 0b1xxx_xxxx - Suppress CRF=1, priority 3 re-transmission For devices that do not support CRF: 0b0000_0000 - Error recovery suppression disabled 0b0000_xxx1 - Suppress priority 0 re-transmission 0b0000_xx1x - Suppress priority 1 re-transmission 0b0000_x1xx - Suppress priority 2 re-transmission 0b0000_1xxx - Suppress priority 3 re-transmission 0b0001_0000 - reserved ... 0b1111_1111 - reserved This field is only valid if bit 25 of the Processing Element Features CAR is set.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '28-30', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.7.2.5 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0003', '31', 'Port Type', 'This indicates the port type (read only) 0b0 - Reserved 0b1 - Serial port'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0009', '0-15', 'EF_PTR', 'Hard wired pointer to the next block in the data structure, if one exists'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.1 1x/4x LP-Serial Register Block Header (Block Offset 0x0)', '0x0009', '16-31', 'EF_ID', '0x0009', 'Hard wired Extended Features ID'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0009', '0-23', 'time-out value', 'All 1s', 'time-out interval value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.2 Port Link Time-out Control CSR (Block Offset 0x20)', '0x0009', '24-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '0x0009', '0-1', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '0x0009', '2', 'Discovered', '0b0', 'This device has been located by the processing element responsible for system configuration 0b0 - The device has not been previously discovered 0b1 - The device has been discovered by another processing element'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.3 Port General Control CSR (Block Offset 0x3C)', '0x0009', '3-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '0x0009', '0-28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.4 Port n Link Maintenance Request CSRs (Block Offsets 0x40, 60, ..., 220)', '0x0009', '29-31', 'Command', '0b000', 'Command to be sent in the link-request control symbol. If read, this field returns the last written value.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0009', '0', 'response_valid', '0b0', 'If the link-request causes a link-response, this bit indicates that the link-response has been received and the status fields are valid. If the link-request does not cause a link-response, this bit indicates that the link-request has been transmitted. This bit automatically clears on read.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0009', '1-21', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0009', '22-26', 'ackID_status', '0b00000', 'ackID status field from the link-response control symbol'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.5 Port n Link Maintenance Response CSRs (Block Offsets 0x44, 64, ..., 224)', '0x0009', '27-31', 'link_status', '0b00000', 'link status field from the link-response control symbol'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '0', 'Clr_outstanding_ackIDs', '0b0', 'Writing 0b1 to this bit causes all outstanding unacknowleged packets to be discarded. This bit should only be written when trying to recover a failed link. This bit is always logic 0 when read.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '1-2', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '3-7', 'Inbound_ackID', '0b00000', 'Input port next expected ackID value'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '8-18', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '19-23', 'Outstanding_ackID', '0x00000', 'Output port unacknowledged ackID status. Next expected acknowledge control symbol ackID field that indicates the ackID value expected in the next received acknowledge control symbol.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '24-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.6 Port n Local ackID CSRs (Block Offsets 0x48, 68, ..., 228)', '0x0009', '27-31', 'Outbound_ackID', '0b00000', 'Output port next transmitted ackID value. Software writing this value can force retransmission of outstanding unacknowledged packets in order to manually implement error recovery.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '0-10', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '11', 'Output Retry-encountered', '0b0', 'Output port has encountered a retry condition.This bit is set when bit 13 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '12', 'Output Retried', '0b0', 'Output port has received a packet-retry control symbol and can not make forward progress. This bit is set when bit 13 is set and is cleared when a packet-accepted or a packet-not-accepted control symbol is received (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '13', 'Output Retry-stopped', '0b0', 'Output port has received a packet-retry control symbol and is in the "output retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '14', 'Output Error-encountered', '0b0', 'Output port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 15 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '15', 'Output Error-stopped', '0b0', 'Output is in the "output error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '16-20', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '21', 'Input Retry-stopped', '0b0', 'Input port is in the "input retry-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '22', 'Input Error-encountered', '0b0', 'Input port has encountered (and possibly recovered from) a transmission error. This bit is set when bit 23 is set. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '23', 'Input Error-stopped', '0b0', 'Input port is in the "input error-stopped" state (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '24-26', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '27', 'Port-write Pending', '0b0', 'Port has encountered a condition which required it to initiate a Maintenance Port-write operation This bit is only valid if the device is capable of issuing a maintenance port-write transaction. Once set remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '28', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '29', 'Port Error', '0b0', 'Input or output port has encountered an error from which hardware was unable to recover. Once set, remains set until written with a logic 1 to clear.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '30', 'Port OK', '0b0', 'The input and output ports are initialized and the port is exchanging error-free control symbols with the attached device (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.7 Port n Error and Status CSRs (Block Offset 0x58, 78, ..., 238)', '0x0009', '31', 'Port Uninitialized', '0b1', 'Input and output ports are not initialized. This bit and bit 30 are mutually exclusive (read-only).'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '0-1', 'Port Width', 'see footnote1', 'Hardware width of the port (read-only): 0b00 - Single-lane port 0b01 - Four-lane port 0b10 - 0b11 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '2-4', 'Initialized Port Width', 'see footnote2', 'Width of the ports after initialized (read only): 0b000 - Single-lane port, lane 0 0b001 - Single-lane port, lane 2 0b010 - Four-lane port 0b011 - 0b111 - Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '5-7', 'Port Width Override', '0b000', 'Soft port configuration to override the hardware size: 0b000 - No override 0b001 - Reserved 0b010 - Force single lane, lane 0 0b011 - Force single lane, lane 2 0b100 - 0b111 - Reserved If the port size is overridden, the port will re-initialize to change to the requested size.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '8', 'Port Disable', '0b0', 'Port disable: 0b0 - port receivers/drivers are enabled 0b1 - port receivers/drivers are disabled and are unable to receive/transmit any packets or control symbols'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '9', 'Output Port Enable', 'see footnote3', 'Output port transmit enable: 0b0 - port is stopped and not enabled to issue any packets except to route or respond to I/O logical MAINTENANCE packets. Control symbols are not affected and are sent normally. This is the recommended state after device reset. 0b1 - port is enabled to issue any packets'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '10', 'Input Port Enable', 'see footnote4', 'Input port receive enable: 0b0 - port is stopped and only enabled to route or respond I/O logical MAINTENANCE packets. Other packets generate packet-not-accepted control symbols to force an error condition to be signaled by the sending device. Control symbols are not affected and are received and handled normally. This is the recommended state after device reset. 0b1 - port is enabled to respond to any packet'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '11', 'Error Checking Disable', '0b0', 'This bit disables all RapidIO transmission error checking 0b0 - Error checking and recovery is enabled 0b1 - Error checking and recovery is disabled Device behavior when error checking and recovery is disabled and an error condition occurs is undefined'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '12', 'Multicast-event Participant', 'see footnote5', 'Send incoming Multicast-event control symbols to this port (multiple port devices only)'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '14', 'Enumeration Boundary', 'see footnote6', 'An enumeration boundary aware system enumeration algorithm shall honor this flag. The algorithm, on either the ingress or the egress port, shall not enumerate past a port with this bit set. This provides for software enforced enumeration domains within the RapidIO fabric.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '15-19', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '20-27', 'Re-transmit Suppression Mask', '0x00', 'Suppress packet re-transmission on CRC error. For devices that support CRF: 0b0000_0000 - Error recovery suppression disabled 0bxxxx_xxx1 - Suppress CRF=0, priority 0 re-transmission 0bxxxx_xx1x - Suppress CRF=0, priority 1 re-transmission 0bxxxx_x1xx - Suppress CRF=0, priority 2 re-transmission 0bxxxx_1xxx - Suppress CRF=0, priority 3 re-transmission 0bxxx1_xxxx - Suppress CRF=1, priority 0 re-transmission 0bxx1x_xxxx - Suppress CRF=1, priority 1 re-transmission 0bx1xx_xxxx - Suppress CRF=1, priority 2 re-transmission 0b1xxx_xxxx - Suppress CRF=1, priority 3 re-transmission For devices that do not support CRF: 0b0000_0000 - Error recovery suppression disabled 0b0000_xxx1 - Suppress priority 0 re-transmission 0b0000_xx1x - Suppress priority 1 re-transmission 0b0000_x1xx - Suppress priority 2 re-transmission 0b0000_1xxx - Suppress priority 3 re-transmission 0b0001_0000 - reserved ... 0b1111_1111 - reserved This field is only valid if bit 25 of the Processing Element Features CAR is set.'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '28-30', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 6: 1x/4x LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.8.2.8 Port n Control CSR (Block Offsets 0x5C, 7C, ..., 23C)', '0x0009', '31', 'Port Type', 'This indicates the port type (read only) 0b0 - Reserved 0b1 - Serial port'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '0x0007', '0-15', 'EF_PTR', 'Hard wired pointer to the next block in the data structure, if one exists'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)', '0x0007', '16-31', 'EF_ID', '0x0007', 'Hard wired Extended Features ID'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '0', 'IO error response', '0b0', 'Received a response of ‘ERROR' for an IO Logical Layer Request. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '1', 'Message error response', '0b0', 'Received a response of ‘ERROR' for an MSG Logical Layer Request. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '2', 'GSM error response', '0b0', 'Received a response of ‘ERROR' for a GSM Logical Layer Request. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '3', 'Message Format Error', '0b0', 'Received MESSAGE packet data payload with an invalid size or segment (MSG logical) (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '4', 'Illegal transaction decode', '0b0', 'Received illegal fields in the request/response packet for a supported transaction (IO/MSG/GSM logical) (switch or endpoint device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '5', 'Illegal transaction target error', '0b0', 'Received a packet that contained a destination ID that is not defined for this end point. End points with multiple ports and a built-in switch function may not report this as an error (Transport) (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '6', 'Message Request Time-out', '0b0', 'A required message request has not been received within the specified time-out interval (MSG logical) (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '7', 'Packet Response Time-out', '0b0', 'A required response has not been received within the specified time out interval (IO/MSG/GSM logical) (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '8', 'Unsolicited Response', '0b0', 'An unsolicited/unexpected Response packet was received (IO/MSG/GSM logical; only Maintenance response for switches) (switch or endpoint device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '9', 'Unsupported Transaction', '0b0', 'A transaction is received that is not supported in the Destination Operations CAR (IO/MSG/GSM logical; only Maintenance port-write for switches) (switch or endpoint device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '10-23', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)', '0x0007', '24-31', 'Implementation Specific error', '0x00', 'An implementation specific error has occurred. (switch or end point device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '0', 'IO error response enable', '0b0', 'Enable reporting of an IO error response. Save and lock original request transaction information in all Logical/Transport Layer Capture CSRs. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '1', 'Message error response enable', '0b0', 'Enable reporting of a Message error response. Save and lock original request transaction information in all Logical/Transport Layer Capture CSRs. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '2', 'GSM error response enable', '0b0', 'Enable reporting of a GSM error response. Save and lock original request transaction capture information in all Logical/Transport Layer Capture CSRs. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '3', 'Message Format Error enable', '0b0', 'Enable reporting of a message format error. Save and lock transaction capture information in Logical/Transport Layer Device ID and Control Capture CSRs. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '4', 'Illegal transaction decode enable', '0b0', 'Enable reporting of an illegal transaction decode error Save and lock transaction capture information in Logical/Transport Layer Device ID and Control Capture CSRs. (switch or end-point device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '5', 'Illegal transaction target error enable', '0b0', 'Enable reporting of an illegal transaction target error. Save and lock transaction capture information in Logical/Transport Layer Device ID and Control Capture CSRs. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '6', 'Message Request time-out enable', '0b0', 'Enable reporting of a Message Request time-out error. Save and lock transaction capture information in Logical/Transport Layer Device ID and Control Capture CSRs for the last Message request segment packet received. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '7', 'Packet Response Time-out error enable', '0b0', 'Enable reporting of a packet response time-out error. Save and lock original request address in Logical/Transport Layer Address Capture CSRs. Save and lock original request Destination ID in Logical/Transport Layer Device ID Capture CSR. (end point device only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '8', 'Unsolicited Response error enable', '0b0', 'Enable reporting of an unsolicited response error. Save and lock transaction capture information in Logical/Transport Layer Device ID and Control Capture CSRs. (switch or end-point device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '9', 'Unsupported Transaction error enable', '0b0', 'Enable reporting of an unsupported transaction error. Save and lock transaction capture information in Logical/Transport Layer Device ID and Control Capture CSRs. (switch or end-point device)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '10-23', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)', '0x0007', '24-31', 'Implementation Specific error enable', '0x00', 'Enable reporting of an implementation specific error has occurred. Save and lock capture information in appropriate Logical/Transport Layer Capture CSRs.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)', '0x0007', '0-31', 'address[0-31]', 'All 0s', 'Most significant 32 bits of the address associated with the error (for requests, for responses if available)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '0x0007', '0-28', 'address[32-60]', 'All 0s', 'Least significant 29 bits of the address associated with the error (for requests, for responses if available)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '0x0007', '29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)', '0x0007', '30-31', 'xamsbs', '0b00', 'Extended address bits of the address associated with the error (for requests, for responses if available)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '0x0007', '0-7', 'MSB destinationID', '0x00', 'Most significant byte of the destinationID associated with the error (large transport systems only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '0x0007', '8-15', 'destinationID', '0x00', 'The destinationID associated with the error'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '0x0007', '16-23', 'MSB sourceID', '0x00', 'Most significant byte of the sourceID associated with the error (large transport systems only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)', '0x0007', '24-31', 'sourceID', '0x00', 'The sourceID associated with the error'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '0x0007', '0-3', 'ftype', '0x0', 'Format type associated with the error'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '0x0007', '4-7', 'ttype', '0x0', 'Transaction type associated with the error'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '0x0007', '8-15', 'msg info', '0x00', 'letter, mbox, and msgseg for the last Message request received for the mailbox that had an error (Message errors only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)', '0x0007', '16-31', 'Implementation specific', '0x0000', 'Implementation specific information associated with the error'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '0x0007', '0-7', 'deviceID_msb', '0x00', 'This is the most significant byte of the port-write target deviceID (large transport systems only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '0x0007', '8-15', 'deviceID', '0x00', 'This is the port-write target deviceID'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '0x0007', '16', 'large_transport', '0b0', 'deviceID size to use for a port-write 0b0 - use the small transport deviceID 0b1 - use the large transport deviceID'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)', '0x0007', '17-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '0x0007', '0-15', 'Time-to-live value', '0x0000', 'Maximum time that a packet is allowed to exist within a switch device'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)', '0x0007', '16-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '0', 'Implementation specific error', '0b0', 'An implementation specific error has been detected'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '1-7', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '8', 'Received S-bit error', '0b0', 'Received a packet/control symbol with an S-bit parity error (parallel)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '9', 'Received corrupt control symbol', '0b0', 'Received a control symbol with a bad CRC value (serial) Received a control symbol with a true/complement mismatch (parallel)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '10', 'Received acknowledge control symbol with unexpected ackID', '0b0', 'Received an acknowledge control symbol with an unexpected ackID (packet-accepted or packet_retry)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '11', 'Received packet-not-accepted control symbol', '0b0', 'Received packet-not-accepted acknowledge control symbol'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '12', 'Received packet with unexpected ackID', '0b0', 'Received packet with unexpected ackID value - out-of-sequence ackID'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '13', 'Received packet with bad CRC', '0b0', 'Received packet with a bad CRC value'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '14', 'Received packet exceeds 276 Bytes', '0b0', 'Received packet which exceeds the maximum allowed size'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '15-25', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '26', 'Non-outstanding ackID', '0b0', 'Link_response received with an ackID that is not outstanding'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '27', 'Protocol error', '0b0', 'An unexpected packet or control symbol was received'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '28', 'Frame toggle edge error', '0b0', 'FRAME signal toggled on falling edge of receive clock (parallel)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '29', 'Delineation error', '0b0', 'FRAME signal toggled on non-32-bit boundary (parallel) Received unaligned /SC/ or /PD/ or undefined code-group (serial)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '30', 'Unsolicited acknowledge control symbol', '0b0', 'An unexpected acknowledge control symbol was received'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.10 Port n Error Detect CSR (Block Offset 0x40, 80,..., 400)', '0x0007', '31', 'Link time-out', '0b0', 'An acknowledge or link-response control symbol is not received within the specified time-out interval'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '0', 'Implementation specific error enable', '0b0', 'Enable error rate counting of implementation specific errors'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '1-7', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '8', 'Received S-bit error enable', '0b0', 'Enable error rate counting of a packet/control symbol with an S-bit parity error (parallel)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '9', 'Received control symbol with bad CRC enable', '0b0', 'Enable error rate counting of a corrupt control symbol'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '10', 'Received out-of-sequence acknowledge control symbol enable', '0b0', 'Enable error rate counting of an acknowledge control symbol with an unexpected ackID'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '11', 'Received packet-not-accepted control symbol enable', '0b0', 'Enable error rate counting of received packet-not-accepted control symbols'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '12', 'Received packet with unexpected ackID enable', '0b0', 'Enable error rate counting of packet with unexpected ackID value - out-of-sequence ackID'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '13', 'Received packet with Bad CRC enable', '0b0', 'Enable error rate counting of packet with a bad CRC value'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '14', 'Received packet exceeds 276 Bytes enable', '0b0', 'Enable error rate counting of packet which exceeds the maximum allowed size'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '15-25', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '26', 'Non-outstanding ackID enable', '0b0', 'Enable error rate counting of link-responses received with an ackID that is not outstanding'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '27', 'Protocol error enable', '0b0', 'Enable error rate counting of protocol errors'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '28', 'Frame toggle edge error enable', '0b0', 'Enable error rate counting of frame toggle edge errors'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '29', 'Delineation error', '0b0', 'Enable error rate counting of delineation errors'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '30', 'Unsolicited acknowledge control symbol', '0b0', 'Enable error rate counting of unsolicited acknowledge control symbol errors'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.11 Port n Error Rate Enable CSR (Block Offset 0x44, 84,..., 404)', '0x0007', '31', 'Link time-out', '0b0', 'Enable error rate counting of link time-out errors'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '0x0007', '0-1', 'Info type', '0b00', 'Type of information logged 00 - packet 01 - control symbol (only error capture register 0 is valid) 10 - implementation specific (capture register contents are implementation specific) 11 - undefined (S-bit error), capture as if a packet (parallel physical layer only)'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '0x0007', '2', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '0x0007', '3-7', 'Error type', '0x00', 'The encoded value of the bit in the Port n Error Detect CSR that describes the error captured in the Port n Error Capture CSRs.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '0x0007', '8-27', 'Implementation Dependent', 'All 0s', 'Implementation Dependent Error Information'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '0x0007', '28-30', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.12 Port n Attributes Capture CSR (Block Offset 0x48, 88,..., 408)', '0x0007', '31', 'Capture valid info', '0b0', 'This bit is set by hardware to indicate that the Packet/control symbol capture registers contain valid information. For control symbols, only capture register 0 will contain meaningful information.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.13 Port n Packet/Control Symbol Capture 0 CSR (Block Offset 0x4C, 8C,..., 40C)', '0x0007', '0-31', 'Capture 0', 'All 0s', 'True and Complement of Control Symbol (parallel) or Control Character and Control Symbol (serial) or Bytes 0 to 3 of Packet Header'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.14 Port n Packet Capture 1 CSR (Block Offset 0x50, 90,..., 410)', '0x0007', '0-31', 'Capture 1', 'All 0s', 'Bytes 4 thru 7 of the packet header.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.15 Port n Packet Capture 2 CSR (Block Offset 0x54, 94,..., 414)', '0x0007', '0-31', 'Capture 2', 'All 0s', 'Bytes 8 thru 11of the packet header.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.16 Port n Packet Capture 3 CSR (Block Offset 0x58, 98,..., 418)', '0x0007', '0-31', 'Capture 3', 'All 0s', 'Bytes 12 thru 15 of the packet header.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '0x0007', '0-7', 'Error Rate Bias', '0x80', 'These bits provide the error rate bias value 0x00 - do not decrement the error rate counter 0x01 - decrement every 1ms (+/-34%) 0x02 - decrement every 10ms (+/-34%) 0x04 - decrement every 100ms (+/-34%) 0x08 - decrement every 1s (+/-34%) 0x10 - decrement every 10s (+/-34%) 0x20 - decrement every 100s (+/-34%) 0x40 - decrement every 1000s (+/-34%) 0x80 - decrement every 10000s (+/-34%) other values are reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '0x0007', '8-13', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '0x0007', '14-15', 'Error Rate Recovery', '0b00', 'These bits limit the incrementing of the error rate counter above the failed threshold trigger. 0b00 - only count 2 errors above 0b01 - only count 4 errors above 0b10 - only count 16 error above 0b11 - do not limit incrementing the error rate count'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '0x0007', '16-23', 'Peak Error Rate', '0x00', 'This field contains the peak value attained by the error rate counter.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.17 Port n Error Rate CSR (Block Offset 0x68, A8,..., 428)', '0x0007', '24-31', 'Error Rate Counter', '0x00', 'These bits maintain a count of the number of transmission errors that have been detected by the port, decremented by the Error Rate Bias mechanism, to create an indication of the link error rate.'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '0x0007', '0-7', 'Error Rate Failed Threshold Trigger', '0xFF', 'These bits provide the threshold value for reporting an error condition due to a possibly broken link. 0x00 - Disable the Error Rate Failed Threshold Trigger 0x01 - Set the error reporting threshold to 1 0x02 - Set the error reporting threshold to 2 ... 0xFF - Set the error reporting threshold to 255'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '0x0007', '8-15', 'Error Rate Degraded Threshold Trigger', '0xFF', 'These bits provide the threshold value for reporting an error condition due to a degrading link. 0x00 - Disable the Error Rate Degraded Threshold Trigger 0x01 - Set the error reporting threshold to 1 0x02 - Set the error reporting threshold to 2 ... 0xFF - Set the error reporting threshold to 255'
'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.18 Port n Error Rate Threshold CSR (Block Offset 0x6C, AC,..., 42C)', '0x0007', '16-31', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '0-23', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '24', 'Flow Control Support', '* Support for flow control extensions 0b0 - Does not support flow control extensions 0b1 - Supports flow control extensions'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '25-31', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)', 'STD_REG', '0-9 (parallel) 0-12 (serial)', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)', 'STD_REG', '10 (parallel) 13 (serial)', 'Flow Control Participant', '0b0', 'Enable flow control transactions 0b0 - Do not route or issue flow control transactions to this port 0b1 - Route or issue flow control transactions to this port'
'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.3 Port n Control CSR (Block Offset 0x08)', 'STD_REG', '11-31 (parallel) 14-31 (serial', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '0-12', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '13', 'Data-streaming', 'PE can support a data streaming operation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '16-29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.1 Source Operations CAR (Configuration Space Offset 0x18)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '0-12', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '13', 'Data-streaming', 'PE can support a data streaming operation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '14-15', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '16-29', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.2 Destination Operations CAR (Configuration Space Offset 0x1C)', 'STD_REG', '30-31', 'Implementation Defined', 'Defined by the device implementation'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', 'STD_REG', '0-15', 'MaxPDU', 'Maximum PDU - The maximum PDU size in bytes supported by the destination end point 0x0000 - 64kbytes 0x0001 - 1 byte 0x0002 - 2 bytes ... 0xFFFF - 64kbytes - 1'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.4.3 Data Streaming Information CAR (Configuration Space Offset 0x3C)', 'STD_REG', '16-31', 'SegSupport', 'Segmentation Support - The number of segmentation contexts supported by the destination end point 0x0000 - 64k segmentation contexts 0x0001 - 1 segmentation context 0x0002 - 2 segmentation contexts ... 0xFFFF - 64k - 1 segmentation contexts'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', 'STD_REG', '0-23', '—', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 10: Data Streaming Logical Specification', 'Chapter 5 Data Streaming Registers', '5.5.1 Data Streaming Logical Layer Control CSR (Configuration Space Offset 0x48)', 'STD_REG', '24-31', 'MTU', 'Maximum Transmission Unit -controls the data payload size for segments of an encapsulated PDU. Only single segment PDUs and end segments are permitted to have a data payload that is less this value. The MTU can be specified in increments of 4 bytes. Support for the entire range is required. 0b0000_0000 - reserved ... 0b0000_0111 - reserved 0b0000_1000 - 32 byte block size 0b0000_1001 - 36 byte block size 0b0000_1010 - 40 byte block size ... 0b0100_0000 - 256 byte block size 0b0100_0001 - Reserved ... 0b1111_1111 - Reserved All other encodings reserved'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '0-20', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '21', 'Multicast Support', '*', 'Support for multicast extensions 0b0 - Does not support multicast extensions 0b1 - Supports multicast extensions'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)', 'STD_REG', '22-31', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', 'STD_REG', '0', 'Simple_Assoc', '*', 'Support for a simple multicast association model 0b0 - Does not support simple association 0b1 - Supports simple association If this bit is set, the Block_Assoc bit in the Switch Multicast Information CAR must also be set.'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)', 'STD_REG', '1-31', '-', 'Reserved (defined elsewhere)'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', 'STD_REG', '0', 'Block_Assoc', 'Block association support - allows equal sized blocks of destination IDs and multicast masks to be associated with each other with a single operation rather than one at a time. 0b0 - block association is not supported 0b1 - block association is supported If the Simple_Assoc bit in the Switch Multicast Support CAR is set, this bit must also be set.'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', 'STD_REG', '1', 'Per_Port_Assoc', 'Per ingress port association support - allows a destination ID to be associated with a multicast mask on a per-ingress port basis rather than a single association for the entire switch. 0b0 - per port association is not supported 0b1 - per port association is supported'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', 'STD_REG', '2-15', 'MaxDestIDAssoc', 'The maximum number of destination IDs associations per multicast mask 0x0000 - 1 destination ID 0x0001 - 2 destination IDs ... 0x3FFF - 16384 destination IDs'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)', 'STD_REG', '16-31', 'MaxMcastMasks', 'The number of multicast egress port masks available. This field also defines the largest block of destination IDs that can be block associated. 0x0000 - [reserved] 0x0001 - 1 multicast mask 0x0002 - 2 multicast masks ... 0xFFFF - 65535 multicast masks'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', 'STD_REG', '0-15', 'Mcast_Mask', '0x0000', 'Specifies the multicast mask which is to be modified or queried as determined by the Mask_Cmd field.'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', 'STD_REG', '16-23', 'Egress_Port_Num', '0x00', 'Specifies the port number to be added, deleted, or queried with the Mask_Cmd field.'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', 'STD_REG', '24', '-', '0b0', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', 'STD_REG', '25-27', 'Mask_Cmd', '0b000', 'Specifies the mask action on a write. 0b000 - Write_to_Verify 0b001 - Add_Port 0b010 - Delete_Port 0b011 - reserved 0b100 - Delete_All_Ports 0b101 - Add_All_Ports 0b110 - reserved 0b111 - reserved'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', 'STD_REG', '28-30', '-', '0b000', 'Reserved'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)', 'STD_REG', '31', 'Port_Present', '0b0', 'Indicates the existence of the egress port and multicast mask pair as a result of the last preceding Write_to_Verify command. 0b0 - Port was not enabled as an egress port in the specified multicast mask 0b1 - Port was enabled as an egress port in the specified multicast mask. This bit is reserved on a write.'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', 'STD_REG', '0-7', 'Large_DestID', '0x00', 'Selects the most significant byte of a large transport destination ID for an association operation'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', 'STD_REG', '8-15', 'DestID', '0x00', 'Selects the destination ID for an association operation'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)', 'STD_REG', '16-31', 'Mcast_Mask_Num', '0x0000', 'Selects the multicast mask number for an association operation'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', 'STD_REG', '0-15', 'Assoc_Blksize', '0x0000', 'This field specifies the number of sequential DestinationIDs to be associated with an equal number of sequential multicast mask numbers if block association is supported. This field is ignored on a Write_to_Verify command. 0x0000 - one association 0x0001 - two sequential associations ... 0xFFFF - 65536 sequential associations'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', 'STD_REG', '16-23', 'Ingress_Port', '0x00', 'This field specifies the ingress port association to affect if per-port ingress association is supported'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', 'STD_REG', '24', 'Large_Transport', '0b0', '0b0 - the association is for small transport destination IDs 0b1 - the association is for large transport destination IDs'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', 'STD_REG', '25-26', 'Assoc_Cmd', '0b00', 'This field specifies the command to execute when this register is written. 0b00 - Write_To_Verify 0b01 - reserved 0b10 - Delete_Assoc 0b11 - Add_Assoc'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', 'STD_REG', '27-30', '-', '0b0000', 'reserved'
'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)', 'STD_REG', '31', 'Assoc_Present', '0b0', 'This bit contains the result of the last Write_to_Verify command executed. 0b0 - no association present 0b1 - association present This bit is reserved on write.'
