// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_gemm_stage_0 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        v0_address0,
        v0_ce0,
        v0_q0,
        v1_address0,
        v1_ce0,
        v1_q0,
        v1_address1,
        v1_ce1,
        v1_q1,
        v2_0_0_0_address0,
        v2_0_0_0_ce0,
        v2_0_0_0_we0,
        v2_0_0_0_d0,
        v2_0_0_0_full_n,
        v2_0_0_0_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [11:0] v0_address0;
output   v0_ce0;
input  [31:0] v0_q0;
output  [11:0] v1_address0;
output   v1_ce0;
input  [31:0] v1_q0;
output  [11:0] v1_address1;
output   v1_ce1;
input  [31:0] v1_q1;
output  [5:0] v2_0_0_0_address0;
output   v2_0_0_0_ce0;
output   v2_0_0_0_we0;
output  [31:0] v2_0_0_0_d0;
input   v2_0_0_0_full_n;
output   v2_0_0_0_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg v2_0_0_0_ce0;
reg v2_0_0_0_we0;
reg v2_0_0_0_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [5:0] trunc_ln31_fu_116_p1;
reg   [5:0] trunc_ln31_reg_143;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln25_fu_104_p2;
wire   [11:0] tmp_cast_fu_125_p3;
reg   [11:0] tmp_cast_reg_148;
wire    ap_CS_fsm_state4;
reg   [5:0] c_row_address0;
reg    c_row_ce0;
reg    c_row_we0;
reg   [31:0] c_row_d0;
wire   [31:0] c_row_q0;
reg    c_row_ce1;
reg    c_row_we1;
wire   [31:0] c_row_q1;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_idle;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_ready;
wire   [5:0] grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0;
wire   [31:0] grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_idle;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_ready;
wire   [5:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0;
wire   [31:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0;
wire   [5:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address1;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1;
wire   [31:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d1;
wire   [11:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_address0;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_ce0;
wire   [11:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address0;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce0;
wire   [11:0] grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address1;
wire    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce1;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_idle;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_ready;
wire   [5:0] grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0;
wire   [5:0] grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_address0;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0;
wire   [31:0] grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_d0;
wire    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write;
reg    grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [6:0] i_fu_50;
wire   [6:0] add_ln25_fu_110_p2;
reg    ap_block_state1;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg = 1'b0;
#0 grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg = 1'b0;
#0 grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg = 1'b0;
end

top_gemm_stage_0_c_row #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
c_row_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_row_address0),
    .ce0(c_row_ce0),
    .we0(c_row_we0),
    .d0(c_row_d0),
    .q0(c_row_q0),
    .address1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address1),
    .ce1(c_row_ce1),
    .we1(c_row_we1),
    .d1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d1),
    .q1(c_row_q1)
);

top_gemm_stage_0_Pipeline_VITIS_LOOP_27_1 grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start),
    .ap_done(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done),
    .ap_idle(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_idle),
    .ap_ready(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_ready),
    .c_row_address0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0),
    .c_row_ce0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0),
    .c_row_we0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0),
    .c_row_d0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0)
);

top_gemm_stage_0_Pipeline_l_S_k_0_k grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start),
    .ap_done(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done),
    .ap_idle(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_idle),
    .ap_ready(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_ready),
    .c_row_address0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0),
    .c_row_ce0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0),
    .c_row_we0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0),
    .c_row_d0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0),
    .c_row_q0(c_row_q0),
    .c_row_address1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address1),
    .c_row_ce1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1),
    .c_row_we1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1),
    .c_row_d1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d1),
    .c_row_q1(c_row_q1),
    .zext_ln31(tmp_cast_reg_148),
    .v0_address0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_address0),
    .v0_ce0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_ce0),
    .v0_q0(v0_q0),
    .v1_address0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address0),
    .v1_ce0(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce0),
    .v1_q0(v1_q0),
    .v1_address1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address1),
    .v1_ce1(grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce1),
    .v1_q1(v1_q1)
);

top_gemm_stage_0_Pipeline_VITIS_LOOP_46_2 grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start),
    .ap_done(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done),
    .ap_idle(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_idle),
    .ap_ready(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_ready),
    .c_row_address0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0),
    .c_row_ce0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0),
    .c_row_q0(c_row_q0),
    .v2_0_0_0_address0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_address0),
    .v2_0_0_0_ce0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0),
    .v2_0_0_0_we0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0),
    .v2_0_0_0_d0(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_d0),
    .v2_0_0_0_full_n(v2_0_0_0_full_n),
    .v2_0_0_0_write(grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln25_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln25_fu_104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_ready == 1'b1)) begin
            grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_ready == 1'b1)) begin
            grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_ready == 1'b1)) begin
            grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_50 <= 7'd0;
    end else if (((icmp_ln25_fu_104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_50 <= add_ln25_fu_110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_cast_reg_148[11 : 6] <= tmp_cast_fu_125_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_104_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln31_reg_143 <= trunc_ln31_fu_116_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((v2_0_0_0_full_n == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_row_address0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_address0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_address0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_address0;
    end else begin
        c_row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_row_ce0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_c_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_ce0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_ce0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_ce0;
    end else begin
        c_row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_ce1 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_ce1;
    end else begin
        c_row_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_d0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_d0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_d0;
    end else begin
        c_row_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_we0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_we0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_c_row_we0;
    end else begin
        c_row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_we1 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_c_row_we1;
    end else begin
        c_row_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v2_0_0_0_ce0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_ce0;
    end else begin
        v2_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v2_0_0_0_we0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_we0;
    end else begin
        v2_0_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((v2_0_0_0_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        v2_0_0_0_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        v2_0_0_0_write = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_write;
    end else begin
        v2_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln25_fu_104_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((v2_0_0_0_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_110_p2 = (i_fu_50 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start = grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg;

assign grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg;

assign grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg;

assign icmp_ln25_fu_104_p2 = ((i_fu_50 == 7'd64) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign tmp_cast_fu_125_p3 = {{trunc_ln31_reg_143}, {6'd0}};

assign trunc_ln31_fu_116_p1 = i_fu_50[5:0];

assign v0_address0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_address0;

assign v0_ce0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v0_ce0;

assign v1_address0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address0;

assign v1_address1 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_address1;

assign v1_ce0 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce0;

assign v1_ce1 = grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_v1_ce1;

assign v2_0_0_0_address0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_address0;

assign v2_0_0_0_d0 = grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_v2_0_0_0_d0;

always @ (posedge ap_clk) begin
    tmp_cast_reg_148[5:0] <= 6'b000000;
end

endmodule //top_gemm_stage_0
