library ieee;
use ieee.std_logic_1164.all;

entity mix_columns is
	port (
		input: in std_logic_vector(127 downto 0);
		output: out std_logic_vector(127 downto 0)
	);
end mix_columns;

architecture behavioral of mix_column