Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 11:37:32 2025
| Host         : DESKTOP-IQB8PGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a50t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1)
11. checking partial_output_delay (97)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1)
------------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay (97)
--------------------------------------
 There are 97 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.413        0.000                      0                 3311        0.122        0.000                      0                 2406        8.950        0.000                       0                  1229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.413        0.000                      0                 3311        0.122        0.000                      0                 2406        8.950        0.000                       0                  1229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.529ns  (logic 4.126ns (22.267%)  route 14.403ns (77.733%))
  Logic Levels:           31  (LUT4=1 LUT5=4 LUT6=26)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 23.885 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.620    20.799    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.102    20.901 r  ExecutionUnit/Multiplier/p[60]_i_2/O
                         net (fo=3, routed)           0.430    21.331    ExecutionUnit/Multiplier/CPA/Ci_59
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.255    21.586 r  ExecutionUnit/Multiplier/p[61]_i_6/O
                         net (fo=2, routed)           0.289    21.875    ExecutionUnit/Multiplier/CPA/Ci_61184_in
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.258    22.133 r  ExecutionUnit/Multiplier/p[63]_i_3/O
                         net (fo=2, routed)           0.310    22.443    ExecutionUnit/Multiplier/CPA/Ci_62
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.239    22.682 r  ExecutionUnit/Multiplier/p[63]_i_1/O
                         net (fo=1, routed)           0.000    22.682    ExecutionUnit/Multiplier/prod[63]
    SLICE_X9Y24          FDRE                                         r  ExecutionUnit/Multiplier/p_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.128    23.885    ExecutionUnit/Multiplier/CLK
    SLICE_X9Y24          FDRE                                         r  ExecutionUnit/Multiplier/p_reg[63]/C
                         clock pessimism              0.214    24.099    
                         clock uncertainty           -0.035    24.063    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.032    24.095    ExecutionUnit/Multiplier/p_reg[63]
  -------------------------------------------------------------------
                         required time                         24.095    
                         arrival time                         -22.682    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.326ns  (logic 4.126ns (22.514%)  route 14.200ns (77.486%))
  Logic Levels:           31  (LUT3=1 LUT4=1 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 23.885 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.620    20.799    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.102    20.901 r  ExecutionUnit/Multiplier/p[60]_i_2/O
                         net (fo=3, routed)           0.430    21.331    ExecutionUnit/Multiplier/CPA/Ci_59
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.255    21.586 r  ExecutionUnit/Multiplier/p[61]_i_6/O
                         net (fo=2, routed)           0.289    21.875    ExecutionUnit/Multiplier/CPA/Ci_61184_in
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.258    22.133 r  ExecutionUnit/Multiplier/p[63]_i_3/O
                         net (fo=2, routed)           0.107    22.240    ExecutionUnit/Multiplier/CPA/Ci_62
    SLICE_X9Y24          LUT3 (Prop_lut3_I2_O)        0.239    22.479 r  ExecutionUnit/Multiplier/p[62]_i_1/O
                         net (fo=1, routed)           0.000    22.479    ExecutionUnit/Multiplier/prod[62]
    SLICE_X9Y24          FDRE                                         r  ExecutionUnit/Multiplier/p_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.128    23.885    ExecutionUnit/Multiplier/CLK
    SLICE_X9Y24          FDRE                                         r  ExecutionUnit/Multiplier/p_reg[62]/C
                         clock pessimism              0.214    24.099    
                         clock uncertainty           -0.035    24.063    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.032    24.095    ExecutionUnit/Multiplier/p_reg[62]
  -------------------------------------------------------------------
                         required time                         24.095    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.972ns  (logic 3.879ns (21.583%)  route 14.093ns (78.417%))
  Logic Levels:           30  (LUT4=1 LUT5=4 LUT6=25)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 23.885 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.620    20.799    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.102    20.901 r  ExecutionUnit/Multiplier/p[60]_i_2/O
                         net (fo=3, routed)           0.430    21.331    ExecutionUnit/Multiplier/CPA/Ci_59
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.255    21.586 r  ExecutionUnit/Multiplier/p[61]_i_6/O
                         net (fo=2, routed)           0.289    21.875    ExecutionUnit/Multiplier/CPA/Ci_61184_in
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.250    22.125 r  ExecutionUnit/Multiplier/p[61]_i_1/O
                         net (fo=1, routed)           0.000    22.125    ExecutionUnit/Multiplier/prod[61]
    SLICE_X9Y24          FDRE                                         r  ExecutionUnit/Multiplier/p_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.128    23.885    ExecutionUnit/Multiplier/CLK
    SLICE_X9Y24          FDRE                                         r  ExecutionUnit/Multiplier/p_reg[61]/C
                         clock pessimism              0.214    24.099    
                         clock uncertainty           -0.035    24.063    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.030    24.093    ExecutionUnit/Multiplier/p_reg[61]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -22.125    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.668ns  (logic 3.624ns (20.511%)  route 14.044ns (79.489%))
  Logic Levels:           29  (LUT4=1 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 23.887 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.620    20.799    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.102    20.901 r  ExecutionUnit/Multiplier/p[60]_i_2/O
                         net (fo=3, routed)           0.430    21.331    ExecutionUnit/Multiplier/CPA/Ci_59
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.250    21.581 r  ExecutionUnit/Multiplier/p[60]_i_1/O
                         net (fo=1, routed)           0.240    21.821    ExecutionUnit/Multiplier/prod[60]
    SLICE_X10Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.130    23.887    ExecutionUnit/Multiplier/CLK
    SLICE_X10Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[60]/C
                         clock pessimism              0.214    24.101    
                         clock uncertainty           -0.035    24.065    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)       -0.001    24.064    ExecutionUnit/Multiplier/p_reg[60]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.421ns  (logic 3.624ns (20.803%)  route 13.797ns (79.198%))
  Logic Levels:           29  (LUT3=1 LUT4=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 23.887 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.620    20.799    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.102    20.901 r  ExecutionUnit/Multiplier/p[60]_i_2/O
                         net (fo=3, routed)           0.423    21.324    ExecutionUnit/Multiplier/CPA/Ci_59
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.250    21.574 r  ExecutionUnit/Multiplier/p[59]_i_1/O
                         net (fo=1, routed)           0.000    21.574    ExecutionUnit/Multiplier/prod[59]
    SLICE_X10Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.130    23.887    ExecutionUnit/Multiplier/CLK
    SLICE_X10Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[59]/C
                         clock pessimism              0.214    24.101    
                         clock uncertainty           -0.035    24.065    
    SLICE_X10Y23         FDRE (Setup_fdre_C_D)        0.069    24.134    ExecutionUnit/Multiplier/p_reg[59]
  -------------------------------------------------------------------
                         required time                         24.134    
                         arrival time                         -21.574    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.984ns  (logic 3.369ns (19.837%)  route 13.615ns (80.163%))
  Logic Levels:           28  (LUT4=1 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 23.886 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.620    20.799    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.097    20.896 r  ExecutionUnit/Multiplier/p[58]_i_1/O
                         net (fo=1, routed)           0.240    21.136    ExecutionUnit/Multiplier/prod[58]
    SLICE_X14Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.129    23.886    ExecutionUnit/Multiplier/CLK
    SLICE_X14Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[58]/C
                         clock pessimism              0.214    24.100    
                         clock uncertainty           -0.035    24.064    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)       -0.001    24.063    ExecutionUnit/Multiplier/p_reg[58]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -21.136    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.577ns  (logic 3.369ns (20.323%)  route 13.208ns (79.677%))
  Logic Levels:           28  (LUT3=1 LUT4=1 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 23.886 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.217    20.082    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.097    20.179 r  ExecutionUnit/Multiplier/p[58]_i_2/O
                         net (fo=3, routed)           0.454    20.633    ExecutionUnit/Multiplier/CPA/Ci_57
    SLICE_X14Y23         LUT3 (Prop_lut3_I2_O)        0.097    20.730 r  ExecutionUnit/Multiplier/p[57]_i_1/O
                         net (fo=1, routed)           0.000    20.730    ExecutionUnit/Multiplier/prod[57]
    SLICE_X14Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.129    23.886    ExecutionUnit/Multiplier/CLK
    SLICE_X14Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[57]/C
                         clock pessimism              0.214    24.100    
                         clock uncertainty           -0.035    24.064    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.069    24.133    ExecutionUnit/Multiplier/p_reg[57]
  -------------------------------------------------------------------
                         required time                         24.133    
                         arrival time                         -20.730    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 3.272ns (20.422%)  route 12.750ns (79.578%))
  Logic Levels:           27  (LUT4=1 LUT5=1 LUT6=25)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 23.884 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.213    20.077    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y23         LUT6 (Prop_lut6_I3_O)        0.097    20.174 r  ExecutionUnit/Multiplier/p[56]_i_1/O
                         net (fo=1, routed)           0.000    20.174    ExecutionUnit/Multiplier/prod[56]
    SLICE_X28Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.127    23.884    ExecutionUnit/Multiplier/CLK
    SLICE_X28Y23         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[56]/C
                         clock pessimism              0.229    24.113    
                         clock uncertainty           -0.035    24.077    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)        0.030    24.107    ExecutionUnit/Multiplier/p_reg[56]
  -------------------------------------------------------------------
                         required time                         24.107    
                         arrival time                         -20.174    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.004ns  (logic 3.272ns (20.445%)  route 12.732ns (79.555%))
  Logic Levels:           27  (LUT4=2 LUT5=1 LUT6=24)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 23.886 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.461    19.768    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.865 r  ExecutionUnit/Multiplier/p[56]_i_5/O
                         net (fo=3, routed)           0.195    20.060    ExecutionUnit/Multiplier/CPA/Ci_55
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.097    20.157 r  ExecutionUnit/Multiplier/p[55]_i_1/O
                         net (fo=1, routed)           0.000    20.157    ExecutionUnit/Multiplier/prod[55]
    SLICE_X28Y22         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.129    23.886    ExecutionUnit/Multiplier/CLK
    SLICE_X28Y22         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[55]/C
                         clock pessimism              0.229    24.115    
                         clock uncertainty           -0.035    24.079    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.032    24.111    ExecutionUnit/Multiplier/p_reg[55]
  -------------------------------------------------------------------
                         required time                         24.111    
                         arrival time                         -20.157    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ExecutionUnit/Multiplier/p_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        15.893ns  (logic 3.175ns (19.977%)  route 12.718ns (80.023%))
  Logic Levels:           26  (LUT4=2 LUT5=1 LUT6=23)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 23.884 - 20.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.242     4.153    ExecutionUnit/Multiplier/CLK
    SLICE_X29Y2          FDRE                                         r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.341     4.494 r  ExecutionUnit/Multiplier/spp_reg_reg[0][6]/Q
                         net (fo=4, routed)           0.722     5.216    ExecutionUnit/Multiplier/spp_reg_reg_n_0_[0][6]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ExecutionUnit/Multiplier/p[10]_i_11/O
                         net (fo=8, routed)           0.672     5.985    ExecutionUnit/Multiplier/csa6/Sum137_out
    SLICE_X15Y3          LUT6 (Prop_lut6_I2_O)        0.097     6.082 r  ExecutionUnit/Multiplier/p[7]_i_2/O
                         net (fo=3, routed)           0.738     6.820    ExecutionUnit/Multiplier/S10[7]
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.098     6.918 r  ExecutionUnit/Multiplier/p[10]_i_3/O
                         net (fo=4, routed)           0.838     7.756    ExecutionUnit/Multiplier/C13[7]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.250     8.006 r  ExecutionUnit/Multiplier/p[11]_i_5/O
                         net (fo=3, routed)           0.627     8.633    ExecutionUnit/Multiplier/CPA/Ci_1129_in
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.097     8.730 r  ExecutionUnit/Multiplier/p[14]_i_4/O
                         net (fo=3, routed)           0.544     9.274    ExecutionUnit/Multiplier/CPA/Ci_13
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.097     9.371 r  ExecutionUnit/Multiplier/p[16]_i_4/O
                         net (fo=3, routed)           0.420     9.791    ExecutionUnit/Multiplier/CPA/Ci_15
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097     9.888 r  ExecutionUnit/Multiplier/p[18]_i_4/O
                         net (fo=3, routed)           0.334    10.222    ExecutionUnit/Multiplier/CPA/Ci_17
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.097    10.319 r  ExecutionUnit/Multiplier/p[20]_i_5/O
                         net (fo=3, routed)           0.503    10.822    ExecutionUnit/Multiplier/CPA/Ci_19
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.097    10.919 r  ExecutionUnit/Multiplier/p[22]_i_2/O
                         net (fo=3, routed)           0.650    11.568    ExecutionUnit/Multiplier/CPA/Ci_2160_in
    SLICE_X32Y6          LUT5 (Prop_lut5_I1_O)        0.113    11.681 r  ExecutionUnit/Multiplier/p[24]_i_4/O
                         net (fo=3, routed)           0.468    12.149    ExecutionUnit/Multiplier/CPA/Ci_23
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.239    12.388 r  ExecutionUnit/Multiplier/p[26]_i_5/O
                         net (fo=3, routed)           0.465    12.854    ExecutionUnit/Multiplier/CPA/Ci_25
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.097    12.951 r  ExecutionUnit/Multiplier/p[28]_i_2/O
                         net (fo=3, routed)           0.465    13.415    ExecutionUnit/Multiplier/CPA/Ci_27
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.097    13.512 r  ExecutionUnit/Multiplier/p[30]_i_4/O
                         net (fo=3, routed)           0.292    13.804    ExecutionUnit/Multiplier/CPA/Ci_29
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.097    13.901 r  ExecutionUnit/Multiplier/p[32]_i_5/O
                         net (fo=3, routed)           0.344    14.246    ExecutionUnit/Multiplier/CPA/Ci_3191_in
    SLICE_X3Y3           LUT6 (Prop_lut6_I4_O)        0.097    14.343 r  ExecutionUnit/Multiplier/p[34]_i_5/O
                         net (fo=3, routed)           0.411    14.754    ExecutionUnit/Multiplier/CPA/Ci_33
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.097    14.851 r  ExecutionUnit/Multiplier/p[36]_i_5/O
                         net (fo=3, routed)           0.529    15.380    ExecutionUnit/Multiplier/CPA/Ci_35
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.097    15.477 r  ExecutionUnit/Multiplier/p[38]_i_5/O
                         net (fo=3, routed)           0.388    15.865    ExecutionUnit/Multiplier/CPA/Ci_37
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.097    15.962 r  ExecutionUnit/Multiplier/p[40]_i_5/O
                         net (fo=3, routed)           0.338    16.300    ExecutionUnit/Multiplier/CPA/Ci_39
    SLICE_X14Y8          LUT6 (Prop_lut6_I4_O)        0.097    16.397 r  ExecutionUnit/Multiplier/p[42]_i_5/O
                         net (fo=3, routed)           0.442    16.839    ExecutionUnit/Multiplier/CPA/Ci_41122_in
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.097    16.936 r  ExecutionUnit/Multiplier/p[44]_i_5/O
                         net (fo=3, routed)           0.333    17.269    ExecutionUnit/Multiplier/CPA/Ci_43
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.097    17.366 r  ExecutionUnit/Multiplier/p[46]_i_5/O
                         net (fo=3, routed)           0.429    17.795    ExecutionUnit/Multiplier/CPA/Ci_45
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.097    17.892 r  ExecutionUnit/Multiplier/p[48]_i_5/O
                         net (fo=3, routed)           0.301    18.193    ExecutionUnit/Multiplier/CPA/Ci_47
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.097    18.290 r  ExecutionUnit/Multiplier/p[50]_i_5/O
                         net (fo=3, routed)           0.406    18.696    ExecutionUnit/Multiplier/CPA/Ci_49
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.097    18.793 r  ExecutionUnit/Multiplier/p[52]_i_5/O
                         net (fo=3, routed)           0.417    19.210    ExecutionUnit/Multiplier/CPA/Ci_51153_in
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.307 r  ExecutionUnit/Multiplier/p[54]_i_5/O
                         net (fo=3, routed)           0.642    19.949    ExecutionUnit/Multiplier/CPA/Ci_53
    SLICE_X31Y22         LUT4 (Prop_lut4_I3_O)        0.097    20.046 r  ExecutionUnit/Multiplier/p[53]_i_1/O
                         net (fo=1, routed)           0.000    20.046    ExecutionUnit/Multiplier/prod[53]
    SLICE_X31Y22         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270    21.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    22.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.127    23.884    ExecutionUnit/Multiplier/CLK
    SLICE_X31Y22         FDRE                                         r  ExecutionUnit/Multiplier/p_reg[53]/C
                         clock pessimism              0.214    24.098    
                         clock uncertainty           -0.035    24.062    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.030    24.092    ExecutionUnit/Multiplier/p_reg[53]
  -------------------------------------------------------------------
                         required time                         24.092    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                  4.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/InstrD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            InstructionDecodeUnit/ImmExtE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.171%)  route 0.289ns (60.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.562     1.475    InstructionFetchUnit/CLK
    SLICE_X33Y12         FDRE                                         r  InstructionFetchUnit/InstrD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  InstructionFetchUnit/InstrD_reg[7]/Q
                         net (fo=3, routed)           0.289     1.905    InstructionFetchUnit/Q[0]
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.950 r  InstructionFetchUnit/ImmExtE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    InstructionDecodeUnit/ImmExtE_reg[30]_1[0]
    SLICE_X37Y13         FDRE                                         r  InstructionDecodeUnit/ImmExtE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.829     1.987    InstructionDecodeUnit/CLK
    SLICE_X37Y13         FDRE                                         r  InstructionDecodeUnit/ImmExtE_reg[0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.091     1.828    InstructionDecodeUnit/ImmExtE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.251ns (39.215%)  route 0.389ns (60.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.188ns
    Source Clock Delay      (SCD):    3.960ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.270     1.270 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.685    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.757 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.203     3.960    ExecutionUnit/CLK
    SLICE_X4Y7           FDRE                                         r  ExecutionUnit/WriteDataM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.251     4.211 r  ExecutionUnit/WriteDataM_reg[3]/Q
                         net (fo=1, routed)           0.389     4.600    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.337     1.337 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.834    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.910 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        1.277     4.188    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.214     3.974    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.501     4.475    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.475    
                         arrival time                           4.600    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (30.005%)  route 0.299ns (69.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.594     1.507    ExecutionUnit/CLK
    SLICE_X7Y7           FDRE                                         r  ExecutionUnit/WriteDataM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.128     1.635 r  ExecutionUnit/WriteDataM_reg[5]/Q
                         net (fo=1, routed)           0.299     1.934    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.869     2.027    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.548    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.791    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.522%)  route 0.337ns (70.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.596     1.509    ExecutionUnit/CLK
    SLICE_X1Y8           FDRE                                         r  ExecutionUnit/WriteDataM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ExecutionUnit/WriteDataM_reg[7]/Q
                         net (fo=1, routed)           0.337     1.987    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.869     2.027    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.548    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.844    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ExecutionUnit/WriteDataM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.569%)  route 0.305ns (70.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.594     1.507    ExecutionUnit/CLK
    SLICE_X5Y9           FDRE                                         r  ExecutionUnit/WriteDataM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.128     1.635 r  ExecutionUnit/WriteDataM_reg[10]/Q
                         net (fo=1, routed)           0.305     1.940    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.869     2.027    <hidden>
    RAMB18_X0Y4          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.479     1.548    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.242     1.790    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.449%)  route 0.118ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.563     1.476    InstructionFetchUnit/CLK
    SLICE_X51Y16         FDRE                                         r  InstructionFetchUnit/PCD_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  InstructionFetchUnit/PCD_reg[9]/Q
                         net (fo=1, routed)           0.118     1.735    InstructionDecodeUnit/PCD[9]
    SLICE_X49Y16         FDRE                                         r  InstructionDecodeUnit/PCE_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.831     1.989    InstructionDecodeUnit/CLK
    SLICE_X49Y16         FDRE                                         r  InstructionDecodeUnit/PCE_reg[9]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.072     1.582    InstructionDecodeUnit/PCE_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.128ns (68.029%)  route 0.060ns (31.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.564     1.477    InstructionFetchUnit/CLK
    SLICE_X49Y13         FDRE                                         r  InstructionFetchUnit/PCD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  InstructionFetchUnit/PCD_reg[7]/Q
                         net (fo=1, routed)           0.060     1.666    InstructionDecodeUnit/PCD[7]
    SLICE_X48Y13         FDRE                                         r  InstructionDecodeUnit/PCE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.833     1.991    InstructionDecodeUnit/CLK
    SLICE_X48Y13         FDRE                                         r  InstructionDecodeUnit/PCE_reg[7]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.022     1.512    InstructionDecodeUnit/PCE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.562     1.475    InstructionFetchUnit/CLK
    SLICE_X51Y17         FDRE                                         r  InstructionFetchUnit/PCD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  InstructionFetchUnit/PCD_reg[14]/Q
                         net (fo=1, routed)           0.116     1.733    InstructionDecodeUnit/PCD[14]
    SLICE_X49Y17         FDRE                                         r  InstructionDecodeUnit/PCE_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.830     1.988    InstructionDecodeUnit/CLK
    SLICE_X49Y17         FDRE                                         r  InstructionDecodeUnit/PCE_reg[14]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.579    InstructionDecodeUnit/PCE_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.562     1.475    InstructionFetchUnit/CLK
    SLICE_X51Y17         FDRE                                         r  InstructionFetchUnit/PCD_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  InstructionFetchUnit/PCD_reg[16]/Q
                         net (fo=1, routed)           0.116     1.733    InstructionDecodeUnit/PCD[16]
    SLICE_X49Y17         FDRE                                         r  InstructionDecodeUnit/PCE_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.830     1.988    InstructionDecodeUnit/CLK
    SLICE_X49Y17         FDRE                                         r  InstructionDecodeUnit/PCE_reg[16]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     1.579    InstructionDecodeUnit/PCE_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 InstructionFetchUnit/PCD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            InstructionDecodeUnit/PCE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.772%)  route 0.058ns (31.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.564     1.477    InstructionFetchUnit/CLK
    SLICE_X49Y13         FDRE                                         r  InstructionFetchUnit/PCD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  InstructionFetchUnit/PCD_reg[5]/Q
                         net (fo=1, routed)           0.058     1.664    InstructionDecodeUnit/PCD[5]
    SLICE_X48Y13         FDRE                                         r  InstructionDecodeUnit/PCE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.833     1.991    InstructionDecodeUnit/CLK
    SLICE_X48Y13         FDRE                                         r  InstructionDecodeUnit/PCE_reg[5]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.019     1.509    InstructionDecodeUnit/PCE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y4     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y4     <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y14     ExecutionUnit/ALUResultM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y32     ExecutionUnit/ALUResultM_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y15     ExecutionUnit/ALUResultM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y31     ExecutionUnit/ALUResultM_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y15     ExecutionUnit/ALUResultM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y30     ExecutionUnit/ALUResultM_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y16     ExecutionUnit/ALUResultM_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X2Y9      InstructionDecodeUnit/RF/registers_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             0 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.557ns  (logic 1.285ns (82.573%)  route 0.271ns (17.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.597     1.510    ExecutionUnit/CLK
    SLICE_X1Y3           FDRE                                         r  ExecutionUnit/WriteDataM_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ExecutionUnit/WriteDataM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.271     1.923    lopt_58
    U13                  OBUF (Prop_obuf_I_O)         1.144     3.067 r  WriteData_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.067    WriteData[3]
    U13                                                               r  WriteData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 1.286ns (82.398%)  route 0.275ns (17.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.597     1.510    ExecutionUnit/CLK
    SLICE_X0Y6           FDRE                                         r  ExecutionUnit/WriteDataM_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ExecutionUnit/WriteDataM_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.275     1.926    lopt_61
    U14                  OBUF (Prop_obuf_I_O)         1.145     3.071 r  WriteData_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    WriteData[6]
    U14                                                               r  WriteData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 1.270ns (80.224%)  route 0.313ns (19.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.587     1.500    ExecutionUnit/CLK
    SLICE_X0Y28          FDRE                                         r  ExecutionUnit/WriteDataM_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ExecutionUnit/WriteDataM_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           0.313     1.955    lopt_54
    M17                  OBUF (Prop_obuf_I_O)         1.129     3.084 r  WriteData_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.084    WriteData[29]
    M17                                                               r  WriteData[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.282ns (80.462%)  route 0.311ns (19.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.585     1.498    ExecutionUnit/CLK
    SLICE_X0Y26          FDRE                                         r  ExecutionUnit/WriteDataM_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  ExecutionUnit/WriteDataM_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           0.311     1.951    lopt_52
    N16                  OBUF (Prop_obuf_I_O)         1.141     3.091 r  WriteData_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.091    WriteData[27]
    N16                                                               r  WriteData[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.274ns (79.181%)  route 0.335ns (20.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.583     1.496    ExecutionUnit/CLK
    SLICE_X4Y23          FDRE                                         r  ExecutionUnit/WriteDataM_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  ExecutionUnit/WriteDataM_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.972    lopt_48
    R15                  OBUF (Prop_obuf_I_O)         1.133     3.106 r  WriteData_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.106    WriteData[23]
    R15                                                               r  WriteData[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[24]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 1.269ns (79.019%)  route 0.337ns (20.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.588     1.501    ExecutionUnit/CLK
    SLICE_X3Y20          FDRE                                         r  ExecutionUnit/WriteDataM_reg[24]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  ExecutionUnit/WriteDataM_reg[24]_lopt_replica/Q
                         net (fo=1, routed)           0.337     1.979    lopt_49
    P15                  OBUF (Prop_obuf_I_O)         1.128     3.107 r  WriteData_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.107    WriteData[24]
    P15                                                               r  WriteData[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 1.282ns (79.463%)  route 0.331ns (20.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.585     1.498    ExecutionUnit/CLK
    SLICE_X0Y26          FDRE                                         r  ExecutionUnit/WriteDataM_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  ExecutionUnit/WriteDataM_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.971    lopt_53
    N15                  OBUF (Prop_obuf_I_O)         1.141     3.112 r  WriteData_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.112    WriteData[28]
    N15                                                               r  WriteData[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/MemWriteM_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MemWrite
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.620ns  (logic 1.276ns (78.769%)  route 0.344ns (21.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.587     1.500    ExecutionUnit/CLK
    SLICE_X0Y28          FDRE                                         r  ExecutionUnit/MemWriteM_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  ExecutionUnit/MemWriteM_reg_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.985    lopt_32
    N17                  OBUF (Prop_obuf_I_O)         1.135     3.120 r  MemWrite_OBUF_inst/O
                         net (fo=0)                   0.000     3.120    MemWrite
    N17                                                               r  MemWrite (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.297ns (80.279%)  route 0.319ns (19.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.598     1.511    ExecutionUnit/CLK
    SLICE_X1Y2           FDRE                                         r  ExecutionUnit/WriteDataM_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ExecutionUnit/WriteDataM_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.319     1.971    lopt_55
    T9                   OBUF (Prop_obuf_I_O)         1.156     3.127 r  WriteData_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.127    WriteData[2]
    T9                                                                r  WriteData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExecutionUnit/WriteDataM_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WriteData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.286ns (79.597%)  route 0.330ns (20.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1228, routed)        0.598     1.511    ExecutionUnit/CLK
    SLICE_X1Y2           FDRE                                         r  ExecutionUnit/WriteDataM_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ExecutionUnit/WriteDataM_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.330     1.982    lopt_33
    R10                  OBUF (Prop_obuf_I_O)         1.145     3.128 r  WriteData_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.128    WriteData[0]
    R10                                                               r  WriteData[0] (OUT)
  -------------------------------------------------------------------    -------------------





