<stg><name>correlator</name>


<trans_list>

<trans id="1006" from="1" to="2">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="1" to="4">
<condition id="70">
<or_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="2" to="3">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="3" to="4">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="4" to="5">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="5" to="6">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="6" to="7">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="32" op_18_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass0i_V_0, i16* @cor_phaseClass0i_V_1, i16* @cor_phaseClass0i_V_2, i16* @cor_phaseClass0i_V_3, i16* @cor_phaseClass0i_V_4, i16* @cor_phaseClass0i_V_5, i16* @cor_phaseClass0i_V_6, i16* @cor_phaseClass0i_V_7, i16* @cor_phaseClass0i_V_8, i16* @cor_phaseClass0i_V_9, i16* @cor_phaseClass0i_V_10, i16* @cor_phaseClass0i_V_11, i16* @cor_phaseClass0i_V_12, i16* @cor_phaseClass0i_V_13, i16* @cor_phaseClass0i_V_14, i16* @cor_phaseClass0i_V_15, i32 1, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

]]></Node>
<StgValue><ssdm name="phaseClass_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0">
<![CDATA[
:2  switch i4 %phaseClass_V_read, label %.loopexit [
    i4 0, label %.preheader2939.0
    i4 1, label %.preheader2937.0
    i4 2, label %.preheader2935.0
    i4 3, label %.preheader2933.0
    i4 4, label %.preheader2931.0
    i4 5, label %.preheader2929.0
    i4 6, label %.preheader2927.0
    i4 7, label %.preheader2925.0
    i4 -8, label %.preheader2923.0
    i4 -7, label %.preheader2921.0
    i4 -6, label %.preheader2919.0
    i4 -5, label %.preheader2917.0
    i4 -4, label %.preheader2915.0
    i4 -3, label %.preheader2913.0
    i4 -2, label %.preheader2911.0
    i4 -1, label %.preheader.0
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:38  %cor_phaseClass15i_V_27 = load i16* @cor_phaseClass15i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_27"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:39  %cor_phaseClass15q_V_27 = load i16* @cor_phaseClass15q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_27"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:40  %cor_phaseClass15i_V_28 = load i16* @cor_phaseClass15i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_28"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:41  %cor_phaseClass15q_V_28 = load i16* @cor_phaseClass15q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_28"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:42  %cor_phaseClass15i_V_29 = load i16* @cor_phaseClass15i_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_29"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:47  %tmp16 = add i16 %cor_phaseClass15i_V_28, %cor_phaseClass15i_V_29

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:48  %tmp15 = add i16 %tmp16, %cor_phaseClass15i_V_27

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:51  %cor_phaseClass15q_V_29 = load i16* @cor_phaseClass15q_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:56  %tmp23 = add i16 %cor_phaseClass15q_V_28, %cor_phaseClass15q_V_29

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:57  %tmp22 = add i16 %tmp23, %cor_phaseClass15q_V_27

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:38  %cor_phaseClass14i_V_27 = load i16* @cor_phaseClass14i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:39  %cor_phaseClass14q_V_27 = load i16* @cor_phaseClass14q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_27"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:40  %cor_phaseClass14i_V_28 = load i16* @cor_phaseClass14i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:41  %cor_phaseClass14q_V_28 = load i16* @cor_phaseClass14q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_28"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:42  %cor_phaseClass14i_V_29 = load i16* @cor_phaseClass14i_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:47  %tmp40 = add i16 %cor_phaseClass14i_V_28, %cor_phaseClass14i_V_29

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:48  %tmp39 = add i16 %tmp40, %cor_phaseClass14i_V_27

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:51  %cor_phaseClass14q_V_29 = load i16* @cor_phaseClass14q_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_29"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:56  %tmp47 = add i16 %cor_phaseClass14q_V_28, %cor_phaseClass14q_V_29

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:57  %tmp46 = add i16 %tmp47, %cor_phaseClass14q_V_27

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:38  %cor_phaseClass13i_V_27 = load i16* @cor_phaseClass13i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:39  %cor_phaseClass13q_V_27 = load i16* @cor_phaseClass13q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_27"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:40  %cor_phaseClass13i_V_28 = load i16* @cor_phaseClass13i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_28"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:41  %cor_phaseClass13q_V_28 = load i16* @cor_phaseClass13q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:42  %cor_phaseClass13i_V_29 = load i16* @cor_phaseClass13i_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:47  %tmp64 = add i16 %cor_phaseClass13i_V_28, %cor_phaseClass13i_V_29

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:48  %tmp63 = add i16 %tmp64, %cor_phaseClass13i_V_27

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:51  %cor_phaseClass13q_V_29 = load i16* @cor_phaseClass13q_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_29"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:56  %tmp71 = add i16 %cor_phaseClass13q_V_28, %cor_phaseClass13q_V_29

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:57  %tmp70 = add i16 %tmp71, %cor_phaseClass13q_V_27

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:38  %cor_phaseClass12i_V_27 = load i16* @cor_phaseClass12i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_27"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:39  %cor_phaseClass12q_V_27 = load i16* @cor_phaseClass12q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_27"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:40  %cor_phaseClass12i_V_28 = load i16* @cor_phaseClass12i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:41  %cor_phaseClass12q_V_28 = load i16* @cor_phaseClass12q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_28"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:42  %cor_phaseClass12i_V_29 = load i16* @cor_phaseClass12i_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_29"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:47  %tmp88 = add i16 %cor_phaseClass12i_V_28, %cor_phaseClass12i_V_29

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:48  %tmp87 = add i16 %tmp88, %cor_phaseClass12i_V_27

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:51  %cor_phaseClass12q_V_29 = load i16* @cor_phaseClass12q_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_29"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:56  %tmp95 = add i16 %cor_phaseClass12q_V_28, %cor_phaseClass12q_V_29

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:57  %tmp94 = add i16 %tmp95, %cor_phaseClass12q_V_27

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:38  %cor_phaseClass11i_V_27 = load i16* @cor_phaseClass11i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_27"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:39  %cor_phaseClass11q_V_27 = load i16* @cor_phaseClass11q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_27"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:40  %cor_phaseClass11i_V_28 = load i16* @cor_phaseClass11i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_28"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:41  %cor_phaseClass11q_V_28 = load i16* @cor_phaseClass11q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_28"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:42  %cor_phaseClass11i_V_29 = load i16* @cor_phaseClass11i_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_29"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:47  %tmp112 = add i16 %cor_phaseClass11i_V_28, %cor_phaseClass11i_V_29

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:48  %tmp111 = add i16 %tmp112, %cor_phaseClass11i_V_27

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:51  %cor_phaseClass11q_V_29 = load i16* @cor_phaseClass11q_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_29"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:56  %tmp119 = add i16 %cor_phaseClass11q_V_28, %cor_phaseClass11q_V_29

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:57  %tmp118 = add i16 %tmp119, %cor_phaseClass11q_V_27

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:38  %cor_phaseClass10i_V_27 = load i16* @cor_phaseClass10i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_27"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:39  %cor_phaseClass10q_V_27 = load i16* @cor_phaseClass10q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_27"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:40  %cor_phaseClass10i_V_28 = load i16* @cor_phaseClass10i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_28"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:41  %cor_phaseClass10q_V_28 = load i16* @cor_phaseClass10q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_28"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:42  %cor_phaseClass10i_V_29 = load i16* @cor_phaseClass10i_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:47  %tmp136 = add i16 %cor_phaseClass10i_V_28, %cor_phaseClass10i_V_29

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:48  %tmp135 = add i16 %tmp136, %cor_phaseClass10i_V_27

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:51  %cor_phaseClass10q_V_29 = load i16* @cor_phaseClass10q_V_s, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_29"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:56  %tmp143 = add i16 %cor_phaseClass10q_V_28, %cor_phaseClass10q_V_29

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:57  %tmp142 = add i16 %tmp143, %cor_phaseClass10q_V_27

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:38  %cor_phaseClass9i_V_2 = load i16* @cor_phaseClass9i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:39  %cor_phaseClass9q_V_2 = load i16* @cor_phaseClass9q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:40  %cor_phaseClass9i_V_1_11 = load i16* @cor_phaseClass9i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1_11"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:41  %cor_phaseClass9q_V_1_11 = load i16* @cor_phaseClass9q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1_11"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:42  %cor_phaseClass9i_V_0 = load i16* @cor_phaseClass9i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:47  %tmp160 = add i16 %cor_phaseClass9i_V_1_11, %cor_phaseClass9i_V_0

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:48  %tmp159 = add i16 %tmp160, %cor_phaseClass9i_V_2

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:51  %cor_phaseClass9q_V_0 = load i16* @cor_phaseClass9q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:56  %tmp167 = add i16 %cor_phaseClass9q_V_1_11, %cor_phaseClass9q_V_0

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:57  %tmp166 = add i16 %tmp167, %cor_phaseClass9q_V_2

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:38  %cor_phaseClass8i_V_2 = load i16* @cor_phaseClass8i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:39  %cor_phaseClass8q_V_2 = load i16* @cor_phaseClass8q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:40  %cor_phaseClass8i_V_1_11 = load i16* @cor_phaseClass8i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1_11"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:41  %cor_phaseClass8q_V_1_11 = load i16* @cor_phaseClass8q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:42  %cor_phaseClass8i_V_0 = load i16* @cor_phaseClass8i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:47  %tmp184 = add i16 %cor_phaseClass8i_V_1_11, %cor_phaseClass8i_V_0

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:48  %tmp183 = add i16 %tmp184, %cor_phaseClass8i_V_2

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:51  %cor_phaseClass8q_V_0 = load i16* @cor_phaseClass8q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:56  %tmp191 = add i16 %cor_phaseClass8q_V_1_11, %cor_phaseClass8q_V_0

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:57  %tmp190 = add i16 %tmp191, %cor_phaseClass8q_V_2

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:38  %cor_phaseClass7i_V_2 = load i16* @cor_phaseClass7i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:39  %cor_phaseClass7q_V_2 = load i16* @cor_phaseClass7q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:40  %cor_phaseClass7i_V_1_11 = load i16* @cor_phaseClass7i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:41  %cor_phaseClass7q_V_1_11 = load i16* @cor_phaseClass7q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1_11"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:42  %cor_phaseClass7i_V_0 = load i16* @cor_phaseClass7i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:47  %tmp208 = add i16 %cor_phaseClass7i_V_1_11, %cor_phaseClass7i_V_0

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:48  %tmp207 = add i16 %tmp208, %cor_phaseClass7i_V_2

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:51  %cor_phaseClass7q_V_0 = load i16* @cor_phaseClass7q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:56  %tmp215 = add i16 %cor_phaseClass7q_V_1_11, %cor_phaseClass7q_V_0

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:57  %tmp214 = add i16 %tmp215, %cor_phaseClass7q_V_2

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:38  %cor_phaseClass6i_V_2 = load i16* @cor_phaseClass6i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:39  %cor_phaseClass6q_V_2 = load i16* @cor_phaseClass6q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:40  %cor_phaseClass6i_V_1_11 = load i16* @cor_phaseClass6i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1_11"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:41  %cor_phaseClass6q_V_1_11 = load i16* @cor_phaseClass6q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1_11"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:42  %cor_phaseClass6i_V_0 = load i16* @cor_phaseClass6i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:47  %tmp232 = add i16 %cor_phaseClass6i_V_1_11, %cor_phaseClass6i_V_0

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:48  %tmp231 = add i16 %tmp232, %cor_phaseClass6i_V_2

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:51  %cor_phaseClass6q_V_0 = load i16* @cor_phaseClass6q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:56  %tmp239 = add i16 %cor_phaseClass6q_V_1_11, %cor_phaseClass6q_V_0

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:57  %tmp238 = add i16 %tmp239, %cor_phaseClass6q_V_2

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:38  %cor_phaseClass5i_V_2 = load i16* @cor_phaseClass5i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:39  %cor_phaseClass5q_V_2 = load i16* @cor_phaseClass5q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:40  %cor_phaseClass5i_V_1_11 = load i16* @cor_phaseClass5i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1_11"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:41  %cor_phaseClass5q_V_1_11 = load i16* @cor_phaseClass5q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1_11"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:42  %cor_phaseClass5i_V_0 = load i16* @cor_phaseClass5i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:47  %tmp256 = add i16 %cor_phaseClass5i_V_1_11, %cor_phaseClass5i_V_0

]]></Node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:48  %tmp255 = add i16 %tmp256, %cor_phaseClass5i_V_2

]]></Node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:51  %cor_phaseClass5q_V_0 = load i16* @cor_phaseClass5q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:56  %tmp263 = add i16 %cor_phaseClass5q_V_1_11, %cor_phaseClass5q_V_0

]]></Node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:57  %tmp262 = add i16 %tmp263, %cor_phaseClass5q_V_2

]]></Node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:38  %cor_phaseClass4i_V_2 = load i16* @cor_phaseClass4i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:39  %cor_phaseClass4q_V_2 = load i16* @cor_phaseClass4q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:40  %cor_phaseClass4i_V_1_11 = load i16* @cor_phaseClass4i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1_11"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:41  %cor_phaseClass4q_V_1_11 = load i16* @cor_phaseClass4q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1_11"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:42  %cor_phaseClass4i_V_0 = load i16* @cor_phaseClass4i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:47  %tmp280 = add i16 %cor_phaseClass4i_V_1_11, %cor_phaseClass4i_V_0

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:48  %tmp279 = add i16 %tmp280, %cor_phaseClass4i_V_2

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:51  %cor_phaseClass4q_V_0 = load i16* @cor_phaseClass4q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:56  %tmp287 = add i16 %cor_phaseClass4q_V_1_11, %cor_phaseClass4q_V_0

]]></Node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:57  %tmp286 = add i16 %tmp287, %cor_phaseClass4q_V_2

]]></Node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:38  %cor_phaseClass3i_V_2 = load i16* @cor_phaseClass3i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:39  %cor_phaseClass3q_V_2 = load i16* @cor_phaseClass3q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:40  %cor_phaseClass3i_V_1_11 = load i16* @cor_phaseClass3i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1_11"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:41  %cor_phaseClass3q_V_1_11 = load i16* @cor_phaseClass3q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:42  %cor_phaseClass3i_V_0 = load i16* @cor_phaseClass3i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:47  %tmp304 = add i16 %cor_phaseClass3i_V_1_11, %cor_phaseClass3i_V_0

]]></Node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:48  %tmp303 = add i16 %tmp304, %cor_phaseClass3i_V_2

]]></Node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:51  %cor_phaseClass3q_V_0 = load i16* @cor_phaseClass3q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:56  %tmp311 = add i16 %cor_phaseClass3q_V_1_11, %cor_phaseClass3q_V_0

]]></Node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:57  %tmp310 = add i16 %tmp311, %cor_phaseClass3q_V_2

]]></Node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:38  %cor_phaseClass2i_V_2 = load i16* @cor_phaseClass2i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:39  %cor_phaseClass2q_V_2 = load i16* @cor_phaseClass2q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:40  %cor_phaseClass2i_V_1_11 = load i16* @cor_phaseClass2i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1_11"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:41  %cor_phaseClass2q_V_1_11 = load i16* @cor_phaseClass2q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1_11"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:42  %cor_phaseClass2i_V_0 = load i16* @cor_phaseClass2i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:47  %tmp328 = add i16 %cor_phaseClass2i_V_1_11, %cor_phaseClass2i_V_0

]]></Node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:48  %tmp327 = add i16 %tmp328, %cor_phaseClass2i_V_2

]]></Node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:51  %cor_phaseClass2q_V_0 = load i16* @cor_phaseClass2q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:56  %tmp335 = add i16 %cor_phaseClass2q_V_1_11, %cor_phaseClass2q_V_0

]]></Node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:57  %tmp334 = add i16 %tmp335, %cor_phaseClass2q_V_2

]]></Node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:38  %cor_phaseClass1i_V_2 = load i16* @cor_phaseClass1i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:39  %cor_phaseClass1q_V_2 = load i16* @cor_phaseClass1q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:40  %cor_phaseClass1i_V_1_11 = load i16* @cor_phaseClass1i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1_11"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:41  %cor_phaseClass1q_V_1_11 = load i16* @cor_phaseClass1q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1_11"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:42  %cor_phaseClass1i_V_0 = load i16* @cor_phaseClass1i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:47  %tmp352 = add i16 %cor_phaseClass1i_V_1_11, %cor_phaseClass1i_V_0

]]></Node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:48  %tmp351 = add i16 %tmp352, %cor_phaseClass1i_V_2

]]></Node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:51  %cor_phaseClass1q_V_0 = load i16* @cor_phaseClass1q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:56  %tmp359 = add i16 %cor_phaseClass1q_V_1_11, %cor_phaseClass1q_V_0

]]></Node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:57  %tmp358 = add i16 %tmp359, %cor_phaseClass1q_V_2

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:38  %cor_phaseClass0i_V_2 = load i16* @cor_phaseClass0i_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:39  %cor_phaseClass0q_V_2 = load i16* @cor_phaseClass0q_V_2, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:40  %cor_phaseClass0i_V_1_11 = load i16* @cor_phaseClass0i_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1_11"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:41  %cor_phaseClass0q_V_1_11 = load i16* @cor_phaseClass0q_V_1, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1_11"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:42  %cor_phaseClass0i_V_0 = load i16* @cor_phaseClass0i_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:47  %tmp376 = add i16 %cor_phaseClass0i_V_1_11, %cor_phaseClass0i_V_0

]]></Node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:48  %tmp375 = add i16 %tmp376, %cor_phaseClass0i_V_2

]]></Node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:51  %cor_phaseClass0q_V_0 = load i16* @cor_phaseClass0q_V_0, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:56  %tmp383 = add i16 %cor_phaseClass0q_V_1_11, %cor_phaseClass0q_V_0

]]></Node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:57  %tmp382 = add i16 %tmp383, %cor_phaseClass0q_V_2

]]></Node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:0  %cor_phaseClass15i_V_s = load i16* @cor_phaseClass15i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_s"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:1  %cor_phaseClass15q_V_s = load i16* @cor_phaseClass15q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_s"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:2  %cor_phaseClass15i_V_15 = load i16* @cor_phaseClass15i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_15"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:3  %cor_phaseClass15q_V_15 = load i16* @cor_phaseClass15q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_15"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:6  %cor_phaseClass15i_V_17 = load i16* @cor_phaseClass15i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_17"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:7  %cor_phaseClass15q_V_17 = load i16* @cor_phaseClass15q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_17"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:8  %cor_phaseClass15i_V_18 = load i16* @cor_phaseClass15i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_18"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:9  %cor_phaseClass15q_V_18 = load i16* @cor_phaseClass15q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_18"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:10  %cor_phaseClass15i_V_19 = load i16* @cor_phaseClass15i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_19"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:11  %cor_phaseClass15q_V_19 = load i16* @cor_phaseClass15q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_19"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:12  %cor_phaseClass15i_V_20 = load i16* @cor_phaseClass15i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_20"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:13  %cor_phaseClass15q_V_20 = load i16* @cor_phaseClass15q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_20"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:14  %cor_phaseClass15i_V_21 = load i16* @cor_phaseClass15i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_21"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:15  %cor_phaseClass15q_V_21 = load i16* @cor_phaseClass15q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_21"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:16  %cor_phaseClass15i_V_22 = load i16* @cor_phaseClass15i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_22"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:17  %cor_phaseClass15q_V_22 = load i16* @cor_phaseClass15q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_22"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:18  %cor_phaseClass15i_V_23 = load i16* @cor_phaseClass15i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_23"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:19  %cor_phaseClass15q_V_23 = load i16* @cor_phaseClass15q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_23"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:20  %cor_phaseClass15i_V_24 = load i16* @cor_phaseClass15i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_24"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:21  %cor_phaseClass15q_V_24 = load i16* @cor_phaseClass15q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_24"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:22  %cor_phaseClass15i_V_25 = load i16* @cor_phaseClass15i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_25"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:23  %cor_phaseClass15q_V_25 = load i16* @cor_phaseClass15q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_25"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:24  %cor_phaseClass15i_V_26 = load i16* @cor_phaseClass15i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_26"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:25  %tmp1 = add i16 %cor_phaseClass15i_V_15, %cor_phaseClass15i_V_20

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:27  %tmp3 = add i16 %cor_phaseClass15i_V_21, %cor_phaseClass15i_V_22

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:28  %tmp4 = add i16 %cor_phaseClass15i_V_23, %cor_phaseClass15i_V_26

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:29  %tmp2 = add i16 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:31  %cor_phaseClass15q_V_26 = load i16* @cor_phaseClass15q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_26"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:32  %tmp6 = add i16 %cor_phaseClass15q_V_15, %cor_phaseClass15q_V_20

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:34  %tmp8 = add i16 %cor_phaseClass15q_V_21, %cor_phaseClass15q_V_22

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:35  %tmp9 = add i16 %cor_phaseClass15q_V_23, %cor_phaseClass15q_V_26

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:36  %tmp7 = add i16 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:43  %tmp11 = add i16 %cor_phaseClass15i_V_17, %cor_phaseClass15i_V_s

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:44  %tmp12 = add i16 %cor_phaseClass15i_V_18, %cor_phaseClass15i_V_19

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:46  %tmp14 = add i16 %cor_phaseClass15i_V_24, %cor_phaseClass15i_V_25

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:49  %tmp13 = add i16 %tmp15, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:52  %tmp18 = add i16 %cor_phaseClass15q_V_17, %cor_phaseClass15q_V_s

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:53  %tmp19 = add i16 %cor_phaseClass15q_V_18, %cor_phaseClass15q_V_19

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:55  %tmp21 = add i16 %cor_phaseClass15q_V_24, %cor_phaseClass15q_V_25

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:58  %tmp20 = add i16 %tmp22, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:0  %cor_phaseClass14i_V_s = load i16* @cor_phaseClass14i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_s"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:1  %cor_phaseClass14q_V_s = load i16* @cor_phaseClass14q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_s"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:2  %cor_phaseClass14i_V_15 = load i16* @cor_phaseClass14i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_15"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:3  %cor_phaseClass14q_V_15 = load i16* @cor_phaseClass14q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_15"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:6  %cor_phaseClass14i_V_17 = load i16* @cor_phaseClass14i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_17"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:7  %cor_phaseClass14q_V_17 = load i16* @cor_phaseClass14q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_17"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:8  %cor_phaseClass14i_V_18 = load i16* @cor_phaseClass14i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_18"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:9  %cor_phaseClass14q_V_18 = load i16* @cor_phaseClass14q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_18"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:10  %cor_phaseClass14i_V_19 = load i16* @cor_phaseClass14i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_19"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:11  %cor_phaseClass14q_V_19 = load i16* @cor_phaseClass14q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_19"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:12  %cor_phaseClass14i_V_20 = load i16* @cor_phaseClass14i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_20"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:13  %cor_phaseClass14q_V_20 = load i16* @cor_phaseClass14q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_20"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:14  %cor_phaseClass14i_V_21 = load i16* @cor_phaseClass14i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_21"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:15  %cor_phaseClass14q_V_21 = load i16* @cor_phaseClass14q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_21"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:16  %cor_phaseClass14i_V_22 = load i16* @cor_phaseClass14i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_22"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:17  %cor_phaseClass14q_V_22 = load i16* @cor_phaseClass14q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_22"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:18  %cor_phaseClass14i_V_23 = load i16* @cor_phaseClass14i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_23"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:19  %cor_phaseClass14q_V_23 = load i16* @cor_phaseClass14q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_23"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:20  %cor_phaseClass14i_V_24 = load i16* @cor_phaseClass14i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_24"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:21  %cor_phaseClass14q_V_24 = load i16* @cor_phaseClass14q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_24"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:22  %cor_phaseClass14i_V_25 = load i16* @cor_phaseClass14i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_25"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:23  %cor_phaseClass14q_V_25 = load i16* @cor_phaseClass14q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_25"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:24  %cor_phaseClass14i_V_26 = load i16* @cor_phaseClass14i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_26"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:25  %tmp25 = add i16 %cor_phaseClass14i_V_15, %cor_phaseClass14i_V_20

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:27  %tmp27 = add i16 %cor_phaseClass14i_V_21, %cor_phaseClass14i_V_22

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:28  %tmp28 = add i16 %cor_phaseClass14i_V_23, %cor_phaseClass14i_V_26

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:29  %tmp26 = add i16 %tmp28, %tmp27

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:31  %cor_phaseClass14q_V_26 = load i16* @cor_phaseClass14q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_26"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:32  %tmp30 = add i16 %cor_phaseClass14q_V_15, %cor_phaseClass14q_V_20

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:34  %tmp32 = add i16 %cor_phaseClass14q_V_21, %cor_phaseClass14q_V_22

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:35  %tmp33 = add i16 %cor_phaseClass14q_V_23, %cor_phaseClass14q_V_26

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:36  %tmp31 = add i16 %tmp33, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:43  %tmp35 = add i16 %cor_phaseClass14i_V_17, %cor_phaseClass14i_V_s

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:44  %tmp36 = add i16 %cor_phaseClass14i_V_18, %cor_phaseClass14i_V_19

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:46  %tmp38 = add i16 %cor_phaseClass14i_V_24, %cor_phaseClass14i_V_25

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:49  %tmp37 = add i16 %tmp39, %tmp38

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:52  %tmp42 = add i16 %cor_phaseClass14q_V_17, %cor_phaseClass14q_V_s

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:53  %tmp43 = add i16 %cor_phaseClass14q_V_18, %cor_phaseClass14q_V_19

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:55  %tmp45 = add i16 %cor_phaseClass14q_V_24, %cor_phaseClass14q_V_25

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:58  %tmp44 = add i16 %tmp46, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:0  %cor_phaseClass13i_V_s = load i16* @cor_phaseClass13i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_s"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:1  %cor_phaseClass13q_V_s = load i16* @cor_phaseClass13q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_s"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:2  %cor_phaseClass13i_V_15 = load i16* @cor_phaseClass13i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_15"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:3  %cor_phaseClass13q_V_15 = load i16* @cor_phaseClass13q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_15"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:6  %cor_phaseClass13i_V_17 = load i16* @cor_phaseClass13i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_17"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:7  %cor_phaseClass13q_V_17 = load i16* @cor_phaseClass13q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_17"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:8  %cor_phaseClass13i_V_18 = load i16* @cor_phaseClass13i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_18"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:9  %cor_phaseClass13q_V_18 = load i16* @cor_phaseClass13q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_18"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:10  %cor_phaseClass13i_V_19 = load i16* @cor_phaseClass13i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_19"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:11  %cor_phaseClass13q_V_19 = load i16* @cor_phaseClass13q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_19"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:12  %cor_phaseClass13i_V_20 = load i16* @cor_phaseClass13i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_20"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:13  %cor_phaseClass13q_V_20 = load i16* @cor_phaseClass13q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_20"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:14  %cor_phaseClass13i_V_21 = load i16* @cor_phaseClass13i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_21"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:15  %cor_phaseClass13q_V_21 = load i16* @cor_phaseClass13q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_21"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:16  %cor_phaseClass13i_V_22 = load i16* @cor_phaseClass13i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_22"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:17  %cor_phaseClass13q_V_22 = load i16* @cor_phaseClass13q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_22"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:18  %cor_phaseClass13i_V_23 = load i16* @cor_phaseClass13i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_23"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:19  %cor_phaseClass13q_V_23 = load i16* @cor_phaseClass13q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_23"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:20  %cor_phaseClass13i_V_24 = load i16* @cor_phaseClass13i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_24"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:21  %cor_phaseClass13q_V_24 = load i16* @cor_phaseClass13q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_24"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:22  %cor_phaseClass13i_V_25 = load i16* @cor_phaseClass13i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_25"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:23  %cor_phaseClass13q_V_25 = load i16* @cor_phaseClass13q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_25"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:24  %cor_phaseClass13i_V_26 = load i16* @cor_phaseClass13i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_26"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:25  %tmp49 = add i16 %cor_phaseClass13i_V_15, %cor_phaseClass13i_V_20

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:27  %tmp51 = add i16 %cor_phaseClass13i_V_21, %cor_phaseClass13i_V_22

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:28  %tmp52 = add i16 %cor_phaseClass13i_V_23, %cor_phaseClass13i_V_26

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:29  %tmp50 = add i16 %tmp52, %tmp51

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:31  %cor_phaseClass13q_V_26 = load i16* @cor_phaseClass13q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_26"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:32  %tmp54 = add i16 %cor_phaseClass13q_V_15, %cor_phaseClass13q_V_20

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:34  %tmp56 = add i16 %cor_phaseClass13q_V_21, %cor_phaseClass13q_V_22

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:35  %tmp57 = add i16 %cor_phaseClass13q_V_23, %cor_phaseClass13q_V_26

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:36  %tmp55 = add i16 %tmp57, %tmp56

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:43  %tmp59 = add i16 %cor_phaseClass13i_V_17, %cor_phaseClass13i_V_s

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:44  %tmp60 = add i16 %cor_phaseClass13i_V_18, %cor_phaseClass13i_V_19

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:46  %tmp62 = add i16 %cor_phaseClass13i_V_24, %cor_phaseClass13i_V_25

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:49  %tmp61 = add i16 %tmp63, %tmp62

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:52  %tmp66 = add i16 %cor_phaseClass13q_V_17, %cor_phaseClass13q_V_s

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:53  %tmp67 = add i16 %cor_phaseClass13q_V_18, %cor_phaseClass13q_V_19

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:55  %tmp69 = add i16 %cor_phaseClass13q_V_24, %cor_phaseClass13q_V_25

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:58  %tmp68 = add i16 %tmp70, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:0  %cor_phaseClass12i_V_s = load i16* @cor_phaseClass12i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_s"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:1  %cor_phaseClass12q_V_s = load i16* @cor_phaseClass12q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_s"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:2  %cor_phaseClass12i_V_15 = load i16* @cor_phaseClass12i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_15"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:3  %cor_phaseClass12q_V_15 = load i16* @cor_phaseClass12q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_15"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:6  %cor_phaseClass12i_V_17 = load i16* @cor_phaseClass12i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_17"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:7  %cor_phaseClass12q_V_17 = load i16* @cor_phaseClass12q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_17"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:8  %cor_phaseClass12i_V_18 = load i16* @cor_phaseClass12i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_18"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:9  %cor_phaseClass12q_V_18 = load i16* @cor_phaseClass12q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_18"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:10  %cor_phaseClass12i_V_19 = load i16* @cor_phaseClass12i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_19"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:11  %cor_phaseClass12q_V_19 = load i16* @cor_phaseClass12q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_19"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:12  %cor_phaseClass12i_V_20 = load i16* @cor_phaseClass12i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_20"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:13  %cor_phaseClass12q_V_20 = load i16* @cor_phaseClass12q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_20"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:14  %cor_phaseClass12i_V_21 = load i16* @cor_phaseClass12i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_21"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:15  %cor_phaseClass12q_V_21 = load i16* @cor_phaseClass12q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_21"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:16  %cor_phaseClass12i_V_22 = load i16* @cor_phaseClass12i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_22"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:17  %cor_phaseClass12q_V_22 = load i16* @cor_phaseClass12q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_22"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:18  %cor_phaseClass12i_V_23 = load i16* @cor_phaseClass12i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_23"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:19  %cor_phaseClass12q_V_23 = load i16* @cor_phaseClass12q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_23"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:20  %cor_phaseClass12i_V_24 = load i16* @cor_phaseClass12i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_24"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:21  %cor_phaseClass12q_V_24 = load i16* @cor_phaseClass12q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_24"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:22  %cor_phaseClass12i_V_25 = load i16* @cor_phaseClass12i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_25"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:23  %cor_phaseClass12q_V_25 = load i16* @cor_phaseClass12q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_25"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:24  %cor_phaseClass12i_V_26 = load i16* @cor_phaseClass12i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_26"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:25  %tmp73 = add i16 %cor_phaseClass12i_V_15, %cor_phaseClass12i_V_20

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:27  %tmp75 = add i16 %cor_phaseClass12i_V_21, %cor_phaseClass12i_V_22

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:28  %tmp76 = add i16 %cor_phaseClass12i_V_23, %cor_phaseClass12i_V_26

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:29  %tmp74 = add i16 %tmp76, %tmp75

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:31  %cor_phaseClass12q_V_26 = load i16* @cor_phaseClass12q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_26"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:32  %tmp78 = add i16 %cor_phaseClass12q_V_15, %cor_phaseClass12q_V_20

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:34  %tmp80 = add i16 %cor_phaseClass12q_V_21, %cor_phaseClass12q_V_22

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:35  %tmp81 = add i16 %cor_phaseClass12q_V_23, %cor_phaseClass12q_V_26

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:36  %tmp79 = add i16 %tmp81, %tmp80

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:43  %tmp83 = add i16 %cor_phaseClass12i_V_17, %cor_phaseClass12i_V_s

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:44  %tmp84 = add i16 %cor_phaseClass12i_V_18, %cor_phaseClass12i_V_19

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:46  %tmp86 = add i16 %cor_phaseClass12i_V_24, %cor_phaseClass12i_V_25

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:49  %tmp85 = add i16 %tmp87, %tmp86

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:52  %tmp90 = add i16 %cor_phaseClass12q_V_17, %cor_phaseClass12q_V_s

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:53  %tmp91 = add i16 %cor_phaseClass12q_V_18, %cor_phaseClass12q_V_19

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:55  %tmp93 = add i16 %cor_phaseClass12q_V_24, %cor_phaseClass12q_V_25

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:58  %tmp92 = add i16 %tmp94, %tmp93

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:0  %cor_phaseClass11i_V_s = load i16* @cor_phaseClass11i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_s"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:1  %cor_phaseClass11q_V_s = load i16* @cor_phaseClass11q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_s"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:2  %cor_phaseClass11i_V_15 = load i16* @cor_phaseClass11i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_15"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:3  %cor_phaseClass11q_V_15 = load i16* @cor_phaseClass11q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_15"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:6  %cor_phaseClass11i_V_17 = load i16* @cor_phaseClass11i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_17"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:7  %cor_phaseClass11q_V_17 = load i16* @cor_phaseClass11q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_17"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:8  %cor_phaseClass11i_V_18 = load i16* @cor_phaseClass11i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_18"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:9  %cor_phaseClass11q_V_18 = load i16* @cor_phaseClass11q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_18"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:10  %cor_phaseClass11i_V_19 = load i16* @cor_phaseClass11i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_19"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:11  %cor_phaseClass11q_V_19 = load i16* @cor_phaseClass11q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_19"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:12  %cor_phaseClass11i_V_20 = load i16* @cor_phaseClass11i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_20"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:13  %cor_phaseClass11q_V_20 = load i16* @cor_phaseClass11q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_20"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:14  %cor_phaseClass11i_V_21 = load i16* @cor_phaseClass11i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_21"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:15  %cor_phaseClass11q_V_21 = load i16* @cor_phaseClass11q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_21"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:16  %cor_phaseClass11i_V_22 = load i16* @cor_phaseClass11i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_22"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:17  %cor_phaseClass11q_V_22 = load i16* @cor_phaseClass11q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_22"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:18  %cor_phaseClass11i_V_23 = load i16* @cor_phaseClass11i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_23"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:19  %cor_phaseClass11q_V_23 = load i16* @cor_phaseClass11q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_23"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:20  %cor_phaseClass11i_V_24 = load i16* @cor_phaseClass11i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_24"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:21  %cor_phaseClass11q_V_24 = load i16* @cor_phaseClass11q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_24"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:22  %cor_phaseClass11i_V_25 = load i16* @cor_phaseClass11i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_25"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:23  %cor_phaseClass11q_V_25 = load i16* @cor_phaseClass11q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_25"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:24  %cor_phaseClass11i_V_26 = load i16* @cor_phaseClass11i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_26"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:25  %tmp97 = add i16 %cor_phaseClass11i_V_15, %cor_phaseClass11i_V_20

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:27  %tmp99 = add i16 %cor_phaseClass11i_V_21, %cor_phaseClass11i_V_22

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:28  %tmp100 = add i16 %cor_phaseClass11i_V_23, %cor_phaseClass11i_V_26

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:29  %tmp98 = add i16 %tmp100, %tmp99

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:31  %cor_phaseClass11q_V_26 = load i16* @cor_phaseClass11q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_26"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:32  %tmp102 = add i16 %cor_phaseClass11q_V_15, %cor_phaseClass11q_V_20

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:34  %tmp104 = add i16 %cor_phaseClass11q_V_21, %cor_phaseClass11q_V_22

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:35  %tmp105 = add i16 %cor_phaseClass11q_V_23, %cor_phaseClass11q_V_26

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:36  %tmp103 = add i16 %tmp105, %tmp104

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:43  %tmp107 = add i16 %cor_phaseClass11i_V_17, %cor_phaseClass11i_V_s

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:44  %tmp108 = add i16 %cor_phaseClass11i_V_18, %cor_phaseClass11i_V_19

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:46  %tmp110 = add i16 %cor_phaseClass11i_V_24, %cor_phaseClass11i_V_25

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:49  %tmp109 = add i16 %tmp111, %tmp110

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:52  %tmp114 = add i16 %cor_phaseClass11q_V_17, %cor_phaseClass11q_V_s

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:53  %tmp115 = add i16 %cor_phaseClass11q_V_18, %cor_phaseClass11q_V_19

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:55  %tmp117 = add i16 %cor_phaseClass11q_V_24, %cor_phaseClass11q_V_25

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:58  %tmp116 = add i16 %tmp118, %tmp117

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:0  %cor_phaseClass10i_V_s = load i16* @cor_phaseClass10i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_s"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:1  %cor_phaseClass10q_V_s = load i16* @cor_phaseClass10q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_s"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:2  %cor_phaseClass10i_V_15 = load i16* @cor_phaseClass10i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_15"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:3  %cor_phaseClass10q_V_15 = load i16* @cor_phaseClass10q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_15"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:6  %cor_phaseClass10i_V_17 = load i16* @cor_phaseClass10i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_17"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:7  %cor_phaseClass10q_V_17 = load i16* @cor_phaseClass10q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_17"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:8  %cor_phaseClass10i_V_18 = load i16* @cor_phaseClass10i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_18"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:9  %cor_phaseClass10q_V_18 = load i16* @cor_phaseClass10q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_18"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:10  %cor_phaseClass10i_V_19 = load i16* @cor_phaseClass10i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_19"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:11  %cor_phaseClass10q_V_19 = load i16* @cor_phaseClass10q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_19"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:12  %cor_phaseClass10i_V_20 = load i16* @cor_phaseClass10i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_20"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:13  %cor_phaseClass10q_V_20 = load i16* @cor_phaseClass10q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_20"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:14  %cor_phaseClass10i_V_21 = load i16* @cor_phaseClass10i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_21"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:15  %cor_phaseClass10q_V_21 = load i16* @cor_phaseClass10q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_21"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:16  %cor_phaseClass10i_V_22 = load i16* @cor_phaseClass10i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_22"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:17  %cor_phaseClass10q_V_22 = load i16* @cor_phaseClass10q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_22"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:18  %cor_phaseClass10i_V_23 = load i16* @cor_phaseClass10i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_23"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:19  %cor_phaseClass10q_V_23 = load i16* @cor_phaseClass10q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_23"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:20  %cor_phaseClass10i_V_24 = load i16* @cor_phaseClass10i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_24"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:21  %cor_phaseClass10q_V_24 = load i16* @cor_phaseClass10q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_24"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:22  %cor_phaseClass10i_V_25 = load i16* @cor_phaseClass10i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_25"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:23  %cor_phaseClass10q_V_25 = load i16* @cor_phaseClass10q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_25"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:24  %cor_phaseClass10i_V_26 = load i16* @cor_phaseClass10i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_26"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:25  %tmp121 = add i16 %cor_phaseClass10i_V_15, %cor_phaseClass10i_V_20

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:27  %tmp123 = add i16 %cor_phaseClass10i_V_21, %cor_phaseClass10i_V_22

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:28  %tmp124 = add i16 %cor_phaseClass10i_V_23, %cor_phaseClass10i_V_26

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:29  %tmp122 = add i16 %tmp124, %tmp123

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:31  %cor_phaseClass10q_V_26 = load i16* @cor_phaseClass10q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_26"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:32  %tmp126 = add i16 %cor_phaseClass10q_V_15, %cor_phaseClass10q_V_20

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:34  %tmp128 = add i16 %cor_phaseClass10q_V_21, %cor_phaseClass10q_V_22

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:35  %tmp129 = add i16 %cor_phaseClass10q_V_23, %cor_phaseClass10q_V_26

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:36  %tmp127 = add i16 %tmp129, %tmp128

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:43  %tmp131 = add i16 %cor_phaseClass10i_V_17, %cor_phaseClass10i_V_s

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:44  %tmp132 = add i16 %cor_phaseClass10i_V_18, %cor_phaseClass10i_V_19

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:46  %tmp134 = add i16 %cor_phaseClass10i_V_24, %cor_phaseClass10i_V_25

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:49  %tmp133 = add i16 %tmp135, %tmp134

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:52  %tmp138 = add i16 %cor_phaseClass10q_V_17, %cor_phaseClass10q_V_s

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:53  %tmp139 = add i16 %cor_phaseClass10q_V_18, %cor_phaseClass10q_V_19

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:55  %tmp141 = add i16 %cor_phaseClass10q_V_24, %cor_phaseClass10q_V_25

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:58  %tmp140 = add i16 %tmp142, %tmp141

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:0  %cor_phaseClass9i_V_1 = load i16* @cor_phaseClass9i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:1  %cor_phaseClass9q_V_1 = load i16* @cor_phaseClass9q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:2  %cor_phaseClass9i_V_1_6 = load i16* @cor_phaseClass9i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1_6"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:3  %cor_phaseClass9q_V_1_6 = load i16* @cor_phaseClass9q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1_6"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:6  %cor_phaseClass9i_V_1_8 = load i16* @cor_phaseClass9i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1_8"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:7  %cor_phaseClass9q_V_1_8 = load i16* @cor_phaseClass9q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1_8"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:8  %cor_phaseClass9i_V_1_9 = load i16* @cor_phaseClass9i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1_9"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:9  %cor_phaseClass9q_V_1_9 = load i16* @cor_phaseClass9q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1_9"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:10  %cor_phaseClass9i_V_1_10 = load i16* @cor_phaseClass9i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1_10"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:11  %cor_phaseClass9q_V_1_10 = load i16* @cor_phaseClass9q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1_10"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:12  %cor_phaseClass9i_V_9 = load i16* @cor_phaseClass9i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_9"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:13  %cor_phaseClass9q_V_9 = load i16* @cor_phaseClass9q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_9"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:14  %cor_phaseClass9i_V_8 = load i16* @cor_phaseClass9i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_8"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:15  %cor_phaseClass9q_V_8 = load i16* @cor_phaseClass9q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_8"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:16  %cor_phaseClass9i_V_7 = load i16* @cor_phaseClass9i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_7"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:17  %cor_phaseClass9q_V_7 = load i16* @cor_phaseClass9q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_7"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:18  %cor_phaseClass9i_V_6 = load i16* @cor_phaseClass9i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_6"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:19  %cor_phaseClass9q_V_6 = load i16* @cor_phaseClass9q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_6"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:20  %cor_phaseClass9i_V_5 = load i16* @cor_phaseClass9i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_5"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:21  %cor_phaseClass9q_V_5 = load i16* @cor_phaseClass9q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_5"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:22  %cor_phaseClass9i_V_4 = load i16* @cor_phaseClass9i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_4"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:23  %cor_phaseClass9q_V_4 = load i16* @cor_phaseClass9q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_4"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:24  %cor_phaseClass9i_V_3 = load i16* @cor_phaseClass9i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_3"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:25  %tmp145 = add i16 %cor_phaseClass9i_V_1_6, %cor_phaseClass9i_V_9

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:27  %tmp147 = add i16 %cor_phaseClass9i_V_8, %cor_phaseClass9i_V_7

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:28  %tmp148 = add i16 %cor_phaseClass9i_V_6, %cor_phaseClass9i_V_3

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:29  %tmp146 = add i16 %tmp148, %tmp147

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:31  %cor_phaseClass9q_V_3 = load i16* @cor_phaseClass9q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_3"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:32  %tmp150 = add i16 %cor_phaseClass9q_V_1_6, %cor_phaseClass9q_V_9

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:34  %tmp152 = add i16 %cor_phaseClass9q_V_8, %cor_phaseClass9q_V_7

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:35  %tmp153 = add i16 %cor_phaseClass9q_V_6, %cor_phaseClass9q_V_3

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:36  %tmp151 = add i16 %tmp153, %tmp152

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:43  %tmp155 = add i16 %cor_phaseClass9i_V_1_8, %cor_phaseClass9i_V_1

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:44  %tmp156 = add i16 %cor_phaseClass9i_V_1_9, %cor_phaseClass9i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:46  %tmp158 = add i16 %cor_phaseClass9i_V_5, %cor_phaseClass9i_V_4

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:49  %tmp157 = add i16 %tmp159, %tmp158

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:52  %tmp162 = add i16 %cor_phaseClass9q_V_1_8, %cor_phaseClass9q_V_1

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:53  %tmp163 = add i16 %cor_phaseClass9q_V_1_9, %cor_phaseClass9q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:55  %tmp165 = add i16 %cor_phaseClass9q_V_5, %cor_phaseClass9q_V_4

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:58  %tmp164 = add i16 %tmp166, %tmp165

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:0  %cor_phaseClass8i_V_1 = load i16* @cor_phaseClass8i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:1  %cor_phaseClass8q_V_1 = load i16* @cor_phaseClass8q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:2  %cor_phaseClass8i_V_1_6 = load i16* @cor_phaseClass8i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1_6"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:3  %cor_phaseClass8q_V_1_6 = load i16* @cor_phaseClass8q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1_6"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:6  %cor_phaseClass8i_V_1_8 = load i16* @cor_phaseClass8i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1_8"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:7  %cor_phaseClass8q_V_1_8 = load i16* @cor_phaseClass8q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1_8"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:8  %cor_phaseClass8i_V_1_9 = load i16* @cor_phaseClass8i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1_9"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:9  %cor_phaseClass8q_V_1_9 = load i16* @cor_phaseClass8q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1_9"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:10  %cor_phaseClass8i_V_1_10 = load i16* @cor_phaseClass8i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1_10"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:11  %cor_phaseClass8q_V_1_10 = load i16* @cor_phaseClass8q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1_10"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:12  %cor_phaseClass8i_V_9 = load i16* @cor_phaseClass8i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_9"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:13  %cor_phaseClass8q_V_9 = load i16* @cor_phaseClass8q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_9"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:14  %cor_phaseClass8i_V_8 = load i16* @cor_phaseClass8i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_8"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:15  %cor_phaseClass8q_V_8 = load i16* @cor_phaseClass8q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_8"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:16  %cor_phaseClass8i_V_7 = load i16* @cor_phaseClass8i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_7"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:17  %cor_phaseClass8q_V_7 = load i16* @cor_phaseClass8q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_7"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:18  %cor_phaseClass8i_V_6 = load i16* @cor_phaseClass8i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_6"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:19  %cor_phaseClass8q_V_6 = load i16* @cor_phaseClass8q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_6"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:20  %cor_phaseClass8i_V_5 = load i16* @cor_phaseClass8i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_5"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:21  %cor_phaseClass8q_V_5 = load i16* @cor_phaseClass8q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_5"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:22  %cor_phaseClass8i_V_4 = load i16* @cor_phaseClass8i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_4"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:23  %cor_phaseClass8q_V_4 = load i16* @cor_phaseClass8q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_4"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:24  %cor_phaseClass8i_V_3 = load i16* @cor_phaseClass8i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_3"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:25  %tmp169 = add i16 %cor_phaseClass8i_V_1_6, %cor_phaseClass8i_V_9

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:27  %tmp171 = add i16 %cor_phaseClass8i_V_8, %cor_phaseClass8i_V_7

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:28  %tmp172 = add i16 %cor_phaseClass8i_V_6, %cor_phaseClass8i_V_3

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:29  %tmp170 = add i16 %tmp172, %tmp171

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:31  %cor_phaseClass8q_V_3 = load i16* @cor_phaseClass8q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_3"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:32  %tmp174 = add i16 %cor_phaseClass8q_V_1_6, %cor_phaseClass8q_V_9

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:34  %tmp176 = add i16 %cor_phaseClass8q_V_8, %cor_phaseClass8q_V_7

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:35  %tmp177 = add i16 %cor_phaseClass8q_V_6, %cor_phaseClass8q_V_3

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:36  %tmp175 = add i16 %tmp177, %tmp176

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:43  %tmp179 = add i16 %cor_phaseClass8i_V_1_8, %cor_phaseClass8i_V_1

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:44  %tmp180 = add i16 %cor_phaseClass8i_V_1_9, %cor_phaseClass8i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:46  %tmp182 = add i16 %cor_phaseClass8i_V_5, %cor_phaseClass8i_V_4

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:49  %tmp181 = add i16 %tmp183, %tmp182

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:52  %tmp186 = add i16 %cor_phaseClass8q_V_1_8, %cor_phaseClass8q_V_1

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:53  %tmp187 = add i16 %cor_phaseClass8q_V_1_9, %cor_phaseClass8q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:55  %tmp189 = add i16 %cor_phaseClass8q_V_5, %cor_phaseClass8q_V_4

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:58  %tmp188 = add i16 %tmp190, %tmp189

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:0  %cor_phaseClass7i_V_1 = load i16* @cor_phaseClass7i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:1  %cor_phaseClass7q_V_1 = load i16* @cor_phaseClass7q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:2  %cor_phaseClass7i_V_1_6 = load i16* @cor_phaseClass7i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1_6"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:3  %cor_phaseClass7q_V_1_6 = load i16* @cor_phaseClass7q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1_6"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:6  %cor_phaseClass7i_V_1_8 = load i16* @cor_phaseClass7i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1_8"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:7  %cor_phaseClass7q_V_1_8 = load i16* @cor_phaseClass7q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1_8"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:8  %cor_phaseClass7i_V_1_9 = load i16* @cor_phaseClass7i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1_9"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:9  %cor_phaseClass7q_V_1_9 = load i16* @cor_phaseClass7q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1_9"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:10  %cor_phaseClass7i_V_1_10 = load i16* @cor_phaseClass7i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1_10"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:11  %cor_phaseClass7q_V_1_10 = load i16* @cor_phaseClass7q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1_10"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:12  %cor_phaseClass7i_V_9 = load i16* @cor_phaseClass7i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_9"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:13  %cor_phaseClass7q_V_9 = load i16* @cor_phaseClass7q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_9"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:14  %cor_phaseClass7i_V_8 = load i16* @cor_phaseClass7i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_8"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:15  %cor_phaseClass7q_V_8 = load i16* @cor_phaseClass7q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_8"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:16  %cor_phaseClass7i_V_7 = load i16* @cor_phaseClass7i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_7"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:17  %cor_phaseClass7q_V_7 = load i16* @cor_phaseClass7q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_7"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:18  %cor_phaseClass7i_V_6 = load i16* @cor_phaseClass7i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_6"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:19  %cor_phaseClass7q_V_6 = load i16* @cor_phaseClass7q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_6"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:20  %cor_phaseClass7i_V_5 = load i16* @cor_phaseClass7i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_5"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:21  %cor_phaseClass7q_V_5 = load i16* @cor_phaseClass7q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_5"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:22  %cor_phaseClass7i_V_4 = load i16* @cor_phaseClass7i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_4"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:23  %cor_phaseClass7q_V_4 = load i16* @cor_phaseClass7q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_4"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:24  %cor_phaseClass7i_V_3 = load i16* @cor_phaseClass7i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_3"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:25  %tmp193 = add i16 %cor_phaseClass7i_V_1_6, %cor_phaseClass7i_V_9

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:27  %tmp195 = add i16 %cor_phaseClass7i_V_8, %cor_phaseClass7i_V_7

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:28  %tmp196 = add i16 %cor_phaseClass7i_V_6, %cor_phaseClass7i_V_3

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:29  %tmp194 = add i16 %tmp196, %tmp195

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:31  %cor_phaseClass7q_V_3 = load i16* @cor_phaseClass7q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_3"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:32  %tmp198 = add i16 %cor_phaseClass7q_V_1_6, %cor_phaseClass7q_V_9

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:34  %tmp200 = add i16 %cor_phaseClass7q_V_8, %cor_phaseClass7q_V_7

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:35  %tmp201 = add i16 %cor_phaseClass7q_V_6, %cor_phaseClass7q_V_3

]]></Node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:36  %tmp199 = add i16 %tmp201, %tmp200

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:43  %tmp203 = add i16 %cor_phaseClass7i_V_1_8, %cor_phaseClass7i_V_1

]]></Node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:44  %tmp204 = add i16 %cor_phaseClass7i_V_1_9, %cor_phaseClass7i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:46  %tmp206 = add i16 %cor_phaseClass7i_V_5, %cor_phaseClass7i_V_4

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:49  %tmp205 = add i16 %tmp207, %tmp206

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:52  %tmp210 = add i16 %cor_phaseClass7q_V_1_8, %cor_phaseClass7q_V_1

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:53  %tmp211 = add i16 %cor_phaseClass7q_V_1_9, %cor_phaseClass7q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:55  %tmp213 = add i16 %cor_phaseClass7q_V_5, %cor_phaseClass7q_V_4

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:58  %tmp212 = add i16 %tmp214, %tmp213

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:0  %cor_phaseClass6i_V_1 = load i16* @cor_phaseClass6i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:1  %cor_phaseClass6q_V_1 = load i16* @cor_phaseClass6q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:2  %cor_phaseClass6i_V_1_6 = load i16* @cor_phaseClass6i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1_6"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:3  %cor_phaseClass6q_V_1_6 = load i16* @cor_phaseClass6q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1_6"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:6  %cor_phaseClass6i_V_1_8 = load i16* @cor_phaseClass6i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1_8"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:7  %cor_phaseClass6q_V_1_8 = load i16* @cor_phaseClass6q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1_8"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:8  %cor_phaseClass6i_V_1_9 = load i16* @cor_phaseClass6i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1_9"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:9  %cor_phaseClass6q_V_1_9 = load i16* @cor_phaseClass6q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1_9"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:10  %cor_phaseClass6i_V_1_10 = load i16* @cor_phaseClass6i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1_10"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:11  %cor_phaseClass6q_V_1_10 = load i16* @cor_phaseClass6q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1_10"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:12  %cor_phaseClass6i_V_9 = load i16* @cor_phaseClass6i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_9"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:13  %cor_phaseClass6q_V_9 = load i16* @cor_phaseClass6q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_9"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:14  %cor_phaseClass6i_V_8 = load i16* @cor_phaseClass6i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_8"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:15  %cor_phaseClass6q_V_8 = load i16* @cor_phaseClass6q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_8"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:16  %cor_phaseClass6i_V_7 = load i16* @cor_phaseClass6i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_7"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:17  %cor_phaseClass6q_V_7 = load i16* @cor_phaseClass6q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_7"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:18  %cor_phaseClass6i_V_6 = load i16* @cor_phaseClass6i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_6"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:19  %cor_phaseClass6q_V_6 = load i16* @cor_phaseClass6q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_6"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:20  %cor_phaseClass6i_V_5 = load i16* @cor_phaseClass6i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_5"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:21  %cor_phaseClass6q_V_5 = load i16* @cor_phaseClass6q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_5"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:22  %cor_phaseClass6i_V_4 = load i16* @cor_phaseClass6i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_4"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:23  %cor_phaseClass6q_V_4 = load i16* @cor_phaseClass6q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_4"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:24  %cor_phaseClass6i_V_3 = load i16* @cor_phaseClass6i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_3"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:25  %tmp217 = add i16 %cor_phaseClass6i_V_1_6, %cor_phaseClass6i_V_9

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:27  %tmp219 = add i16 %cor_phaseClass6i_V_8, %cor_phaseClass6i_V_7

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:28  %tmp220 = add i16 %cor_phaseClass6i_V_6, %cor_phaseClass6i_V_3

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:29  %tmp218 = add i16 %tmp220, %tmp219

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:31  %cor_phaseClass6q_V_3 = load i16* @cor_phaseClass6q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_3"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:32  %tmp222 = add i16 %cor_phaseClass6q_V_1_6, %cor_phaseClass6q_V_9

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:34  %tmp224 = add i16 %cor_phaseClass6q_V_8, %cor_phaseClass6q_V_7

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:35  %tmp225 = add i16 %cor_phaseClass6q_V_6, %cor_phaseClass6q_V_3

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:36  %tmp223 = add i16 %tmp225, %tmp224

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:43  %tmp227 = add i16 %cor_phaseClass6i_V_1_8, %cor_phaseClass6i_V_1

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:44  %tmp228 = add i16 %cor_phaseClass6i_V_1_9, %cor_phaseClass6i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:46  %tmp230 = add i16 %cor_phaseClass6i_V_5, %cor_phaseClass6i_V_4

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:49  %tmp229 = add i16 %tmp231, %tmp230

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:52  %tmp234 = add i16 %cor_phaseClass6q_V_1_8, %cor_phaseClass6q_V_1

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:53  %tmp235 = add i16 %cor_phaseClass6q_V_1_9, %cor_phaseClass6q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:55  %tmp237 = add i16 %cor_phaseClass6q_V_5, %cor_phaseClass6q_V_4

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:58  %tmp236 = add i16 %tmp238, %tmp237

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:0  %cor_phaseClass5i_V_1 = load i16* @cor_phaseClass5i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:1  %cor_phaseClass5q_V_1 = load i16* @cor_phaseClass5q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:2  %cor_phaseClass5i_V_1_6 = load i16* @cor_phaseClass5i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1_6"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:3  %cor_phaseClass5q_V_1_6 = load i16* @cor_phaseClass5q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1_6"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:6  %cor_phaseClass5i_V_1_8 = load i16* @cor_phaseClass5i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1_8"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:7  %cor_phaseClass5q_V_1_8 = load i16* @cor_phaseClass5q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1_8"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:8  %cor_phaseClass5i_V_1_9 = load i16* @cor_phaseClass5i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1_9"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:9  %cor_phaseClass5q_V_1_9 = load i16* @cor_phaseClass5q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1_9"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:10  %cor_phaseClass5i_V_1_10 = load i16* @cor_phaseClass5i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1_10"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:11  %cor_phaseClass5q_V_1_10 = load i16* @cor_phaseClass5q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1_10"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:12  %cor_phaseClass5i_V_9 = load i16* @cor_phaseClass5i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_9"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:13  %cor_phaseClass5q_V_9 = load i16* @cor_phaseClass5q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_9"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:14  %cor_phaseClass5i_V_8 = load i16* @cor_phaseClass5i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_8"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:15  %cor_phaseClass5q_V_8 = load i16* @cor_phaseClass5q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_8"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:16  %cor_phaseClass5i_V_7 = load i16* @cor_phaseClass5i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_7"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:17  %cor_phaseClass5q_V_7 = load i16* @cor_phaseClass5q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_7"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:18  %cor_phaseClass5i_V_6 = load i16* @cor_phaseClass5i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_6"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:19  %cor_phaseClass5q_V_6 = load i16* @cor_phaseClass5q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_6"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:20  %cor_phaseClass5i_V_5 = load i16* @cor_phaseClass5i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_5"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:21  %cor_phaseClass5q_V_5 = load i16* @cor_phaseClass5q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_5"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:22  %cor_phaseClass5i_V_4 = load i16* @cor_phaseClass5i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_4"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:23  %cor_phaseClass5q_V_4 = load i16* @cor_phaseClass5q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_4"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:24  %cor_phaseClass5i_V_3 = load i16* @cor_phaseClass5i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_3"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:25  %tmp241 = add i16 %cor_phaseClass5i_V_1_6, %cor_phaseClass5i_V_9

]]></Node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:27  %tmp243 = add i16 %cor_phaseClass5i_V_8, %cor_phaseClass5i_V_7

]]></Node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:28  %tmp244 = add i16 %cor_phaseClass5i_V_6, %cor_phaseClass5i_V_3

]]></Node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:29  %tmp242 = add i16 %tmp244, %tmp243

]]></Node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:31  %cor_phaseClass5q_V_3 = load i16* @cor_phaseClass5q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_3"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:32  %tmp246 = add i16 %cor_phaseClass5q_V_1_6, %cor_phaseClass5q_V_9

]]></Node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:34  %tmp248 = add i16 %cor_phaseClass5q_V_8, %cor_phaseClass5q_V_7

]]></Node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:35  %tmp249 = add i16 %cor_phaseClass5q_V_6, %cor_phaseClass5q_V_3

]]></Node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:36  %tmp247 = add i16 %tmp249, %tmp248

]]></Node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:43  %tmp251 = add i16 %cor_phaseClass5i_V_1_8, %cor_phaseClass5i_V_1

]]></Node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:44  %tmp252 = add i16 %cor_phaseClass5i_V_1_9, %cor_phaseClass5i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:46  %tmp254 = add i16 %cor_phaseClass5i_V_5, %cor_phaseClass5i_V_4

]]></Node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:49  %tmp253 = add i16 %tmp255, %tmp254

]]></Node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:52  %tmp258 = add i16 %cor_phaseClass5q_V_1_8, %cor_phaseClass5q_V_1

]]></Node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:53  %tmp259 = add i16 %cor_phaseClass5q_V_1_9, %cor_phaseClass5q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:55  %tmp261 = add i16 %cor_phaseClass5q_V_5, %cor_phaseClass5q_V_4

]]></Node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:58  %tmp260 = add i16 %tmp262, %tmp261

]]></Node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:0  %cor_phaseClass4i_V_1 = load i16* @cor_phaseClass4i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:1  %cor_phaseClass4q_V_1 = load i16* @cor_phaseClass4q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:2  %cor_phaseClass4i_V_1_6 = load i16* @cor_phaseClass4i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1_6"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:3  %cor_phaseClass4q_V_1_6 = load i16* @cor_phaseClass4q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1_6"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:6  %cor_phaseClass4i_V_1_8 = load i16* @cor_phaseClass4i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1_8"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:7  %cor_phaseClass4q_V_1_8 = load i16* @cor_phaseClass4q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1_8"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:8  %cor_phaseClass4i_V_1_9 = load i16* @cor_phaseClass4i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1_9"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:9  %cor_phaseClass4q_V_1_9 = load i16* @cor_phaseClass4q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1_9"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:10  %cor_phaseClass4i_V_1_10 = load i16* @cor_phaseClass4i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1_10"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:11  %cor_phaseClass4q_V_1_10 = load i16* @cor_phaseClass4q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1_10"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:12  %cor_phaseClass4i_V_9 = load i16* @cor_phaseClass4i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_9"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:13  %cor_phaseClass4q_V_9 = load i16* @cor_phaseClass4q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_9"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:14  %cor_phaseClass4i_V_8 = load i16* @cor_phaseClass4i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_8"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:15  %cor_phaseClass4q_V_8 = load i16* @cor_phaseClass4q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_8"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:16  %cor_phaseClass4i_V_7 = load i16* @cor_phaseClass4i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_7"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:17  %cor_phaseClass4q_V_7 = load i16* @cor_phaseClass4q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_7"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:18  %cor_phaseClass4i_V_6 = load i16* @cor_phaseClass4i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_6"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:19  %cor_phaseClass4q_V_6 = load i16* @cor_phaseClass4q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_6"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:20  %cor_phaseClass4i_V_5 = load i16* @cor_phaseClass4i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_5"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:21  %cor_phaseClass4q_V_5 = load i16* @cor_phaseClass4q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_5"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:22  %cor_phaseClass4i_V_4 = load i16* @cor_phaseClass4i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_4"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:23  %cor_phaseClass4q_V_4 = load i16* @cor_phaseClass4q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_4"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:24  %cor_phaseClass4i_V_3 = load i16* @cor_phaseClass4i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_3"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:25  %tmp265 = add i16 %cor_phaseClass4i_V_1_6, %cor_phaseClass4i_V_9

]]></Node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:27  %tmp267 = add i16 %cor_phaseClass4i_V_8, %cor_phaseClass4i_V_7

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:28  %tmp268 = add i16 %cor_phaseClass4i_V_6, %cor_phaseClass4i_V_3

]]></Node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:29  %tmp266 = add i16 %tmp268, %tmp267

]]></Node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:31  %cor_phaseClass4q_V_3 = load i16* @cor_phaseClass4q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_3"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:32  %tmp270 = add i16 %cor_phaseClass4q_V_1_6, %cor_phaseClass4q_V_9

]]></Node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:34  %tmp272 = add i16 %cor_phaseClass4q_V_8, %cor_phaseClass4q_V_7

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:35  %tmp273 = add i16 %cor_phaseClass4q_V_6, %cor_phaseClass4q_V_3

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:36  %tmp271 = add i16 %tmp273, %tmp272

]]></Node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:43  %tmp275 = add i16 %cor_phaseClass4i_V_1_8, %cor_phaseClass4i_V_1

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:44  %tmp276 = add i16 %cor_phaseClass4i_V_1_9, %cor_phaseClass4i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:46  %tmp278 = add i16 %cor_phaseClass4i_V_5, %cor_phaseClass4i_V_4

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:49  %tmp277 = add i16 %tmp279, %tmp278

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:52  %tmp282 = add i16 %cor_phaseClass4q_V_1_8, %cor_phaseClass4q_V_1

]]></Node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:53  %tmp283 = add i16 %cor_phaseClass4q_V_1_9, %cor_phaseClass4q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:55  %tmp285 = add i16 %cor_phaseClass4q_V_5, %cor_phaseClass4q_V_4

]]></Node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:58  %tmp284 = add i16 %tmp286, %tmp285

]]></Node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:0  %cor_phaseClass3i_V_1 = load i16* @cor_phaseClass3i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:1  %cor_phaseClass3q_V_1 = load i16* @cor_phaseClass3q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:2  %cor_phaseClass3i_V_1_6 = load i16* @cor_phaseClass3i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1_6"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:3  %cor_phaseClass3q_V_1_6 = load i16* @cor_phaseClass3q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1_6"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:6  %cor_phaseClass3i_V_1_8 = load i16* @cor_phaseClass3i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1_8"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:7  %cor_phaseClass3q_V_1_8 = load i16* @cor_phaseClass3q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1_8"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:8  %cor_phaseClass3i_V_1_9 = load i16* @cor_phaseClass3i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1_9"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:9  %cor_phaseClass3q_V_1_9 = load i16* @cor_phaseClass3q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1_9"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:10  %cor_phaseClass3i_V_1_10 = load i16* @cor_phaseClass3i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1_10"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:11  %cor_phaseClass3q_V_1_10 = load i16* @cor_phaseClass3q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1_10"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:12  %cor_phaseClass3i_V_9 = load i16* @cor_phaseClass3i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_9"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:13  %cor_phaseClass3q_V_9 = load i16* @cor_phaseClass3q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_9"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:14  %cor_phaseClass3i_V_8 = load i16* @cor_phaseClass3i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_8"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:15  %cor_phaseClass3q_V_8 = load i16* @cor_phaseClass3q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_8"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:16  %cor_phaseClass3i_V_7 = load i16* @cor_phaseClass3i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_7"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:17  %cor_phaseClass3q_V_7 = load i16* @cor_phaseClass3q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_7"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:18  %cor_phaseClass3i_V_6 = load i16* @cor_phaseClass3i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_6"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:19  %cor_phaseClass3q_V_6 = load i16* @cor_phaseClass3q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_6"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:20  %cor_phaseClass3i_V_5 = load i16* @cor_phaseClass3i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_5"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:21  %cor_phaseClass3q_V_5 = load i16* @cor_phaseClass3q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_5"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:22  %cor_phaseClass3i_V_4 = load i16* @cor_phaseClass3i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_4"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:23  %cor_phaseClass3q_V_4 = load i16* @cor_phaseClass3q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_4"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:24  %cor_phaseClass3i_V_3 = load i16* @cor_phaseClass3i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_3"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:25  %tmp289 = add i16 %cor_phaseClass3i_V_1_6, %cor_phaseClass3i_V_9

]]></Node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:27  %tmp291 = add i16 %cor_phaseClass3i_V_8, %cor_phaseClass3i_V_7

]]></Node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:28  %tmp292 = add i16 %cor_phaseClass3i_V_6, %cor_phaseClass3i_V_3

]]></Node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:29  %tmp290 = add i16 %tmp292, %tmp291

]]></Node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:31  %cor_phaseClass3q_V_3 = load i16* @cor_phaseClass3q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_3"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:32  %tmp294 = add i16 %cor_phaseClass3q_V_1_6, %cor_phaseClass3q_V_9

]]></Node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:34  %tmp296 = add i16 %cor_phaseClass3q_V_8, %cor_phaseClass3q_V_7

]]></Node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:35  %tmp297 = add i16 %cor_phaseClass3q_V_6, %cor_phaseClass3q_V_3

]]></Node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:36  %tmp295 = add i16 %tmp297, %tmp296

]]></Node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:43  %tmp299 = add i16 %cor_phaseClass3i_V_1_8, %cor_phaseClass3i_V_1

]]></Node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:44  %tmp300 = add i16 %cor_phaseClass3i_V_1_9, %cor_phaseClass3i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:46  %tmp302 = add i16 %cor_phaseClass3i_V_5, %cor_phaseClass3i_V_4

]]></Node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:49  %tmp301 = add i16 %tmp303, %tmp302

]]></Node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:52  %tmp306 = add i16 %cor_phaseClass3q_V_1_8, %cor_phaseClass3q_V_1

]]></Node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:53  %tmp307 = add i16 %cor_phaseClass3q_V_1_9, %cor_phaseClass3q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:55  %tmp309 = add i16 %cor_phaseClass3q_V_5, %cor_phaseClass3q_V_4

]]></Node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:58  %tmp308 = add i16 %tmp310, %tmp309

]]></Node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:0  %cor_phaseClass2i_V_1 = load i16* @cor_phaseClass2i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:1  %cor_phaseClass2q_V_1 = load i16* @cor_phaseClass2q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:2  %cor_phaseClass2i_V_1_6 = load i16* @cor_phaseClass2i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1_6"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:3  %cor_phaseClass2q_V_1_6 = load i16* @cor_phaseClass2q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1_6"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:6  %cor_phaseClass2i_V_1_8 = load i16* @cor_phaseClass2i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1_8"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:7  %cor_phaseClass2q_V_1_8 = load i16* @cor_phaseClass2q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1_8"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:8  %cor_phaseClass2i_V_1_9 = load i16* @cor_phaseClass2i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1_9"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:9  %cor_phaseClass2q_V_1_9 = load i16* @cor_phaseClass2q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1_9"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:10  %cor_phaseClass2i_V_1_10 = load i16* @cor_phaseClass2i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1_10"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:11  %cor_phaseClass2q_V_1_10 = load i16* @cor_phaseClass2q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1_10"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:12  %cor_phaseClass2i_V_9 = load i16* @cor_phaseClass2i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_9"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:13  %cor_phaseClass2q_V_9 = load i16* @cor_phaseClass2q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_9"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:14  %cor_phaseClass2i_V_8 = load i16* @cor_phaseClass2i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_8"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:15  %cor_phaseClass2q_V_8 = load i16* @cor_phaseClass2q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_8"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:16  %cor_phaseClass2i_V_7 = load i16* @cor_phaseClass2i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_7"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:17  %cor_phaseClass2q_V_7 = load i16* @cor_phaseClass2q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_7"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:18  %cor_phaseClass2i_V_6 = load i16* @cor_phaseClass2i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_6"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:19  %cor_phaseClass2q_V_6 = load i16* @cor_phaseClass2q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_6"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:20  %cor_phaseClass2i_V_5 = load i16* @cor_phaseClass2i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_5"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:21  %cor_phaseClass2q_V_5 = load i16* @cor_phaseClass2q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_5"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:22  %cor_phaseClass2i_V_4 = load i16* @cor_phaseClass2i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_4"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:23  %cor_phaseClass2q_V_4 = load i16* @cor_phaseClass2q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_4"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:24  %cor_phaseClass2i_V_3 = load i16* @cor_phaseClass2i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_3"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:25  %tmp313 = add i16 %cor_phaseClass2i_V_1_6, %cor_phaseClass2i_V_9

]]></Node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:27  %tmp315 = add i16 %cor_phaseClass2i_V_8, %cor_phaseClass2i_V_7

]]></Node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:28  %tmp316 = add i16 %cor_phaseClass2i_V_6, %cor_phaseClass2i_V_3

]]></Node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:29  %tmp314 = add i16 %tmp316, %tmp315

]]></Node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:31  %cor_phaseClass2q_V_3 = load i16* @cor_phaseClass2q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_3"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:32  %tmp318 = add i16 %cor_phaseClass2q_V_1_6, %cor_phaseClass2q_V_9

]]></Node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:34  %tmp320 = add i16 %cor_phaseClass2q_V_8, %cor_phaseClass2q_V_7

]]></Node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:35  %tmp321 = add i16 %cor_phaseClass2q_V_6, %cor_phaseClass2q_V_3

]]></Node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:36  %tmp319 = add i16 %tmp321, %tmp320

]]></Node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:43  %tmp323 = add i16 %cor_phaseClass2i_V_1_8, %cor_phaseClass2i_V_1

]]></Node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:44  %tmp324 = add i16 %cor_phaseClass2i_V_1_9, %cor_phaseClass2i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:46  %tmp326 = add i16 %cor_phaseClass2i_V_5, %cor_phaseClass2i_V_4

]]></Node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:49  %tmp325 = add i16 %tmp327, %tmp326

]]></Node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:52  %tmp330 = add i16 %cor_phaseClass2q_V_1_8, %cor_phaseClass2q_V_1

]]></Node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:53  %tmp331 = add i16 %cor_phaseClass2q_V_1_9, %cor_phaseClass2q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:55  %tmp333 = add i16 %cor_phaseClass2q_V_5, %cor_phaseClass2q_V_4

]]></Node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:58  %tmp332 = add i16 %tmp334, %tmp333

]]></Node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:0  %cor_phaseClass1i_V_1 = load i16* @cor_phaseClass1i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:1  %cor_phaseClass1q_V_1 = load i16* @cor_phaseClass1q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:2  %cor_phaseClass1i_V_1_6 = load i16* @cor_phaseClass1i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1_6"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:3  %cor_phaseClass1q_V_1_6 = load i16* @cor_phaseClass1q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1_6"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:6  %cor_phaseClass1i_V_1_8 = load i16* @cor_phaseClass1i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1_8"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:7  %cor_phaseClass1q_V_1_8 = load i16* @cor_phaseClass1q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1_8"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:8  %cor_phaseClass1i_V_1_9 = load i16* @cor_phaseClass1i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1_9"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:9  %cor_phaseClass1q_V_1_9 = load i16* @cor_phaseClass1q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1_9"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:10  %cor_phaseClass1i_V_1_10 = load i16* @cor_phaseClass1i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1_10"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:11  %cor_phaseClass1q_V_1_10 = load i16* @cor_phaseClass1q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1_10"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:12  %cor_phaseClass1i_V_9 = load i16* @cor_phaseClass1i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_9"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:13  %cor_phaseClass1q_V_9 = load i16* @cor_phaseClass1q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_9"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:14  %cor_phaseClass1i_V_8 = load i16* @cor_phaseClass1i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_8"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:15  %cor_phaseClass1q_V_8 = load i16* @cor_phaseClass1q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_8"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:16  %cor_phaseClass1i_V_7 = load i16* @cor_phaseClass1i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_7"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:17  %cor_phaseClass1q_V_7 = load i16* @cor_phaseClass1q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_7"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:18  %cor_phaseClass1i_V_6 = load i16* @cor_phaseClass1i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_6"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:19  %cor_phaseClass1q_V_6 = load i16* @cor_phaseClass1q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_6"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:20  %cor_phaseClass1i_V_5 = load i16* @cor_phaseClass1i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_5"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:21  %cor_phaseClass1q_V_5 = load i16* @cor_phaseClass1q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_5"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:22  %cor_phaseClass1i_V_4 = load i16* @cor_phaseClass1i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_4"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:23  %cor_phaseClass1q_V_4 = load i16* @cor_phaseClass1q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_4"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:24  %cor_phaseClass1i_V_3 = load i16* @cor_phaseClass1i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_3"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:25  %tmp337 = add i16 %cor_phaseClass1i_V_1_6, %cor_phaseClass1i_V_9

]]></Node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:27  %tmp339 = add i16 %cor_phaseClass1i_V_8, %cor_phaseClass1i_V_7

]]></Node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:28  %tmp340 = add i16 %cor_phaseClass1i_V_6, %cor_phaseClass1i_V_3

]]></Node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:29  %tmp338 = add i16 %tmp340, %tmp339

]]></Node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:31  %cor_phaseClass1q_V_3 = load i16* @cor_phaseClass1q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_3"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:32  %tmp342 = add i16 %cor_phaseClass1q_V_1_6, %cor_phaseClass1q_V_9

]]></Node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:34  %tmp344 = add i16 %cor_phaseClass1q_V_8, %cor_phaseClass1q_V_7

]]></Node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:35  %tmp345 = add i16 %cor_phaseClass1q_V_6, %cor_phaseClass1q_V_3

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:36  %tmp343 = add i16 %tmp345, %tmp344

]]></Node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:43  %tmp347 = add i16 %cor_phaseClass1i_V_1_8, %cor_phaseClass1i_V_1

]]></Node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:44  %tmp348 = add i16 %cor_phaseClass1i_V_1_9, %cor_phaseClass1i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:46  %tmp350 = add i16 %cor_phaseClass1i_V_5, %cor_phaseClass1i_V_4

]]></Node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:49  %tmp349 = add i16 %tmp351, %tmp350

]]></Node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:52  %tmp354 = add i16 %cor_phaseClass1q_V_1_8, %cor_phaseClass1q_V_1

]]></Node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:53  %tmp355 = add i16 %cor_phaseClass1q_V_1_9, %cor_phaseClass1q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:55  %tmp357 = add i16 %cor_phaseClass1q_V_5, %cor_phaseClass1q_V_4

]]></Node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:58  %tmp356 = add i16 %tmp358, %tmp357

]]></Node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:0  %cor_phaseClass0i_V_1 = load i16* @cor_phaseClass0i_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:1  %cor_phaseClass0q_V_1 = load i16* @cor_phaseClass0q_V_15, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:2  %cor_phaseClass0i_V_1_6 = load i16* @cor_phaseClass0i_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1_6"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:3  %cor_phaseClass0q_V_1_6 = load i16* @cor_phaseClass0q_V_14, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1_6"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:6  %cor_phaseClass0i_V_1_8 = load i16* @cor_phaseClass0i_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1_8"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:7  %cor_phaseClass0q_V_1_8 = load i16* @cor_phaseClass0q_V_12, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1_8"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:8  %cor_phaseClass0i_V_1_9 = load i16* @cor_phaseClass0i_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1_9"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:9  %cor_phaseClass0q_V_1_9 = load i16* @cor_phaseClass0q_V_11, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1_9"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:10  %cor_phaseClass0i_V_1_10 = load i16* @cor_phaseClass0i_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1_10"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:11  %cor_phaseClass0q_V_1_10 = load i16* @cor_phaseClass0q_V_10, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1_10"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:12  %cor_phaseClass0i_V_9 = load i16* @cor_phaseClass0i_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_9"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:13  %cor_phaseClass0q_V_9 = load i16* @cor_phaseClass0q_V_9, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_9"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:14  %cor_phaseClass0i_V_8 = load i16* @cor_phaseClass0i_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_8"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:15  %cor_phaseClass0q_V_8 = load i16* @cor_phaseClass0q_V_8, align 16

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_8"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:16  %cor_phaseClass0i_V_7 = load i16* @cor_phaseClass0i_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_7"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:17  %cor_phaseClass0q_V_7 = load i16* @cor_phaseClass0q_V_7, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_7"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:18  %cor_phaseClass0i_V_6 = load i16* @cor_phaseClass0i_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_6"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:19  %cor_phaseClass0q_V_6 = load i16* @cor_phaseClass0q_V_6, align 4

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_6"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:20  %cor_phaseClass0i_V_5 = load i16* @cor_phaseClass0i_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_5"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:21  %cor_phaseClass0q_V_5 = load i16* @cor_phaseClass0q_V_5, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_5"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:22  %cor_phaseClass0i_V_4 = load i16* @cor_phaseClass0i_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_4"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:23  %cor_phaseClass0q_V_4 = load i16* @cor_phaseClass0q_V_4, align 8

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_4"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:24  %cor_phaseClass0i_V_3 = load i16* @cor_phaseClass0i_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_3"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:25  %tmp361 = add i16 %cor_phaseClass0i_V_1_6, %cor_phaseClass0i_V_9

]]></Node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:27  %tmp363 = add i16 %cor_phaseClass0i_V_8, %cor_phaseClass0i_V_7

]]></Node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:28  %tmp364 = add i16 %cor_phaseClass0i_V_6, %cor_phaseClass0i_V_3

]]></Node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:29  %tmp362 = add i16 %tmp364, %tmp363

]]></Node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:31  %cor_phaseClass0q_V_3 = load i16* @cor_phaseClass0q_V_3, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_3"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:32  %tmp366 = add i16 %cor_phaseClass0q_V_1_6, %cor_phaseClass0q_V_9

]]></Node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:34  %tmp368 = add i16 %cor_phaseClass0q_V_8, %cor_phaseClass0q_V_7

]]></Node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:35  %tmp369 = add i16 %cor_phaseClass0q_V_6, %cor_phaseClass0q_V_3

]]></Node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:36  %tmp367 = add i16 %tmp369, %tmp368

]]></Node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:43  %tmp371 = add i16 %cor_phaseClass0i_V_1_8, %cor_phaseClass0i_V_1

]]></Node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:44  %tmp372 = add i16 %cor_phaseClass0i_V_1_9, %cor_phaseClass0i_V_1_10

]]></Node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:46  %tmp374 = add i16 %cor_phaseClass0i_V_5, %cor_phaseClass0i_V_4

]]></Node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:49  %tmp373 = add i16 %tmp375, %tmp374

]]></Node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:52  %tmp378 = add i16 %cor_phaseClass0q_V_1_8, %cor_phaseClass0q_V_1

]]></Node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:53  %tmp379 = add i16 %cor_phaseClass0q_V_1_9, %cor_phaseClass0q_V_1_10

]]></Node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:55  %tmp381 = add i16 %cor_phaseClass0q_V_5, %cor_phaseClass0q_V_4

]]></Node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:58  %tmp380 = add i16 %tmp382, %tmp381

]]></Node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:4  %cor_phaseClass15i_V_16 = load i16* @cor_phaseClass15i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15i_V_16"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:5  %cor_phaseClass15q_V_16 = load i16* @cor_phaseClass15q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass15q_V_16"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:26  %tmp = add i16 %tmp1, %cor_phaseClass15i_V_16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:30  %corHelperIPos_V_15_s = add i16 %tmp2, %tmp

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_15_s"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:33  %tmp5 = add i16 %tmp6, %cor_phaseClass15q_V_16

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:37  %corHelperQPos_V_15_s = add i16 %tmp7, %tmp5

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_15_s"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:45  %tmp10 = add i16 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:50  %corHelperINeg_V_15_7 = add i16 %tmp13, %tmp10

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_15_7"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:54  %tmp17 = add i16 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:59  %corHelperQNeg_V_15_7 = add i16 %tmp20, %tmp17

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_15_7"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="phaseClass_V_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:4  %cor_phaseClass14i_V_16 = load i16* @cor_phaseClass14i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14i_V_16"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16">
<![CDATA[
.preheader2911.0:5  %cor_phaseClass14q_V_16 = load i16* @cor_phaseClass14q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass14q_V_16"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:26  %tmp24 = add i16 %tmp25, %cor_phaseClass14i_V_16

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:30  %corHelperIPos_V_14_s = add i16 %tmp26, %tmp24

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_14_s"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:33  %tmp29 = add i16 %tmp30, %cor_phaseClass14q_V_16

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:37  %corHelperQPos_V_14_s = add i16 %tmp31, %tmp29

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_14_s"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:45  %tmp34 = add i16 %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:50  %corHelperINeg_V_14_7 = add i16 %tmp37, %tmp34

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_14_7"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:54  %tmp41 = add i16 %tmp43, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2911.0:59  %corHelperQNeg_V_14_7 = add i16 %tmp44, %tmp41

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_14_7"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="phaseClass_V_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
.preheader2911.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:4  %cor_phaseClass13i_V_16 = load i16* @cor_phaseClass13i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13i_V_16"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16">
<![CDATA[
.preheader2913.0:5  %cor_phaseClass13q_V_16 = load i16* @cor_phaseClass13q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass13q_V_16"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:26  %tmp48 = add i16 %tmp49, %cor_phaseClass13i_V_16

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:30  %corHelperIPos_V_13_s = add i16 %tmp50, %tmp48

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_13_s"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:33  %tmp53 = add i16 %tmp54, %cor_phaseClass13q_V_16

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:37  %corHelperQPos_V_13_s = add i16 %tmp55, %tmp53

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_13_s"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:45  %tmp58 = add i16 %tmp60, %tmp59

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:50  %corHelperINeg_V_13_7 = add i16 %tmp61, %tmp58

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_13_7"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:54  %tmp65 = add i16 %tmp67, %tmp66

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2913.0:59  %corHelperQNeg_V_13_7 = add i16 %tmp68, %tmp65

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_13_7"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="phaseClass_V_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
.preheader2913.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:4  %cor_phaseClass12i_V_16 = load i16* @cor_phaseClass12i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12i_V_16"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16">
<![CDATA[
.preheader2915.0:5  %cor_phaseClass12q_V_16 = load i16* @cor_phaseClass12q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass12q_V_16"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:26  %tmp72 = add i16 %tmp73, %cor_phaseClass12i_V_16

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:30  %corHelperIPos_V_12_s = add i16 %tmp74, %tmp72

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_12_s"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:33  %tmp77 = add i16 %tmp78, %cor_phaseClass12q_V_16

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:37  %corHelperQPos_V_12_s = add i16 %tmp79, %tmp77

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_12_s"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:45  %tmp82 = add i16 %tmp84, %tmp83

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:50  %corHelperINeg_V_12_7 = add i16 %tmp85, %tmp82

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_12_7"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:54  %tmp89 = add i16 %tmp91, %tmp90

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2915.0:59  %corHelperQNeg_V_12_7 = add i16 %tmp92, %tmp89

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_12_7"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="phaseClass_V_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
.preheader2915.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:4  %cor_phaseClass11i_V_16 = load i16* @cor_phaseClass11i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11i_V_16"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16">
<![CDATA[
.preheader2917.0:5  %cor_phaseClass11q_V_16 = load i16* @cor_phaseClass11q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass11q_V_16"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:26  %tmp96 = add i16 %tmp97, %cor_phaseClass11i_V_16

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:30  %corHelperIPos_V_11_s = add i16 %tmp98, %tmp96

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_11_s"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:33  %tmp101 = add i16 %tmp102, %cor_phaseClass11q_V_16

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:37  %corHelperQPos_V_11_s = add i16 %tmp103, %tmp101

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_11_s"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:45  %tmp106 = add i16 %tmp108, %tmp107

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:50  %corHelperINeg_V_11_7 = add i16 %tmp109, %tmp106

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_11_7"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:54  %tmp113 = add i16 %tmp115, %tmp114

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2917.0:59  %corHelperQNeg_V_11_7 = add i16 %tmp116, %tmp113

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_11_7"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="phaseClass_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
.preheader2917.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:4  %cor_phaseClass10i_V_16 = load i16* @cor_phaseClass10i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10i_V_16"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16">
<![CDATA[
.preheader2919.0:5  %cor_phaseClass10q_V_16 = load i16* @cor_phaseClass10q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass10q_V_16"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:26  %tmp120 = add i16 %tmp121, %cor_phaseClass10i_V_16

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:30  %corHelperIPos_V_10_s = add i16 %tmp122, %tmp120

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_10_s"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:33  %tmp125 = add i16 %tmp126, %cor_phaseClass10q_V_16

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:37  %corHelperQPos_V_10_s = add i16 %tmp127, %tmp125

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_10_s"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:45  %tmp130 = add i16 %tmp132, %tmp131

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:50  %corHelperINeg_V_10_7 = add i16 %tmp133, %tmp130

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_10_7"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:54  %tmp137 = add i16 %tmp139, %tmp138

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2919.0:59  %corHelperQNeg_V_10_7 = add i16 %tmp140, %tmp137

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_10_7"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="phaseClass_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
.preheader2919.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:4  %cor_phaseClass9i_V_1_7 = load i16* @cor_phaseClass9i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9i_V_1_7"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16">
<![CDATA[
.preheader2921.0:5  %cor_phaseClass9q_V_1_7 = load i16* @cor_phaseClass9q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass9q_V_1_7"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:26  %tmp144 = add i16 %tmp145, %cor_phaseClass9i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:30  %corHelperIPos_V_9_s = add i16 %tmp146, %tmp144

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_9_s"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:33  %tmp149 = add i16 %tmp150, %cor_phaseClass9q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:37  %corHelperQPos_V_9_s = add i16 %tmp151, %tmp149

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_9_s"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:45  %tmp154 = add i16 %tmp156, %tmp155

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:50  %corHelperINeg_V_9_7 = add i16 %tmp157, %tmp154

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_9_7"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:54  %tmp161 = add i16 %tmp163, %tmp162

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2921.0:59  %corHelperQNeg_V_9_7 = add i16 %tmp164, %tmp161

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_9_7"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="phaseClass_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
.preheader2921.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:4  %cor_phaseClass8i_V_1_7 = load i16* @cor_phaseClass8i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8i_V_1_7"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16">
<![CDATA[
.preheader2923.0:5  %cor_phaseClass8q_V_1_7 = load i16* @cor_phaseClass8q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass8q_V_1_7"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:26  %tmp168 = add i16 %tmp169, %cor_phaseClass8i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:30  %corHelperIPos_V_8_s = add i16 %tmp170, %tmp168

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_8_s"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:33  %tmp173 = add i16 %tmp174, %cor_phaseClass8q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:37  %corHelperQPos_V_8_s = add i16 %tmp175, %tmp173

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_8_s"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:45  %tmp178 = add i16 %tmp180, %tmp179

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:50  %corHelperINeg_V_8_7 = add i16 %tmp181, %tmp178

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_8_7"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:54  %tmp185 = add i16 %tmp187, %tmp186

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2923.0:59  %corHelperQNeg_V_8_7 = add i16 %tmp188, %tmp185

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_8_7"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="phaseClass_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
.preheader2923.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:4  %cor_phaseClass7i_V_1_7 = load i16* @cor_phaseClass7i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7i_V_1_7"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16">
<![CDATA[
.preheader2925.0:5  %cor_phaseClass7q_V_1_7 = load i16* @cor_phaseClass7q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass7q_V_1_7"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:26  %tmp192 = add i16 %tmp193, %cor_phaseClass7i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:30  %corHelperIPos_V_7_s = add i16 %tmp194, %tmp192

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_7_s"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:33  %tmp197 = add i16 %tmp198, %cor_phaseClass7q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:37  %corHelperQPos_V_7_s = add i16 %tmp199, %tmp197

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_7_s"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:45  %tmp202 = add i16 %tmp204, %tmp203

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:50  %corHelperINeg_V_7_7 = add i16 %tmp205, %tmp202

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_7_7"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:54  %tmp209 = add i16 %tmp211, %tmp210

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2925.0:59  %corHelperQNeg_V_7_7 = add i16 %tmp212, %tmp209

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_7_7"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
.preheader2925.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:4  %cor_phaseClass6i_V_1_7 = load i16* @cor_phaseClass6i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6i_V_1_7"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16">
<![CDATA[
.preheader2927.0:5  %cor_phaseClass6q_V_1_7 = load i16* @cor_phaseClass6q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass6q_V_1_7"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:26  %tmp216 = add i16 %tmp217, %cor_phaseClass6i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:30  %corHelperIPos_V_6_s = add i16 %tmp218, %tmp216

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_6_s"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:33  %tmp221 = add i16 %tmp222, %cor_phaseClass6q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:37  %corHelperQPos_V_6_s = add i16 %tmp223, %tmp221

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_6_s"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:45  %tmp226 = add i16 %tmp228, %tmp227

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:50  %corHelperINeg_V_6_7 = add i16 %tmp229, %tmp226

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_6_7"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:54  %tmp233 = add i16 %tmp235, %tmp234

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2927.0:59  %corHelperQNeg_V_6_7 = add i16 %tmp236, %tmp233

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_6_7"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
.preheader2927.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:4  %cor_phaseClass5i_V_1_7 = load i16* @cor_phaseClass5i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5i_V_1_7"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16">
<![CDATA[
.preheader2929.0:5  %cor_phaseClass5q_V_1_7 = load i16* @cor_phaseClass5q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass5q_V_1_7"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:26  %tmp240 = add i16 %tmp241, %cor_phaseClass5i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:30  %corHelperIPos_V_5_s = add i16 %tmp242, %tmp240

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_5_s"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:33  %tmp245 = add i16 %tmp246, %cor_phaseClass5q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:37  %corHelperQPos_V_5_s = add i16 %tmp247, %tmp245

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_5_s"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:45  %tmp250 = add i16 %tmp252, %tmp251

]]></Node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:50  %corHelperINeg_V_5_7 = add i16 %tmp253, %tmp250

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_5_7"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:54  %tmp257 = add i16 %tmp259, %tmp258

]]></Node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2929.0:59  %corHelperQNeg_V_5_7 = add i16 %tmp260, %tmp257

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_5_7"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0">
<![CDATA[
.preheader2929.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:4  %cor_phaseClass4i_V_1_7 = load i16* @cor_phaseClass4i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4i_V_1_7"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16">
<![CDATA[
.preheader2931.0:5  %cor_phaseClass4q_V_1_7 = load i16* @cor_phaseClass4q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass4q_V_1_7"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:26  %tmp264 = add i16 %tmp265, %cor_phaseClass4i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:30  %corHelperIPos_V_4_s = add i16 %tmp266, %tmp264

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_4_s"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:33  %tmp269 = add i16 %tmp270, %cor_phaseClass4q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:37  %corHelperQPos_V_4_s = add i16 %tmp271, %tmp269

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_4_s"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:45  %tmp274 = add i16 %tmp276, %tmp275

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:50  %corHelperINeg_V_4_7 = add i16 %tmp277, %tmp274

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_4_7"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:54  %tmp281 = add i16 %tmp283, %tmp282

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2931.0:59  %corHelperQNeg_V_4_7 = add i16 %tmp284, %tmp281

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_4_7"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0">
<![CDATA[
.preheader2931.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:4  %cor_phaseClass3i_V_1_7 = load i16* @cor_phaseClass3i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3i_V_1_7"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="16">
<![CDATA[
.preheader2933.0:5  %cor_phaseClass3q_V_1_7 = load i16* @cor_phaseClass3q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass3q_V_1_7"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:26  %tmp288 = add i16 %tmp289, %cor_phaseClass3i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:30  %corHelperIPos_V_3_s = add i16 %tmp290, %tmp288

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_3_s"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:33  %tmp293 = add i16 %tmp294, %cor_phaseClass3q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:37  %corHelperQPos_V_3_s = add i16 %tmp295, %tmp293

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_3_s"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:45  %tmp298 = add i16 %tmp300, %tmp299

]]></Node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:50  %corHelperINeg_V_3_7 = add i16 %tmp301, %tmp298

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_3_7"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:54  %tmp305 = add i16 %tmp307, %tmp306

]]></Node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2933.0:59  %corHelperQNeg_V_3_7 = add i16 %tmp308, %tmp305

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_3_7"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
.preheader2933.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:4  %cor_phaseClass2i_V_1_7 = load i16* @cor_phaseClass2i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2i_V_1_7"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16">
<![CDATA[
.preheader2935.0:5  %cor_phaseClass2q_V_1_7 = load i16* @cor_phaseClass2q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass2q_V_1_7"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:26  %tmp312 = add i16 %tmp313, %cor_phaseClass2i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:30  %corHelperIPos_V_2_s = add i16 %tmp314, %tmp312

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_2_s"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:33  %tmp317 = add i16 %tmp318, %cor_phaseClass2q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:37  %corHelperQPos_V_2_s = add i16 %tmp319, %tmp317

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_2_s"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:45  %tmp322 = add i16 %tmp324, %tmp323

]]></Node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:50  %corHelperINeg_V_2_7 = add i16 %tmp325, %tmp322

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_2_7"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:54  %tmp329 = add i16 %tmp331, %tmp330

]]></Node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2935.0:59  %corHelperQNeg_V_2_7 = add i16 %tmp332, %tmp329

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_2_7"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
.preheader2935.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:4  %cor_phaseClass1i_V_1_7 = load i16* @cor_phaseClass1i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1i_V_1_7"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16">
<![CDATA[
.preheader2937.0:5  %cor_phaseClass1q_V_1_7 = load i16* @cor_phaseClass1q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass1q_V_1_7"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:26  %tmp336 = add i16 %tmp337, %cor_phaseClass1i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:30  %corHelperIPos_V_1_s = add i16 %tmp338, %tmp336

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_1_s"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:33  %tmp341 = add i16 %tmp342, %cor_phaseClass1q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:37  %corHelperQPos_V_1_s = add i16 %tmp343, %tmp341

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_1_s"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:45  %tmp346 = add i16 %tmp348, %tmp347

]]></Node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:50  %corHelperINeg_V_1_7 = add i16 %tmp349, %tmp346

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_1_7"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:54  %tmp353 = add i16 %tmp355, %tmp354

]]></Node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2937.0:59  %corHelperQNeg_V_1_7 = add i16 %tmp356, %tmp353

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_1_7"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0">
<![CDATA[
.preheader2937.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:4  %cor_phaseClass0i_V_1_7 = load i16* @cor_phaseClass0i_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0i_V_1_7"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16">
<![CDATA[
.preheader2939.0:5  %cor_phaseClass0q_V_1_7 = load i16* @cor_phaseClass0q_V_13, align 2

]]></Node>
<StgValue><ssdm name="cor_phaseClass0q_V_1_7"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:26  %tmp360 = add i16 %tmp361, %cor_phaseClass0i_V_1_7

]]></Node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:30  %corHelperIPos_V_5 = add i16 %tmp362, %tmp360

]]></Node>
<StgValue><ssdm name="corHelperIPos_V_5"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:33  %tmp365 = add i16 %tmp366, %cor_phaseClass0q_V_1_7

]]></Node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:37  %corHelperQPos_V_5 = add i16 %tmp367, %tmp365

]]></Node>
<StgValue><ssdm name="corHelperQPos_V_5"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:45  %tmp370 = add i16 %tmp372, %tmp371

]]></Node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:50  %corHelperINeg_V_7 = add i16 %tmp373, %tmp370

]]></Node>
<StgValue><ssdm name="corHelperINeg_V_7"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:54  %tmp377 = add i16 %tmp379, %tmp378

]]></Node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2939.0:59  %corHelperQNeg_V_7 = add i16 %tmp380, %tmp377

]]></Node>
<StgValue><ssdm name="corHelperQNeg_V_7"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0">
<![CDATA[
.preheader2939.0:60  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16">
<![CDATA[
.loopexit:0  %p_01915_s = phi i16 [ 0, %0 ], [ %corHelperINeg_V_15_7, %.preheader.0 ], [ %corHelperINeg_V_14_7, %.preheader2911.0 ], [ %corHelperINeg_V_13_7, %.preheader2913.0 ], [ %corHelperINeg_V_12_7, %.preheader2915.0 ], [ %corHelperINeg_V_11_7, %.preheader2917.0 ], [ %corHelperINeg_V_10_7, %.preheader2919.0 ], [ %corHelperINeg_V_9_7, %.preheader2921.0 ], [ %corHelperINeg_V_8_7, %.preheader2923.0 ], [ %corHelperINeg_V_7_7, %.preheader2925.0 ], [ %corHelperINeg_V_6_7, %.preheader2927.0 ], [ %corHelperINeg_V_5_7, %.preheader2929.0 ], [ %corHelperINeg_V_4_7, %.preheader2931.0 ], [ %corHelperINeg_V_3_7, %.preheader2933.0 ], [ %corHelperINeg_V_2_7, %.preheader2935.0 ], [ %corHelperINeg_V_1_7, %.preheader2937.0 ], [ %corHelperINeg_V_7, %.preheader2939.0 ]

]]></Node>
<StgValue><ssdm name="p_01915_s"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16">
<![CDATA[
.loopexit:1  %p_01909_s = phi i16 [ 0, %0 ], [ %corHelperIPos_V_15_s, %.preheader.0 ], [ %corHelperIPos_V_14_s, %.preheader2911.0 ], [ %corHelperIPos_V_13_s, %.preheader2913.0 ], [ %corHelperIPos_V_12_s, %.preheader2915.0 ], [ %corHelperIPos_V_11_s, %.preheader2917.0 ], [ %corHelperIPos_V_10_s, %.preheader2919.0 ], [ %corHelperIPos_V_9_s, %.preheader2921.0 ], [ %corHelperIPos_V_8_s, %.preheader2923.0 ], [ %corHelperIPos_V_7_s, %.preheader2925.0 ], [ %corHelperIPos_V_6_s, %.preheader2927.0 ], [ %corHelperIPos_V_5_s, %.preheader2929.0 ], [ %corHelperIPos_V_4_s, %.preheader2931.0 ], [ %corHelperIPos_V_3_s, %.preheader2933.0 ], [ %corHelperIPos_V_2_s, %.preheader2935.0 ], [ %corHelperIPos_V_1_s, %.preheader2937.0 ], [ %corHelperIPos_V_5, %.preheader2939.0 ]

]]></Node>
<StgValue><ssdm name="p_01909_s"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16">
<![CDATA[
.loopexit:2  %p_01903_s = phi i16 [ 0, %0 ], [ %corHelperQNeg_V_15_7, %.preheader.0 ], [ %corHelperQNeg_V_14_7, %.preheader2911.0 ], [ %corHelperQNeg_V_13_7, %.preheader2913.0 ], [ %corHelperQNeg_V_12_7, %.preheader2915.0 ], [ %corHelperQNeg_V_11_7, %.preheader2917.0 ], [ %corHelperQNeg_V_10_7, %.preheader2919.0 ], [ %corHelperQNeg_V_9_7, %.preheader2921.0 ], [ %corHelperQNeg_V_8_7, %.preheader2923.0 ], [ %corHelperQNeg_V_7_7, %.preheader2925.0 ], [ %corHelperQNeg_V_6_7, %.preheader2927.0 ], [ %corHelperQNeg_V_5_7, %.preheader2929.0 ], [ %corHelperQNeg_V_4_7, %.preheader2931.0 ], [ %corHelperQNeg_V_3_7, %.preheader2933.0 ], [ %corHelperQNeg_V_2_7, %.preheader2935.0 ], [ %corHelperQNeg_V_1_7, %.preheader2937.0 ], [ %corHelperQNeg_V_7, %.preheader2939.0 ]

]]></Node>
<StgValue><ssdm name="p_01903_s"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16">
<![CDATA[
.loopexit:3  %p_01925_s = phi i16 [ 0, %0 ], [ %corHelperQPos_V_15_s, %.preheader.0 ], [ %corHelperQPos_V_14_s, %.preheader2911.0 ], [ %corHelperQPos_V_13_s, %.preheader2913.0 ], [ %corHelperQPos_V_12_s, %.preheader2915.0 ], [ %corHelperQPos_V_11_s, %.preheader2917.0 ], [ %corHelperQPos_V_10_s, %.preheader2919.0 ], [ %corHelperQPos_V_9_s, %.preheader2921.0 ], [ %corHelperQPos_V_8_s, %.preheader2923.0 ], [ %corHelperQPos_V_7_s, %.preheader2925.0 ], [ %corHelperQPos_V_6_s, %.preheader2927.0 ], [ %corHelperQPos_V_5_s, %.preheader2929.0 ], [ %corHelperQPos_V_4_s, %.preheader2931.0 ], [ %corHelperQPos_V_3_s, %.preheader2933.0 ], [ %corHelperQPos_V_2_s, %.preheader2935.0 ], [ %corHelperQPos_V_1_s, %.preheader2937.0 ], [ %corHelperQPos_V_5, %.preheader2939.0 ]

]]></Node>
<StgValue><ssdm name="p_01925_s"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:4  %tmp_s = icmp sgt i16 %p_01909_s, %p_01915_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:5  %resi_V = sub i16 %p_01909_s, %p_01915_s

]]></Node>
<StgValue><ssdm name="resi_V"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:6  %resi_V_1 = sub i16 %p_01915_s, %p_01909_s

]]></Node>
<StgValue><ssdm name="resi_V_1"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit:7  %resi_V_2 = select i1 %tmp_s, i16 %resi_V, i16 %resi_V_1

]]></Node>
<StgValue><ssdm name="resi_V_2"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:8  %resq_V = sub i16 %p_01925_s, %p_01903_s

]]></Node>
<StgValue><ssdm name="resq_V"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:9  %resq_V_1 = sub i16 %p_01903_s, %p_01925_s

]]></Node>
<StgValue><ssdm name="resq_V_1"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit:10  %resq_V_2 = select i1 %tmp_s, i16 %resq_V, i16 %resq_V_1

]]></Node>
<StgValue><ssdm name="resq_V_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="998" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:11  %resi_V_3 = mul i16 %resi_V_2, %resi_V_2

]]></Node>
<StgValue><ssdm name="resi_V_3"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:12  %resq_V_3 = mul i16 %resq_V_2, %resq_V_2

]]></Node>
<StgValue><ssdm name="resq_V_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1000" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:11  %resi_V_3 = mul i16 %resi_V_2, %resi_V_2

]]></Node>
<StgValue><ssdm name="resi_V_3"/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:12  %resq_V_3 = mul i16 %resq_V_2, %resq_V_2

]]></Node>
<StgValue><ssdm name="resq_V_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1002" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:11  %resi_V_3 = mul i16 %resi_V_2, %resi_V_2

]]></Node>
<StgValue><ssdm name="resi_V_3"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:12  %resq_V_3 = mul i16 %resq_V_2, %resq_V_2

]]></Node>
<StgValue><ssdm name="resq_V_3"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit:13  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %resq_V_3, i16 %resi_V_3)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:14  ret i32 %p_Result_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
