<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="d_latch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="d_latch_clocked.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d_latch_clocked.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d_latch_clocked.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="d_latch_clocked.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="d_latch_clocked.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="d_latch_clocked.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="d_latch_clocked.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="d_latch_clocked.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="d_latch_clocked.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="d_latch_clocked.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_latch_clocked.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="d_latch_clocked.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_latch_clocked.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d_latch_clocked.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="d_latch_clocked.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="d_latch_clocked.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="d_latch_clocked.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="d_latch_clocked.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d_latch_clocked.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="d_latch_clocked_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="d_latch_clocked_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="d_latch_clocked_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="d_latch_clocked_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="d_latch_clocked_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_clocked_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_clocked_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="d_latch_clocked_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="d_latch_clocked_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_clocked_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_clocked_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="d_latch_clocked_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="d_latch_clocked_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_latch_clocked_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_clocked_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/d_latch_clocked_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/d_latch_clocked_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/d_latch_clocked_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/d_latch_clocked_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/d_latch_clocked_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/d_latch_clocked_timesim.vhd"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/d_latch_clocked_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/d_latch_clocked_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/d_latch_clocked_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/d_latch_clocked_translate.vhd"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="rs_latch_clocked.vhi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-243734190870466968" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3184607409973965881" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4232580431961913830" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412006" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6796066702122683631" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412012" xil_pn:in_ck="-9189153477238987671" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2001631542306393636" xil_pn:start_ts="1515412006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="d_latch_clocked.lso"/>
      <outfile xil_pn:name="d_latch_clocked.ngc"/>
      <outfile xil_pn:name="d_latch_clocked.ngr"/>
      <outfile xil_pn:name="d_latch_clocked.prj"/>
      <outfile xil_pn:name="d_latch_clocked.stx"/>
      <outfile xil_pn:name="d_latch_clocked.syr"/>
      <outfile xil_pn:name="d_latch_clocked.xst"/>
      <outfile xil_pn:name="d_latch_clocked_vhdl.prj"/>
      <outfile xil_pn:name="d_latch_clocked_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1515412018" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8094037951819887451" xil_pn:start_ts="1515412018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515412024" xil_pn:in_ck="6543392504904651913" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7368459936976587124" xil_pn:start_ts="1515412021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="d_latch_clocked.bld"/>
      <outfile xil_pn:name="d_latch_clocked.ngd"/>
      <outfile xil_pn:name="d_latch_clocked_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515412027" xil_pn:in_ck="6543392504904651914" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1515412024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="d_latch_clocked.pcf"/>
      <outfile xil_pn:name="d_latch_clocked_map.map"/>
      <outfile xil_pn:name="d_latch_clocked_map.mrp"/>
      <outfile xil_pn:name="d_latch_clocked_map.ncd"/>
      <outfile xil_pn:name="d_latch_clocked_map.ngm"/>
      <outfile xil_pn:name="d_latch_clocked_map.xrpt"/>
      <outfile xil_pn:name="d_latch_clocked_summary.xml"/>
      <outfile xil_pn:name="d_latch_clocked_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1515412033" xil_pn:in_ck="-8353188133163263837" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1515412027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="d_latch_clocked.ncd"/>
      <outfile xil_pn:name="d_latch_clocked.pad"/>
      <outfile xil_pn:name="d_latch_clocked.par"/>
      <outfile xil_pn:name="d_latch_clocked.ptwx"/>
      <outfile xil_pn:name="d_latch_clocked.unroutes"/>
      <outfile xil_pn:name="d_latch_clocked.xpi"/>
      <outfile xil_pn:name="d_latch_clocked_pad.csv"/>
      <outfile xil_pn:name="d_latch_clocked_pad.txt"/>
      <outfile xil_pn:name="d_latch_clocked_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515412049" xil_pn:in_ck="6543392504904651782" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-5027908284425958775" xil_pn:start_ts="1515412046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/d_latch_clocked_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/d_latch_clocked_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/d_latch_clocked_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515412033" xil_pn:in_ck="6543392504904651782" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1515412031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="d_latch_clocked.twr"/>
      <outfile xil_pn:name="d_latch_clocked.twx"/>
    </transform>
    <transform xil_pn:end_ts="1515412046" xil_pn:in_ck="-8353188133163263837" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="8379954068006978479" xil_pn:start_ts="1515412043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/d_latch_clocked_map.nlf"/>
      <outfile xil_pn:name="netgen/map/d_latch_clocked_map.sdf"/>
      <outfile xil_pn:name="netgen/map/d_latch_clocked_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515412043" xil_pn:in_ck="6543392504904651914" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-4370229924700507427" xil_pn:start_ts="1515412041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/d_latch_clocked_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/d_latch_clocked_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515412020" xil_pn:in_ck="6543392504904651913" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7177902796837398754" xil_pn:start_ts="1515412018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/d_latch_clocked_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/d_latch_clocked_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
