#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jul 12 10:48:06 2016
# Process ID: 46440
# Current directory: C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37364 C:\Users\Owner\Desktop\CS2204-Summer-2016-Research-Project\side-projects\test-bench\test-bench.xpr
# Log file: C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/vivado.log
# Journal file: C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1
file mkdir C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new
close [ open C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/constrs_1/new/Constraints.xdc
add_files C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TopModule [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source TopModule.tcl
relaunch_sim
restart
add_force {/TopModule/Clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/TopModule/UartTx} -radix hex {0 0ns}
add_force {/TopModule/UartRTS} -radix hex {0 0ns}
add_force {/TopModule/VerifyByte} -radix hex {0 0ns}
add_force {/TopModule/SendData} -radix hex {0 0ns}
add_force {/TopModule/ReceiveByte} -radix hex {0 0ns}
run 10 ns
restart
add_force {/TopModule/Clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
restart
run 10 ns
restart
add_force {/TopModule/UpByte} -radix ascii {C 0ns}
run 10 ns
add_force {/TopModule/VerifyByte} -radix hex {1 0ns}
run 10 ns
add_force {/TopModule/VerifyByte} -radix hex {0 0ns}
add_force {/TopModule/UpByte} -radix hex {A 0ns}
run 10 ns
add_force {/TopModule/VerifyByte} -radix hex {1 0ns}
run 10 ns
add_force {/TopModule/VerifyByte} -radix hex {0 0ns}
add_force {/TopModule/SendData} -radix hex {1 0ns}
run 10 ns
add_force {/TopModule/SendData} -radix hex {0 0ns}
run 30 ms
add_force {/TopModule/UartRTS} -radix hex {1 0ns}
run 30 ms
close_sim
