\hypertarget{union__hw__sim__scgc3}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc3 Union Reference}
\label{union__hw__sim__scgc3}\index{\+\_\+hw\+\_\+sim\+\_\+scgc3@{\+\_\+hw\+\_\+sim\+\_\+scgc3}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C3 -\/ System Clock Gating Control Register 3 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__scgc3_a0da5e15fbae70acf0cbfa5eb1ff6526b}{}\label{union__hw__sim__scgc3_a0da5e15fbae70acf0cbfa5eb1ff6526b}

\item 
struct \hyperlink{struct__hw__sim__scgc3_1_1__hw__sim__scgc3__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc3\+::\+\_\+hw\+\_\+sim\+\_\+scgc3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__scgc3_aed6e0e00e5ca312843fe46adc5cf4b5a}{}\label{union__hw__sim__scgc3_aed6e0e00e5ca312843fe46adc5cf4b5a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C3 -\/ System Clock Gating Control Register 3 (RW) 

Reset value\+: 0x00000000U

F\+T\+M2 and R\+N\+GA can be accessed through both A\+I\+P\+S0 and A\+I\+P\+S1. When accessing through A\+I\+P\+S1, define the clock gate control bits in the S\+C\+G\+C3. When accessing through A\+I\+P\+S0, define the clock gate control bits in S\+C\+G\+C6. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
