Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 19 13:01:26 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Mayo_sign_with_zynq_wrapper_timing_summary_routed.rpt -pb Mayo_sign_with_zynq_wrapper_timing_summary_routed.pb -rpx Mayo_sign_with_zynq_wrapper_timing_summary_routed.rpx
| Design       : Mayo_sign_with_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.115       -0.290                      7                78074        0.049        0.000                      0                78074        3.750        0.000                       0                 25283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.115       -0.290                      7                74901        0.049        0.000                      0                74901        3.750        0.000                       0                 25283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.977        0.000                      0                 3173        0.685        0.000                      0                 3173  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.115ns,  Total Violation       -0.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.871ns  (logic 4.648ns (47.088%)  route 5.223ns (52.912%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.786     3.080    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.456     3.536 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/Q
                         net (fo=3, routed)           0.701     4.237    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/p_1_in3_in[6]_repN
    SLICE_X100Y99        LUT3 (Prop_lut3_I0_O)        0.156     4.393 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0/O
                         net (fo=2, routed)           0.824     5.218    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0_n_0
    SLICE_X100Y100       LUT4 (Prop_lut4_I3_O)        0.355     5.573 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0/O
                         net (fo=1, routed)           0.000     5.573    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     6.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25__0/O[0]
                         net (fo=5, routed)           0.617     6.922    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_30
    SLICE_X99Y101        LUT1 (Prop_lut1_I0_O)        0.295     7.217 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23__0/O
                         net (fo=1, routed)           0.000     7.217    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_13__0_0[0]
    SLICE_X99Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.857 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15__0/O[3]
                         net (fo=3, routed)           0.580     8.437    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_24
    SLICE_X97Y103        LUT2 (Prop_lut2_I1_O)        0.306     8.743 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19__0/O
                         net (fo=1, routed)           0.000     8.743    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_0[0]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.990 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0/O[0]
                         net (fo=1, routed)           0.488     9.478    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0_n_7
    SLICE_X97Y101        LUT2 (Prop_lut2_I1_O)        0.299     9.777 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0/O
                         net (fo=1, routed)           0.000     9.777    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.178 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    10.178    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0/O[1]
                         net (fo=6, routed)           0.803    11.315    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0_n_6
    SLICE_X98Y100        LUT6 (Prop_lut6_I0_O)        0.303    11.618 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_2/O
                         net (fo=8, routed)           0.853    12.471    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/sel[1]
    SLICE_X105Y96        LUT6 (Prop_lut6_I3_O)        0.124    12.595 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp[17]_i_1/O
                         net (fo=1, routed)           0.356    12.951    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp[17]_i_1_n_0
    SLICE_X102Y97        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.610    12.789    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X102Y97        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]/C
                         clock pessimism              0.229    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X102Y97        FDRE (Setup_fdre_C_D)       -0.028    12.836    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 5.285ns (54.882%)  route 4.345ns (45.118%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.974     3.268    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X90Y101        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.518     3.786 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg[2]/Q
                         net (fo=87, routed)          0.619     4.405    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/row_reg_n_0_[2]
    SLICE_X90Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.529 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_28/O
                         net (fo=1, routed)           0.000     4.529    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][2]_i_28_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.909 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.909    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_12_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.232 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_30/O[1]
                         net (fo=3, routed)           0.316     5.549    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][2]_i_30_n_6
    SLICE_X91Y101        LUT3 (Prop_lut3_I1_O)        0.306     5.855 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_48/O
                         net (fo=2, routed)           0.830     6.685    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_48_n_0
    SLICE_X86Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.809 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_52/O
                         net (fo=1, routed)           0.000     6.809    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0[11]_i_52_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.236 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/uoffset0_reg[11]_i_28/O[1]
                         net (fo=5, routed)           0.495     7.730    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/adr0[8]
    SLICE_X87Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.437 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.437    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][10]_i_27_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.659 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_36/O[0]
                         net (fo=3, routed)           0.622     9.281    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_62
    SLICE_X88Y101        LUT1 (Prop_lut1_I0_O)        0.299     9.580 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0a[o][o_addr][14]_i_53/O
                         net (fo=1, routed)           0.000     9.580    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][10]_i_17_0[0]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.127 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_35/O[2]
                         net (fo=2, routed)           0.501    10.628    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_35_n_5
    SLICE_X89Y101        LUT3 (Prop_lut3_I2_O)        0.302    10.930 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_23/O
                         net (fo=1, routed)           0.000    10.930    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][14]_i_23_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.510 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_5/O[2]
                         net (fo=1, routed)           0.800    12.310    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][14]_i_5_n_5
    SLICE_X92Y98         LUT6 (Prop_lut6_I1_O)        0.302    12.612 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][13]_i_2/O
                         net (fo=1, routed)           0.162    12.774    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][13]_i_2_n_0
    SLICE_X92Y98         LUT5 (Prop_lut5_I0_O)        0.124    12.898 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][13]_i_1/O
                         net (fo=1, routed)           0.000    12.898    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_addr][13]_i_1_n_0
    SLICE_X92Y98         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.607    12.786    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X92Y98         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][13]/C
                         clock pessimism              0.129    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X92Y98         FDRE (Setup_fdre_C_D)        0.081    12.842    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_addr][13]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.977ns  (logic 4.772ns (47.832%)  route 5.205ns (52.168%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.786     3.080    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.456     3.536 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/Q
                         net (fo=3, routed)           0.701     4.237    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/p_1_in3_in[6]_repN
    SLICE_X100Y99        LUT3 (Prop_lut3_I0_O)        0.156     4.393 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0/O
                         net (fo=2, routed)           0.824     5.218    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0_n_0
    SLICE_X100Y100       LUT4 (Prop_lut4_I3_O)        0.355     5.573 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0/O
                         net (fo=1, routed)           0.000     5.573    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     6.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25__0/O[0]
                         net (fo=5, routed)           0.617     6.922    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_30
    SLICE_X99Y101        LUT1 (Prop_lut1_I0_O)        0.295     7.217 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23__0/O
                         net (fo=1, routed)           0.000     7.217    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_13__0_0[0]
    SLICE_X99Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.857 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15__0/O[3]
                         net (fo=3, routed)           0.580     8.437    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_24
    SLICE_X97Y103        LUT2 (Prop_lut2_I1_O)        0.306     8.743 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19__0/O
                         net (fo=1, routed)           0.000     8.743    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_0[0]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.990 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0/O[0]
                         net (fo=1, routed)           0.488     9.478    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0_n_7
    SLICE_X97Y101        LUT2 (Prop_lut2_I1_O)        0.299     9.777 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0/O
                         net (fo=1, routed)           0.000     9.777    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.178 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    10.178    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0/O[1]
                         net (fo=6, routed)           0.758    11.270    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0_n_6
    SLICE_X97Y100        LUT6 (Prop_lut6_I4_O)        0.303    11.573 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_5/O
                         net (fo=7, routed)           0.949    12.522    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/sel[4]
    SLICE_X98Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.646 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0/O
                         net (fo=1, routed)           0.286    12.933    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.057 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv[0]_i_1/O
                         net (fo=1, routed)           0.000    13.057    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/B[0]
    SLICE_X98Y104        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.782    12.961    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X98Y104        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[0]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X98Y104        FDRE (Setup_fdre_C_D)        0.081    13.017    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[0]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 4.650ns (46.652%)  route 5.318ns (53.348%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.786     3.080    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.456     3.536 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/Q
                         net (fo=17, routed)          0.862     4.398    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg_n_0_[6]
    SLICE_X101Y101       LUT3 (Prop_lut3_I0_O)        0.149     4.547 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30/O
                         net (fo=2, routed)           0.645     5.193    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30_n_0
    SLICE_X101Y102       LUT4 (Prop_lut4_I3_O)        0.332     5.525 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     5.525    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.057 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.057    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.279 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25/O[0]
                         net (fo=5, routed)           0.644     6.923    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_23
    SLICE_X103Y103       LUT1 (Prop_lut1_I0_O)        0.299     7.222 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23/O
                         net (fo=1, routed)           0.000     7.222    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/S[0]
    SLICE_X103Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.862 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15/O[3]
                         net (fo=3, routed)           0.434     8.296    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_17
    SLICE_X102Y104       LUT2 (Prop_lut2_I1_O)        0.306     8.602 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     8.602    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10_0[0]
    SLICE_X102Y104       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.029 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14/O[1]
                         net (fo=1, routed)           0.722     9.751    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14_n_6
    SLICE_X98Y103        LUT2 (Prop_lut2_I1_O)        0.306    10.057 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_9/O
                         net (fo=1, routed)           0.000    10.057    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_9_n_0
    SLICE_X98Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.484 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6/O[1]
                         net (fo=7, routed)           0.655    11.140    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6_n_6
    SLICE_X96Y100        LUT6 (Prop_lut6_I4_O)        0.306    11.446 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_5__0/O
                         net (fo=6, routed)           0.907    12.352    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_5__0_n_0
    SLICE_X98Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.476 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b3__0/O
                         net (fo=1, routed)           0.447    12.924    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b3__0_n_0
    SLICE_X98Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.048 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv[3]_i_1/O
                         net (fo=1, routed)           0.000    13.048    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/B[3]
    SLICE_X98Y101        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.783    12.962    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X98Y101        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[3]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X98Y101        FDRE (Setup_fdre_C_D)        0.077    13.014    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[3]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 4.648ns (47.576%)  route 5.122ns (52.424%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.786     3.080    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.456     3.536 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/Q
                         net (fo=3, routed)           0.701     4.237    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/p_1_in3_in[6]_repN
    SLICE_X100Y99        LUT3 (Prop_lut3_I0_O)        0.156     4.393 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0/O
                         net (fo=2, routed)           0.824     5.218    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0_n_0
    SLICE_X100Y100       LUT4 (Prop_lut4_I3_O)        0.355     5.573 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0/O
                         net (fo=1, routed)           0.000     5.573    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     6.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25__0/O[0]
                         net (fo=5, routed)           0.617     6.922    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_30
    SLICE_X99Y101        LUT1 (Prop_lut1_I0_O)        0.295     7.217 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23__0/O
                         net (fo=1, routed)           0.000     7.217    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_13__0_0[0]
    SLICE_X99Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.857 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15__0/O[3]
                         net (fo=3, routed)           0.580     8.437    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_24
    SLICE_X97Y103        LUT2 (Prop_lut2_I1_O)        0.306     8.743 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19__0/O
                         net (fo=1, routed)           0.000     8.743    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_0[0]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.990 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0/O[0]
                         net (fo=1, routed)           0.488     9.478    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0_n_7
    SLICE_X97Y101        LUT2 (Prop_lut2_I1_O)        0.299     9.777 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0/O
                         net (fo=1, routed)           0.000     9.777    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.178 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    10.178    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0/O[1]
                         net (fo=6, routed)           0.803    11.315    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0_n_6
    SLICE_X98Y100        LUT6 (Prop_lut6_I0_O)        0.303    11.618 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_2/O
                         net (fo=8, routed)           0.528    12.146    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/sel[1]
    SLICE_X98Y100        LUT6 (Prop_lut6_I3_O)        0.124    12.270 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp[17]_i_1_replica/O
                         net (fo=1, routed)           0.580    12.850    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp[17]_i_1_n_0_repN
    SLICE_X96Y99         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.609    12.788    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X96Y99         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica/C
                         clock pessimism              0.229    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X96Y99         FDRE (Setup_fdre_C_D)       -0.034    12.829    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 1.460ns (15.950%)  route 7.694ns (84.050%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.703     2.997    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X59Y67         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/o_lin_demux_bram_sel_reg[1]/Q
                         net (fo=4, routed)           0.688     4.141    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/bram_sel[1]
    SLICE_X56Y66         LUT2 (Prop_lut2_I0_O)        0.150     4.291 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2/O
                         net (fo=142, routed)         0.957     5.248    Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_mem0a_dout[31]_INST_0_i_2_n_0
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.326     5.574 r  Mayo_sign_with_zynq_i/LInear_Combination/mayo_lin_comb_arbiter_0/o_BRAM2B_control_INST_0/O
                         net (fo=41, routed)          0.919     6.493    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_lin_control
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.617 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_din[31]_INST_0_i_1/O
                         net (fo=88, routed)          0.662     7.279    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_din[31]_INST_0_i_1_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.403 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/i_1_LOPT_REMAP_29/O
                         net (fo=1, routed)           0.791     8.194    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/i_1/O_n_29
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.318 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/i_0_LOPT_REMAP_29/O
                         net (fo=17, routed)          1.398     9.716    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.156     9.872 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=4, routed)           2.279    12.151    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    RAMB36_X5Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.669    12.848    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.674    12.135    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 4.772ns (48.220%)  route 5.124ns (51.780%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.786     3.080    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.456     3.536 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[22]_replica/Q
                         net (fo=3, routed)           0.701     4.237    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/p_1_in3_in[6]_repN
    SLICE_X100Y99        LUT3 (Prop_lut3_I0_O)        0.156     4.393 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0/O
                         net (fo=2, routed)           0.824     5.218    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30__0_n_0
    SLICE_X100Y100       LUT4 (Prop_lut4_I3_O)        0.355     5.573 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0/O
                         net (fo=1, routed)           0.000     5.573    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34__0_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     6.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25__0/O[0]
                         net (fo=5, routed)           0.617     6.922    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_30
    SLICE_X99Y101        LUT1 (Prop_lut1_I0_O)        0.295     7.217 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23__0/O
                         net (fo=1, routed)           0.000     7.217    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_13__0_0[0]
    SLICE_X99Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.857 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15__0/O[3]
                         net (fo=3, routed)           0.580     8.437    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_24
    SLICE_X97Y103        LUT2 (Prop_lut2_I1_O)        0.306     8.743 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19__0/O
                         net (fo=1, routed)           0.000     8.743    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_0[0]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.990 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0/O[0]
                         net (fo=1, routed)           0.488     9.478    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0_n_7
    SLICE_X97Y101        LUT2 (Prop_lut2_I1_O)        0.299     9.777 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0/O
                         net (fo=1, routed)           0.000     9.777    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.178 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    10.178    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.512 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0/O[1]
                         net (fo=6, routed)           0.493    11.005    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0_n_6
    SLICE_X96Y101        LUT6 (Prop_lut6_I5_O)        0.303    11.308 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_1/O
                         net (fo=7, routed)           1.014    12.322    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_1_n_0
    SLICE_X98Y101        LUT5 (Prop_lut5_I0_O)        0.124    12.446 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b1/O
                         net (fo=1, routed)           0.406    12.852    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b1_n_0
    SLICE_X99Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.976 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv[1]_i_1/O
                         net (fo=1, routed)           0.000    12.976    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/B[1]
    SLICE_X99Y103        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.782    12.961    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X99Y103        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[1]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X99Y103        FDRE (Setup_fdre_C_D)        0.031    12.967    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[1]
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 4.650ns (47.042%)  route 5.235ns (52.958%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.786     3.080    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.456     3.536 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/Q
                         net (fo=17, routed)          0.862     4.398    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg_n_0_[6]
    SLICE_X101Y101       LUT3 (Prop_lut3_I0_O)        0.149     4.547 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30/O
                         net (fo=2, routed)           0.645     5.193    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_30_n_0
    SLICE_X101Y102       LUT4 (Prop_lut4_I3_O)        0.332     5.525 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     5.525    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_34_n_0
    SLICE_X101Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.057 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.057    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.279 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25/O[0]
                         net (fo=5, routed)           0.644     6.923    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_23
    SLICE_X103Y103       LUT1 (Prop_lut1_I0_O)        0.299     7.222 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23/O
                         net (fo=1, routed)           0.000     7.222    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/S[0]
    SLICE_X103Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.862 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15/O[3]
                         net (fo=3, routed)           0.434     8.296    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_17
    SLICE_X102Y104       LUT2 (Prop_lut2_I1_O)        0.306     8.602 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19/O
                         net (fo=1, routed)           0.000     8.602    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10_0[0]
    SLICE_X102Y104       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.029 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14/O[1]
                         net (fo=1, routed)           0.722     9.751    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14_n_6
    SLICE_X98Y103        LUT2 (Prop_lut2_I1_O)        0.306    10.057 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_9/O
                         net (fo=1, routed)           0.000    10.057    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_9_n_0
    SLICE_X98Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.484 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6/O[1]
                         net (fo=7, routed)           0.515    11.000    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6_n_6
    SLICE_X96Y103        LUT6 (Prop_lut6_I0_O)        0.306    11.306 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_2__0/O
                         net (fo=7, routed)           1.001    12.307    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_2__0_n_0
    SLICE_X98Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.431 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b4__0/O
                         net (fo=1, routed)           0.410    12.841    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b4__0_n_0
    SLICE_X97Y100        LUT5 (Prop_lut5_I3_O)        0.124    12.965 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv[4]_i_2/O
                         net (fo=1, routed)           0.000    12.965    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/B[4]
    SLICE_X97Y100        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.783    12.962    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X97Y100        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[4]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X97Y100        FDRE (Setup_fdre_C_D)        0.029    12.966    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[4]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 4.475ns (46.996%)  route 5.047ns (53.004%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.845     3.139    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.593 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.845     7.439    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_2_3[0]
    SLICE_X73Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.563 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.563    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_5_n_0
    SLICE_X73Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     7.775 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.775    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_2_n_0
    SLICE_X73Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     7.869 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0/O
                         net (fo=4, routed)           1.392     9.261    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_dout[24]
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.316     9.577 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_sign_dout[24]_INST_0/O
                         net (fo=7, routed)           0.807    10.384    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_mem2b_dout[24]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.508 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][27]_i_7/O
                         net (fo=1, routed)           0.000    10.508    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][27]_i_7_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.021 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.021    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][27]_i_5_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.240 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][31]_i_8/O[0]
                         net (fo=1, routed)           0.598    11.837    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din]0[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.295    12.132 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_2/O
                         net (fo=1, routed)           0.405    12.538    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_2_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.662 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_1/O
                         net (fo=1, routed)           0.000    12.662    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_1_n_0
    SLICE_X47Y36         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.489    12.668    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X47Y36         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]/C
                         clock pessimism              0.129    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)        0.031    12.674    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 4.834ns (50.855%)  route 4.671ns (49.145%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       2.056     3.350    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X108Y101       FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518     3.868 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/Q
                         net (fo=27, routed)          0.743     4.611    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg_n_0_[4]
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     4.735 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_21/O
                         net (fo=5, routed)           0.461     5.196    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_21_n_0
    SLICE_X111Y100       LUT5 (Prop_lut5_I4_O)        0.124     5.320 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26/O
                         net (fo=2, routed)           0.331     5.651    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26_n_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     5.775 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30/O
                         net (fo=1, routed)           0.000     5.775    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.418 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]_i_18/O[3]
                         net (fo=1, routed)           0.447     6.866    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_143
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.307     7.173 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19/O
                         net (fo=1, routed)           0.000     7.173    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_13/CO[3]
                         net (fo=1, routed)           0.001     7.575    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.797 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_22/O[0]
                         net (fo=2, routed)           0.744     8.540    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_22_n_7
    SLICE_X106Y98        LUT4 (Prop_lut4_I2_O)        0.299     8.839 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_16/O
                         net (fo=1, routed)           0.000     8.839    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_16_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.419 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_12/O[2]
                         net (fo=1, routed)           0.559     9.978    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9_0[2]
    SLICE_X109Y98        LUT2 (Prop_lut2_I1_O)        0.302    10.280 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_12/O
                         net (fo=1, routed)           0.000    10.280    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_12_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.507 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9/O[1]
                         net (fo=5, routed)           0.764    11.271    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9_n_6
    SLICE_X110Y95        LUT6 (Prop_lut6_I5_O)        0.303    11.574 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_5/O
                         net (fo=1, routed)           0.161    11.735    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_5_n_0
    SLICE_X110Y95        LUT5 (Prop_lut5_I0_O)        0.124    11.859 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_3/O
                         net (fo=1, routed)           0.000    11.859    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_3_n_0
    SLICE_X110Y95        MUXF7 (Prop_muxf7_I0_O)      0.238    12.097 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]_i_2/O
                         net (fo=1, routed)           0.460    12.557    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]_i_2_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I0_O)        0.298    12.855 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_1/O
                         net (fo=1, routed)           0.000    12.855    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_1_n_0
    SLICE_X106Y94        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.683    12.862    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X106Y94        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]/C
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X106Y94        FDRE (Setup_fdre_C_D)        0.032    12.869    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  0.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/sample_reg[sreg][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.558     0.894    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/CLK_I
    SLICE_X35Y55         FDRE                                         r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/sample_reg[sreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/sample_reg[sreg][0]/Q
                         net (fo=17, routed)          0.068     1.103    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIA
    SLICE_X34Y55         RAMD64E                                      r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.825     1.191    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X34Y55         RAMD64E                                      r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y55         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.054    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.096%)  route 0.167ns (39.904%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.637     0.973    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y106        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6_reg[12]/Q
                         net (fo=1, routed)           0.167     1.281    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6[12]
    SLICE_X52Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.326 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.000     1.326    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[12]_i_3_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I1_O)      0.065     1.391 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.391    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[12]
    SLICE_X52Y106        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.906     1.272    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y106        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.105     1.338    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.182%)  route 0.217ns (53.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.639     0.975    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X45Y102        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/Q
                         net (fo=2, routed)           0.217     1.333    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[13]
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.045     1.378 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.378    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[13]
    SLICE_X51Y102        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.907     1.273    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y102        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.091     1.325    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.257ns (60.649%)  route 0.167ns (39.351%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.637     0.973    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3_reg[22]/Q
                         net (fo=1, routed)           0.167     1.281    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3[22]
    SLICE_X52Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.326 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.000     1.326    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[22]_i_2_n_0
    SLICE_X52Y103        MUXF7 (Prop_muxf7_I0_O)      0.071     1.397 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.397    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[22]
    SLICE_X52Y103        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.906     1.272    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y103        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.105     1.338    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.273ns (60.094%)  route 0.181ns (39.906%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.637     0.973    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4_reg[15]/Q
                         net (fo=1, routed)           0.181     1.318    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4[15]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.363 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.000     1.363    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[15]_i_3_n_0
    SLICE_X50Y109        MUXF7 (Prop_muxf7_I1_O)      0.064     1.427 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.427    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[15]
    SLICE_X50Y109        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.905     1.271    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y109        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.134     1.366    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.113%)  route 0.211ns (59.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.660     0.996    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y101        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.211     1.348    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X54Y99         SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.846     1.212    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y99         SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.286    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.347%)  route 0.253ns (57.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.550     0.886    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X44Y82         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[31]/Q
                         net (fo=6, routed)           0.253     1.280    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg_n_0_[31]
    SLICE_X50Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.325 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[31]_i_2/O
                         net (fo=1, routed)           0.000     1.325    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[31]_i_2_n_0
    SLICE_X50Y80         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.810     1.176    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X50Y80         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.120     1.261    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.631%)  route 0.310ns (65.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.557     0.893    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y98         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.310     1.366    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[30]
    SLICE_X42Y108        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.909     1.275    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X42Y108        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.059     1.299    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[20]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/write_desc_reg[199][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.901%)  route 0.237ns (59.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.545     0.881    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X50Y24         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[20]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     1.044 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[20]_rep__1/Q
                         net (fo=13, routed)          0.237     1.281    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH_n_281
    SLICE_X45Y24         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/write_desc_reg[199][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.813     1.179    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X45Y24         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/write_desc_reg[199][20]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.070     1.214    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/write_desc_reg[199][20]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/coef_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.721%)  route 0.254ns (64.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.607     0.943    Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/clk
    SLICE_X105Y59        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/coef_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.141     1.084 r  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/coef_ctr_reg[0]/Q
                         net (fo=59, routed)          0.254     1.337    Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/A0
    SLICE_X104Y59        RAMD32                                       r  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.878     1.244    Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/WCLK
    SLICE_X104Y59        RAMD32                                       r  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/DP/CLK
                         clock pessimism             -0.288     0.956    
    SLICE_X104Y59        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.266    Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_13_13/DP
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y22   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y22   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y23   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y23   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y27   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y27   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y59   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y59   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y59   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y59   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_23_23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y62  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_24_24/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y62  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y58   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y58   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y58   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y58   Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 0.704ns (9.420%)  route 6.769ns (90.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.483    10.491    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X105Y17        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.618    12.798    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X105Y17        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]/C
                         clock pessimism              0.230    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X105Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.468    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 0.704ns (9.420%)  route 6.769ns (90.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.483    10.491    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X105Y17        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.618    12.798    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X105Y17        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]/C
                         clock pessimism              0.230    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X105Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.468    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 0.704ns (9.420%)  route 6.769ns (90.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.483    10.491    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X105Y17        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.618    12.798    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X105Y17        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]/C
                         clock pessimism              0.230    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X105Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.468    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.232    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.560    12.740    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.232    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.560    12.740    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.232    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.560    12.740    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.232    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.560    12.740    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.704ns (9.765%)  route 6.505ns (90.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.220    10.227    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X85Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.560    12.740    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X85Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X85Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.704ns (9.743%)  route 6.522ns (90.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.236    10.244    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X104Y11        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.623    12.802    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X104Y11        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]/C
                         clock pessimism              0.230    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X104Y11        FDCE (Recov_fdce_C_CLR)     -0.319    12.559    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.704ns (9.743%)  route 6.522ns (90.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.724     3.018    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.454    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     4.884    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.008 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.236    10.244    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X104Y11        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       1.623    12.802    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X104Y11        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]/C
                         clock pessimism              0.230    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X104Y11        FDCE (Recov_fdce_C_CLR)     -0.319    12.559    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  2.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.563%)  route 0.443ns (70.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.209     1.546    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X73Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.850     1.216    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X73Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X73Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.563%)  route 0.443ns (70.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.209     1.546    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X73Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.850     1.216    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X73Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X73Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.359%)  route 0.448ns (70.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.213     1.550    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X72Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.850     1.216    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X72Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X72Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.227%)  route 0.497ns (72.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.263     1.600    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X76Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.852     1.218    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X76Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.227%)  route 0.497ns (72.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.263     1.600    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X76Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.852     1.218    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X76Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.227%)  route 0.497ns (72.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.263     1.600    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X76Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.852     1.218    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X76Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.179%)  route 0.498ns (72.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.264     1.601    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X75Y34         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.849     1.215    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X75Y34         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X75Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.179%)  route 0.498ns (72.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.264     1.601    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X75Y34         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.849     1.215    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X75Y34         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X75Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.179%)  route 0.498ns (72.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.264     1.601    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X75Y34         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.849     1.215    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X75Y34         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X75Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.860    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.139%)  route 0.585ns (75.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.581     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.292    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.337 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.350     1.687    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X72Y22         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25286, routed)       0.842     1.208    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X72Y22         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]/C
                         clock pessimism             -0.263     0.944    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.835    





