verilog xil_defaultlib --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/ec67/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/8c62/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/src" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/1ddd/hdl/verilog" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/fifo_design/ip/fifo_design_processing_system7_0_0/sim/fifo_design_processing_system7_0_0.v" \
"../../../bd/fifo_design/ipshared/f08f/hdl/fifo_axi_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/ec67/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/8c62/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/src" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/1ddd/hdl/verilog" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_circular_ptr.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_clkgate_optional.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_counter_up_down.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_dff_en.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_dlatch.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_fifo_1r1w_small.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_fifo_1r1w_small_hardened.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_fifo_1r1w_small_unhardened.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_fifo_tracker.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_flow_counter.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_mem_1r1w.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_mem_1r1w_sync.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_mem_1r1w_sync_synth.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_mem_1r1w_synth.v" \
"../../../bd/fifo_design/ipshared/f08f/src/bsg_two_fifo.v" \

verilog xil_defaultlib --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/ec67/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/8c62/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/src" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/1ddd/hdl/verilog" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/fifo_design/ipshared/f08f/hdl/fifo_axi_v1_0.v" \
"../../../bd/fifo_design/ip/fifo_design_fifo_axi_0_0/sim/fifo_design_fifo_axi_0_0.v" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/sim/bd_4d7f.v" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_4d7f_one_0.v" \

sv xil_defaultlib --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/ec67/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/8c62/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/src" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/1ddd/hdl/verilog" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_4d7f_s00mmu_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_4d7f_s00tr_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_4d7f_s00sic_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_4d7f_s00a2s_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_4d7f_sarn_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_4d7f_srn_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_4d7f_sawn_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_4d7f_swn_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_4d7f_sbn_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_4d7f_m00s2a_0.sv" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_4d7f_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/ec67/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/8c62/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/hdl" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/f08f/src" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/1ddd/hdl/verilog" --include "../../../../project_1_fifo_design.srcs/sources_1/bd/fifo_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/fifo_design/ip/fifo_design_smartconnect_0_0/sim/fifo_design_smartconnect_0_0.v" \
"../../../bd/fifo_design/sim/fifo_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
