// Seed: 2579467632
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    output wand id_8,
    output wire id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    output tri0 id_15,
    input uwire id_16,
    output supply1 id_17,
    input supply0 id_18,
    input wand id_19,
    input tri id_20,
    output tri0 id_21,
    input wire id_22,
    output wor id_23,
    input wor id_24,
    output tri1 id_25,
    input tri0 id_26,
    output supply1 id_27,
    input wand id_28,
    input tri1 id_29,
    output tri id_30
);
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1
);
  logic [7:0] id_3;
  assign id_3[!1'h0] = id_0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
