Analysis & Synthesis report for pruebaLVDS
Tue Dec 15 16:22:03 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Source assignments for LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated
 13. Parameter Settings for User Entity Instance: LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component
 14. Parameter Settings for User Entity Instance: PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i
 15. Port Connectivity Checks: "PLL_IP:PLL_IP_inst"
 16. Port Connectivity Checks: "LVDS_TX:LVDS_TX_inst"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 15 16:22:03 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; pruebaLVDS                                  ;
; Top-level Entity Name           ; pruebaLVDS                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 35                                          ;
; Total pins                      ; 15                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; pruebaLVDS         ; pruebaLVDS         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; pruebaLVDS.vhd                   ; yes             ; User VHDL File               ; D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd                                       ;         ;
; LVDS_TX.vhd                      ; yes             ; User Wizard-Generated File   ; D:/Users/jagumiel/Documents/VHDL/LVDS_TX.vhd                                          ;         ;
; PLL_IP.v                         ; yes             ; User Wizard-Generated File   ; D:/Users/jagumiel/Documents/VHDL/PLL_IP.v                                             ; PLL_IP  ;
; PLL_IP/PLL_IP_0002.v             ; yes             ; User Verilog HDL File        ; D:/Users/jagumiel/Documents/VHDL/PLL_IP/PLL_IP_0002.v                                 ; PLL_IP  ;
; altlvds_tx.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratix_lvds_transmitter.inc     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc   ;         ;
; stratixii_lvds_transmitter.inc   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc ;         ;
; stratixgx_lvds_transmitter.inc   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc ;         ;
; stratixgx_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixgx_pll.inc              ;         ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc          ;         ;
; altddio_out.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.inc                ;         ;
; db/lvds_tx_lvds_tx.v             ; yes             ; Auto-Generated Megafunction  ; D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v                                 ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 23          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 41          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 4           ;
;     -- 5 input functions                    ; 2           ;
;     -- 4 input functions                    ; 4           ;
;     -- <=3 input functions                  ; 31          ;
;                                             ;             ;
; Dedicated logic registers                   ; 35          ;
;                                             ;             ;
; I/O pins                                    ; 15          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 4           ;
;     -- PLLs                                 ; 4           ;
;                                             ;             ;
; SERDES transmitters                         ; 1           ;
; Maximum fan-out node                        ; Clk50~input ;
; Maximum fan-out                             ; 28          ;
; Total fan-out                               ; 241         ;
; Average fan-out                             ; 2.13        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |pruebaLVDS                                  ; 41 (37)             ; 35 (27)                   ; 0                 ; 0          ; 15   ; 0            ; |pruebaLVDS                                                                                                                    ; pruebaLVDS         ; work         ;
;    |LVDS_TX:LVDS_TX_inst|                    ; 4 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|LVDS_TX:LVDS_TX_inst                                                                                               ; LVDS_TX            ; work         ;
;       |altlvds_tx:ALTLVDS_TX_component|      ; 4 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component                                                               ; altlvds_tx         ; work         ;
;          |LVDS_TX_lvds_tx:auto_generated|    ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated                                ; LVDS_TX_lvds_tx    ; work         ;
;             |LVDS_TX_altclkctrl:coreclk_buf| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|LVDS_TX_altclkctrl:coreclk_buf ; LVDS_TX_altclkctrl ; work         ;
;    |PLL_IP:PLL_IP_inst|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|PLL_IP:PLL_IP_inst                                                                                                 ; PLL_IP             ; PLL_IP       ;
;       |PLL_IP_0002:pll_ip_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst                                                                         ; PLL_IP_0002        ; PLL_IP       ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |pruebaLVDS|PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i                                                 ; altera_pll         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; ALTLVDS_TX   ; 18.1    ; N/A          ; N/A          ; |pruebaLVDS|LVDS_TX:LVDS_TX_inst ; LVDS_TX.vhd     ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |pruebaLVDS|PLL_IP:PLL_IP_inst   ; PLL_IP.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[0] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[1] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[2] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[3] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[4] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[5] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[6] ; yes                                                              ; yes                                        ;
; LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|txreg[7] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 8                                                     ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; msg[0,2]                              ; Stuck at GND due to stuck port data_in ;
; msg[5,7]                              ; Stuck at VCC due to stuck port data_in ;
; msg[3,4,6]                            ; Merged with msg[1]                     ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated ;
+-----------------------+-------+------+---------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------+
; PLL_COMPENSATION_MODE ; LVDS  ; -    ; pll_fclk                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[0]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[1]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[2]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[3]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[4]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[5]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[6]                                                            ;
; PRESERVE_REGISTER     ; ON    ; -    ; txreg[7]                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+---------------------+-----------------------------------------------+
; Parameter Name              ; Value               ; Type                                          ;
+-----------------------------+---------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON                  ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS        ; OFF                 ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS         ; ON                  ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS      ; OFF                 ; IGNORE_CASCADE                                ;
; NUMBER_OF_CHANNELS          ; 1                   ; Signed Integer                                ;
; DESERIALIZATION_FACTOR      ; 8                   ; Signed Integer                                ;
; REGISTERED_INPUT            ; TX_CORECLK          ; Untyped                                       ;
; MULTI_CLOCK                 ; OFF                 ; Untyped                                       ;
; INCLOCK_PERIOD              ; 125000              ; Signed Integer                                ;
; OUTCLOCK_DIVIDE_BY          ; 8                   ; Signed Integer                                ;
; INCLOCK_BOOST               ; 0                   ; Signed Integer                                ;
; CENTER_ALIGN_MSB            ; UNUSED              ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY      ; Cyclone V           ; Untyped                                       ;
; DEVICE_FAMILY               ; Cyclone V           ; Untyped                                       ;
; OUTPUT_DATA_RATE            ; 64                  ; Signed Integer                                ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED        ; Untyped                                       ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED        ; Untyped                                       ;
; INCLOCK_PHASE_SHIFT         ; 0                   ; Signed Integer                                ;
; OUTCLOCK_PHASE_SHIFT        ; 0                   ; Signed Integer                                ;
; COMMON_RX_TX_PLL            ; OFF                 ; Untyped                                       ;
; OUTCLOCK_RESOURCE           ; Dual-Regional clock ; Untyped                                       ;
; USE_EXTERNAL_PLL            ; OFF                 ; Untyped                                       ;
; PREEMPHASIS_SETTING         ; 0                   ; Signed Integer                                ;
; VOD_SETTING                 ; 0                   ; Signed Integer                                ;
; DIFFERENTIAL_DRIVE          ; 0                   ; Signed Integer                                ;
; CORECLOCK_DIVIDE_BY         ; 1                   ; Signed Integer                                ;
; ENABLE_CLK_LATENCY          ; OFF                 ; Untyped                                       ;
; OUTCLOCK_DUTY_CYCLE         ; 50                  ; Signed Integer                                ;
; PLL_BANDWIDTH_TYPE          ; AUTO                ; Untyped                                       ;
; IMPLEMENT_IN_LES            ; OFF                 ; Untyped                                       ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; OFF                 ; Untyped                                       ;
; CBXI_PARAMETER              ; LVDS_TX_lvds_tx     ; Untyped                                       ;
+-----------------------------+---------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; lvds                   ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 8.000000 MHz           ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "PLL_IP:PLL_IP_inst" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; rst  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "LVDS_TX:LVDS_TX_inst" ;
+------------+-------+----------+------------------+
; Port       ; Type  ; Severity ; Details          ;
+------------+-------+----------+------------------+
; pll_areset ; Input ; Info     ; Stuck at GND     ;
+------------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------+----------------------------+
; Type                   ; Count                      ;
+------------------------+----------------------------+
; arriav_clkena          ; 1                          ;
; arriav_ff              ; 35                         ;
;     SCLR               ; 26                         ;
;     plain              ; 9                          ;
; arriav_ir_fifo_userdes ; 2                          ;
; arriav_lcell_comb      ; 43                         ;
;     arith              ; 26                         ;
;         1 data inputs  ; 26                         ;
;     normal             ; 17                         ;
;         0 data inputs  ; 4                          ;
;         1 data inputs  ; 3                          ;
;         4 data inputs  ; 4                          ;
;         5 data inputs  ; 2                          ;
;         6 data inputs  ; 4                          ;
; boundary_port          ; 15                         ;
; generic_pll            ; 4                          ;
;                        ;                            ;
; Max LUT depth          ; 3.50                       ;
; Average LUT depth      ; 2.21                       ;
+------------------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 15 16:21:47 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaLVDS -c pruebaLVDS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pruebalvds.vhd
    Info (12022): Found design unit 1: pruebaLVDS-a File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 20
    Info (12023): Found entity 1: pruebaLVDS File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lvds_tx.vhd
    Info (12022): Found design unit 1: lvds_tx-SYN File: D:/Users/jagumiel/Documents/VHDL/LVDS_TX.vhd Line: 54
    Info (12023): Found entity 1: LVDS_TX File: D:/Users/jagumiel/Documents/VHDL/LVDS_TX.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pll_ip.v
    Info (12023): Found entity 1: PLL_IP File: D:/Users/jagumiel/Documents/VHDL/PLL_IP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_ip/pll_ip_0002.v
    Info (12023): Found entity 1: PLL_IP_0002 File: D:/Users/jagumiel/Documents/VHDL/PLL_IP/PLL_IP_0002.v Line: 2
Info (12127): Elaborating entity "pruebaLVDS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pruebaLVDS.vhd(43): object "go" assigned a value but never read File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 43
Info (12128): Elaborating entity "LVDS_TX" for hierarchy "LVDS_TX:LVDS_TX_inst" File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 72
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component" File: D:/Users/jagumiel/Documents/VHDL/LVDS_TX.vhd Line: 110
Info (12130): Elaborated megafunction instantiation "LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component" File: D:/Users/jagumiel/Documents/VHDL/LVDS_TX.vhd Line: 110
Info (12133): Instantiated megafunction "LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: D:/Users/jagumiel/Documents/VHDL/LVDS_TX.vhd Line: 110
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "1"
    Info (12134): Parameter "data_rate" = "64.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "8"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "125000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=LVDS_TX"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "8"
    Info (12134): Parameter "outclock_duty_cycle" = "50"
    Info (12134): Parameter "outclock_multiply_by" = "1"
    Info (12134): Parameter "outclock_phase_shift" = "0"
    Info (12134): Parameter "outclock_resource" = "Dual-Regional clock"
    Info (12134): Parameter "output_data_rate" = "64"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "8.000000 MHz"
    Info (12134): Parameter "registered_input" = "TX_CORECLK"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 2 design units, including 2 entities, in source file db/lvds_tx_lvds_tx.v
    Info (12023): Found entity 1: LVDS_TX_altclkctrl File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 33
    Info (12023): Found entity 2: LVDS_TX_lvds_tx File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 72
Info (12128): Elaborating entity "LVDS_TX_lvds_tx" for hierarchy "LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12128): Elaborating entity "LVDS_TX_altclkctrl" for hierarchy "LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|LVDS_TX_altclkctrl:coreclk_buf" File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at lvds_tx_lvds_tx.v(48): object "clkselect" assigned a value but never read File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 48
Info (12128): Elaborating entity "PLL_IP" for hierarchy "PLL_IP:PLL_IP_inst" File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 81
Info (12128): Elaborating entity "PLL_IP_0002" for hierarchy "PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst" File: D:/Users/jagumiel/Documents/VHDL/PLL_IP.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i" File: D:/Users/jagumiel/Documents/VHDL/PLL_IP/PLL_IP_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i" File: D:/Users/jagumiel/Documents/VHDL/PLL_IP/PLL_IP_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Users/jagumiel/Documents/VHDL/PLL_IP/PLL_IP_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "lvds"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "8.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 13
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 13
    Warning (13410): Pin "LED[5]" is stuck at VCC File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 13
    Warning (13410): Pin "LED[7]" is stuck at VCC File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|pll_ena. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 213
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|pll_fclk. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 227
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL_IP:PLL_IP_inst|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance LVDS_TX:LVDS_TX_inst|altlvds_tx:ALTLVDS_TX_component|LVDS_TX_lvds_tx:auto_generated|pll_sclk. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Users/jagumiel/Documents/VHDL/db/lvds_tx_lvds_tx.v Line: 240
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Users/jagumiel/Documents/VHDL/pruebaLVDS.vhd Line: 12
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 45 logic cells
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 767 megabytes
    Info: Processing ended: Tue Dec 15 16:22:03 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


