// Seed: 1452738220
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    output wand id_8,
    output wand id_9,
    output logic id_10,
    input tri0 id_11,
    input wire id_12,
    input logic id_13
);
  assign id_10 = 1;
  initial id_10 <= id_13;
  assign id_7 = {1, 1, 1, id_1, id_11, id_6, {1{id_6}}, ~^id_6, id_0};
  wire id_15;
  module_0 modCall_1 ();
  wire id_16;
  wire id_17;
  assign id_3 = 1;
endmodule
