// Seed: 3315795146
module module_0 (
    output wand id_0,
    output tri  id_1,
    input  wire id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output wire id_5,
    input  tri  id_6,
    output tri  id_7,
    input  wire id_8
);
  uwire id_10 = 1;
  assign id_5 = !id_8;
  wire id_11;
  wire id_12, id_13;
  assign id_0 = id_4;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wire id_3
);
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  module_0(
      id_2, id_2, id_3, id_0, id_3, id_2, id_1, id_2, id_3
  );
endmodule
