{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536061085397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536061085398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  4 13:38:05 2018 " "Processing started: Tue Sep  4 13:38:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536061085398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536061085398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder8 -c Adder8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder8 -c Adder8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536061085398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536061085566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gooy_inside " "Found design unit 1: full_adder-gooy_inside" {  } { { "../Full_adder/full_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536061085992 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../Full_adder/full_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536061085992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536061085992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b4_ripple_adder-gooy_inside " "Found design unit 1: b4_ripple_adder-gooy_inside" {  } { { "../Ripple_adder/b4_ripple_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536061085993 ""} { "Info" "ISGN_ENTITY_NAME" "1 b4_ripple_adder " "Found entity 1: b4_ripple_adder" {  } { { "../Ripple_adder/b4_ripple_adder.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536061085993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536061085993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Adder8-gooy_inside " "Found design unit 1: tb_Adder8-gooy_inside" {  } { { "tb_Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/tb_Adder8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536061085994 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Adder8 " "Found entity 1: tb_Adder8" {  } { { "tb_Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/tb_Adder8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536061085994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536061085994 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"(\", or \"'\", or \".\" Adder8.vhd(55) " "VHDL syntax error at Adder8.vhd(55) near text \"end\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Adder8.vhd" "" { Text "/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/Adder8.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1536061085995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Adder8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536061085995 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536061086074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep  4 13:38:06 2018 " "Processing ended: Tue Sep  4 13:38:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536061086074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536061086074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536061086074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536061086074 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536061086203 ""}
