// Seed: 708533594
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output tri1  id_4
);
  logic [7:0] id_6, id_7;
  id_8(
      .id_0(""),
      .id_1(1'h0),
      .id_2(1'h0),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_2),
      .id_6(id_4),
      .id_7(id_7[1'b0] * id_3),
      .id_8(1'b0),
      .id_9(1),
      .id_10(1 & id_1),
      .id_11(1 + 1),
      .id_12()
  );
  tri0 id_9 = 1 + 1'b0;
endmodule
module module_1 (
    input logic id_0,
    input wand id_1,
    output supply0 id_2
);
  always @(*) begin
    assign id_2 = id_0;
  end
  module_0(
      id_2, id_1, id_1, id_1, id_2
  );
endmodule
