#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  9 06:34:58 2025
# Process ID: 23928
# Current directory: C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/top.vds
# Journal file: C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1\vivado.jou
# Running On: SidFW, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33618 MB
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidra/Documents/GitHub/Poker/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11524
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'text_on' is not allowed [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv:40]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'font_address' is not allowed [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv:41]
INFO: [Synth 8-11241] undeclared symbol 'min_bet_or_raise', assumed default net type 'wire' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:90]
INFO: [Synth 8-11241] undeclared symbol 'call_size', assumed default net type 'wire' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:91]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.762 ; gain = 408.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_screen' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Top_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/font_rom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Start_Screen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Start_Screen.sv:2]
INFO: [Synth 8-6157] synthesizing module 'game_screen' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Game_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'card_text_display' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/card_text_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'card_text_display' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/card_text_display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'button_display' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/button_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'button_display' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/button_display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'money_display' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'money_display' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/money_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'game_screen' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Game_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wait_screen' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Wait_Screen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'wait_screen' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Wait_Screen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top_screen' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/Top_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_fsm' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/game_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'poker_hand_fsm' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:6]
INFO: [Synth 8-6157] synthesizing module 'player' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/player.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'player' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/player.sv:3]
INFO: [Synth 8-6157] synthesizing module 'card_deck' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/deck.sv:6]
INFO: [Synth 8-6157] synthesizing module 'pseudo_rand_lfsr' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/LFSR.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'pseudo_rand_lfsr' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/LFSR.sv:2]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/deck.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'card_deck' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/deck.sv:6]
INFO: [Synth 8-6157] synthesizing module 'hand_comparator' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hand_eval_5card' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'hand_eval_5card' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv:173]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'hand_comparator' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/hand_comparator.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:329]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:337]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:426]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:448]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:548]
INFO: [Synth 8-6155] done synthesizing module 'poker_hand_fsm' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/poker_hand_fsm.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/game_fsm.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'game_fsm' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/game_logic/src/game_fsm.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'min_bet_or_raise' does not match port width (11) of module 'game_fsm' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:119]
WARNING: [Synth 8-689] width (1) of port connection 'call_size' does not match port width (11) of module 'game_fsm' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:120]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/.Xil/Vivado-23928-SidFW/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/.Xil/Vivado-23928-SidFW/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/graphics/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:150]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:150]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/.Xil/Vivado-23928-SidFW/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/.Xil/Vivado-23928-SidFW/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sync_flop' [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/sync.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'sync_flop' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/sync.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/sources_1/imports/Poker/design_sources/top_module.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.023 ; gain = 558.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.023 ; gain = 558.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.023 ; gain = 558.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1337.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:82]
Finished Parsing XDC File [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1441.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1441.656 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1441.656 ; gain = 662.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1441.656 ; gain = 662.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1441.656 ; gain = 662.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'card_deck'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hand_comparator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'poker_hand_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              unshuffled |                               00 |                               00
               shuffling |                               01 |                               01
                shuffled |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'card_deck'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    EVAL |                             0010 |                               01
                    DONE |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hand_comparator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               shuffling |                              001 |                              001
                 dealing |                              010 |                              010
                pre_flop |                              011 |                              011
                    flop |                              100 |                              100
                    turn |                              101 |                              101
                   river |                              110 |                              110
                showdown |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'poker_hand_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1441.656 ; gain = 662.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 27    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 41    
	   3 Input   11 Bit       Adders := 13    
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 21    
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 25    
	   2 Input    2 Bit       Adders := 9     
	  11 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 71    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 73    
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   3 Input   16 Bit        Muxes := 52    
	   2 Input   16 Bit        Muxes := 232   
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	  18 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 122   
	  15 Input   11 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 2     
	   7 Input   11 Bit        Muxes := 2     
	   6 Input   11 Bit        Muxes := 6     
	   9 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 3     
	   8 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 9     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 141   
	   6 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 134   
	   4 Input    3 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 101   
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 370   
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 55    
	   4 Input    1 Bit        Muxes := 19    
	  14 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 29    
	   6 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module hand_comparator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1643.828 ; gain = 864.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------+---------------+----------------+
|Module Name | RTL Object              | Depth x Width | Implemented As | 
+------------+-------------------------+---------------+----------------+
|font_rom    | ROM                     | 2048x8        | LUT            | 
|top         | graphics_inst/fonts/ROM | 2048x8        | LUT            | 
+------------+-------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|money_display | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1643.828 ; gain = 864.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1643.828 ; gain = 864.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1643.828 ; gain = 864.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|money_display | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |hdmi_tx |     1|
|3     |CARRY4  |   368|
|4     |DSP48E1 |     6|
|5     |LUT1    |    53|
|6     |LUT2    |   858|
|7     |LUT3    |   867|
|8     |LUT4    |   784|
|9     |LUT5    |   580|
|10    |LUT6    |  2060|
|11    |MUXF7   |   205|
|12    |MUXF8   |    68|
|13    |FDCE    |    92|
|14    |FDPE    |     6|
|15    |FDRE    |   512|
|16    |FDSE    |   144|
|17    |IBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.816 ; gain = 877.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:02:08 . Memory (MB): peak = 1656.816 ; gain = 773.266
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.816 ; gain = 877.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1673.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 647 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1677.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 27840ae7
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 1677.359 ; gain = 1273.891
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidra/Documents/GitHub/Poker/poker_final/poker_final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 06:37:18 2025...
