--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29497 paths analyzed, 1316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.692ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X86Y38.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.282ns (4.025 - 4.307)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y24.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X114Y32.A1     net (fanout=1)        0.705   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X114Y32.A      Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X114Y32.C1     net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X114Y32.CMUX   Tilo                  0.135   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X86Y38.CX      net (fanout=1)        0.833   debug_data<11>
    SLICE_X86Y38.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (1.025ns logic, 1.901ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      2.518ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (4.025 - 4.305)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y41.BQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    SLICE_X114Y32.C4     net (fanout=1)        1.177   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
    SLICE_X114Y32.CMUX   Tilo                  0.138   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X86Y38.CX      net (fanout=1)        0.833   debug_data<11>
    SLICE_X86Y38.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (0.508ns logic, 2.010ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.991 - 1.103)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y42.B2      net (fanout=8)        0.727   vga_v_count<3>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X116Y24.C5     net (fanout=126)      1.639   debug_addr<4>
    SLICE_X116Y24.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMC_D1
    SLICE_X114Y32.A1     net (fanout=1)        0.705   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>
    SLICE_X114Y32.A      Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data31
    SLICE_X114Y32.C1     net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<11>
    SLICE_X114Y32.CMUX   Tilo                  0.135   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data31
    SLICE_X86Y38.CX      net (fanout=1)        0.833   debug_data<11>
    SLICE_X86Y38.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (0.677ns logic, 4.725ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA_D1 (SLICE_X82Y40.AX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.282ns (4.025 - 4.307)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y25.A      Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X116Y36.B2     net (fanout=1)        0.708   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X116Y36.B      Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data121
    SLICE_X116Y36.D5     net (fanout=1)        0.257   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<1>
    SLICE_X116Y36.DMUX   Tilo                  0.137   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X82Y40.AX      net (fanout=1)        0.902   debug_data<1>
    SLICE_X82Y40.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.016ns logic, 1.867ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      2.276ns (Levels of Logic = 1)
  Clock Path Skew:      -0.282ns (4.025 - 4.307)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y24.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    SLICE_X116Y36.D2     net (fanout=1)        0.837   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
    SLICE_X116Y36.DMUX   Tilo                  0.138   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X82Y40.AX      net (fanout=1)        0.902   debug_data<1>
    SLICE_X82Y40.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.537ns logic, 1.739ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.991 - 1.103)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y42.B2      net (fanout=8)        0.727   vga_v_count<3>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X116Y25.A5     net (fanout=126)      1.639   debug_addr<4>
    SLICE_X116Y25.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X116Y36.B2     net (fanout=1)        0.708   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X116Y36.B      Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data121
    SLICE_X116Y36.D5     net (fanout=1)        0.257   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<1>
    SLICE_X116Y36.DMUX   Tilo                  0.137   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X82Y40.AX      net (fanout=1)        0.902   debug_data<1>
    SLICE_X82Y40.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (0.672ns logic, 4.691ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X82Y41.AI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (4.025 - 4.373)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y41.AMUX   Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA
    SLICE_X118Y39.B1     net (fanout=1)        0.695   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<24>
    SLICE_X118Y39.B      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data171
    SLICE_X118Y39.C5     net (fanout=1)        0.256   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<24>
    SLICE_X118Y39.C      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data171
    SLICE_X82Y41.AI      net (fanout=1)        0.870   debug_data<24>
    SLICE_X82Y41.CLK     Tds                   0.096   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.986ns logic, 1.821ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.347ns (4.025 - 4.372)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y38.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    SLICE_X118Y39.C2     net (fanout=1)        0.694   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
    SLICE_X118Y39.C      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data171
    SLICE_X82Y41.AI      net (fanout=1)        0.870   debug_data<24>
    SLICE_X82Y41.CLK     Tds                   0.096   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.362ns logic, 1.564ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.278ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.991 - 1.103)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y42.B2      net (fanout=8)        0.727   vga_v_count<3>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X126Y41.A5     net (fanout=126)      1.643   debug_addr<4>
    SLICE_X126Y41.AMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMA
    SLICE_X118Y39.B1     net (fanout=1)        0.695   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<24>
    SLICE_X118Y39.B      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data171
    SLICE_X118Y39.C5     net (fanout=1)        0.256   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<24>
    SLICE_X118Y39.C      Tilo                  0.043   debug_data<24>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data171
    SLICE_X82Y41.AI      net (fanout=1)        0.870   debug_data<24>
    SLICE_X82Y41.CLK     Tds                   0.096   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (0.629ns logic, 4.649ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y19.ADDRARDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_4 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.353 - 0.291)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_4 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y46.DQ            Tcko                  0.100   VGA_DEBUG/ascii_code<4>
                                                             VGA_DEBUG/ascii_code_4
    RAMB18_X2Y19.ADDRARDADDR11 net (fanout=1)        0.200   VGA_DEBUG/ascii_code<4>
    RAMB18_X2Y19.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.117ns (-0.083ns logic, 0.200ns route)
                                                             (-70.9% logic, 170.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y19.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_3 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.353 - 0.291)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_3 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y46.BQ            Tcko                  0.100   VGA_DEBUG/ascii_code<4>
                                                             VGA_DEBUG/ascii_code_3
    RAMB18_X2Y19.ADDRARDADDR10 net (fanout=1)        0.203   VGA_DEBUG/ascii_code<3>
    RAMB18_X2Y19.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.120ns (-0.083ns logic, 0.203ns route)
                                                             (-69.2% logic, 169.2% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y19.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_5 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.353 - 0.291)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_5 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y45.BQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_5
    RAMB18_X2Y19.ADDRARDADDR12 net (fanout=1)        0.242   VGA_DEBUG/ascii_code<5>
    RAMB18_X2Y19.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.159ns (-0.083ns logic, 0.242ns route)
                                                             (-52.2% logic, 152.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y19.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X82Y40.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X82Y40.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105673055 paths analyzed, 4369 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.530ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (SLICE_X81Y41.B1), 794 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.217ns (Levels of Logic = 6)
  Clock Path Skew:      -0.274ns (4.025 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y42.B2      net (fanout=8)        0.727   vga_v_count<3>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X132Y24.C1     net (fanout=126)      2.304   debug_addr<4>
    SLICE_X132Y24.C      Tilo                  0.043   MIPS/mem_addr<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X127Y24.B1     net (fanout=1)        0.584   MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X127Y24.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X127Y24.C5     net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X127Y24.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X81Y41.B1      net (fanout=1)        1.451   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X81Y41.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      6.217ns (0.448ns logic, 5.769ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 6)
  Clock Path Skew:      -0.274ns (4.025 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X61Y42.B1      net (fanout=9)        0.567   vga_v_count<2>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X132Y24.C1     net (fanout=126)      2.304   debug_addr<4>
    SLICE_X132Y24.C      Tilo                  0.043   MIPS/mem_addr<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X127Y24.B1     net (fanout=1)        0.584   MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X127Y24.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X127Y24.C5     net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X127Y24.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X81Y41.B1      net (fanout=1)        1.451   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X81Y41.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (0.448ns logic, 5.609ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.274ns (4.025 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.AQ      Tcko                  0.223   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X61Y42.B3      net (fanout=9)        0.505   vga_v_count<4>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X132Y24.C1     net (fanout=126)      2.304   debug_addr<4>
    SLICE_X132Y24.C      Tilo                  0.043   MIPS/mem_addr<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X127Y24.B1     net (fanout=1)        0.584   MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X127Y24.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2416
    SLICE_X127Y24.C5     net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/mux2415
    SLICE_X127Y24.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2418
    SLICE_X81Y41.B1      net (fanout=1)        1.451   MIPS/MIPS_CORE/DATAPATH/mux2417
    SLICE_X81Y41.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      5.995ns (0.448ns logic, 5.547ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (SLICE_X81Y41.B6), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (4.025 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.BQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X81Y41.C1      net (fanout=10)       0.958   vga_v_count<1>
    SLICE_X81Y41.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X124Y23.B4     net (fanout=179)      1.916   debug_addr<2>
    SLICE_X124Y23.B      Tilo                  0.043   MIPS/MIPS_CORE/inst_data_ctrl<12>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2412
    SLICE_X120Y26.A2     net (fanout=1)        0.632   MIPS/MIPS_CORE/DATAPATH/mux2411
    SLICE_X120Y26.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X81Y41.B6      net (fanout=1)        1.187   MIPS/MIPS_CORE/DATAPATH/mux2413
    SLICE_X81Y41.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (0.458ns logic, 4.693ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (4.025 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.AQ      Tcko                  0.223   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X81Y41.C2      net (fanout=9)        0.800   vga_v_count<4>
    SLICE_X81Y41.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X124Y23.B4     net (fanout=179)      1.916   debug_addr<2>
    SLICE_X124Y23.B      Tilo                  0.043   MIPS/MIPS_CORE/inst_data_ctrl<12>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2412
    SLICE_X120Y26.A2     net (fanout=1)        0.632   MIPS/MIPS_CORE/DATAPATH/mux2411
    SLICE_X120Y26.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X81Y41.B6      net (fanout=1)        1.187   MIPS/MIPS_CORE/DATAPATH/mux2413
    SLICE_X81Y41.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (0.458ns logic, 4.535ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (4.025 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X81Y41.C3      net (fanout=8)        0.707   vga_v_count<3>
    SLICE_X81Y41.CMUX    Tilo                  0.141   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X124Y23.B4     net (fanout=179)      1.916   debug_addr<2>
    SLICE_X124Y23.B      Tilo                  0.043   MIPS/MIPS_CORE/inst_data_ctrl<12>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2412
    SLICE_X120Y26.A2     net (fanout=1)        0.632   MIPS/MIPS_CORE/DATAPATH/mux2411
    SLICE_X120Y26.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2414
    SLICE_X81Y41.B6      net (fanout=1)        1.187   MIPS/MIPS_CORE/DATAPATH/mux2413
    SLICE_X81Y41.CLK     Tas                   0.010   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2419
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_11
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.460ns logic, 4.442ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (SLICE_X127Y22.D1), 724 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.219ns (4.080 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X61Y42.B2      net (fanout=8)        0.727   vga_v_count<3>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X135Y25.C5     net (fanout=126)      2.006   debug_addr<4>
    SLICE_X135Y25.C      Tilo                  0.043   MIPS/mem_addr<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X127Y22.A3     net (fanout=1)        0.646   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X127Y22.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X127Y22.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X127Y22.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
    SLICE_X127Y22.D1     net (fanout=1)        0.360   MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X127Y22.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (0.543ns logic, 4.552ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 6)
  Clock Path Skew:      -0.219ns (4.080 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y44.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X61Y42.B1      net (fanout=9)        0.567   vga_v_count<2>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X135Y25.C5     net (fanout=126)      2.006   debug_addr<4>
    SLICE_X135Y25.C      Tilo                  0.043   MIPS/mem_addr<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X127Y22.A3     net (fanout=1)        0.646   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X127Y22.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X127Y22.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X127Y22.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
    SLICE_X127Y22.D1     net (fanout=1)        0.360   MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X127Y22.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.543ns logic, 4.392ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 6)
  Clock Path Skew:      -0.219ns (4.080 - 4.299)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.AQ      Tcko                  0.223   vga_v_count<7>
                                                       VGA/v_count_4
    SLICE_X61Y42.B3      net (fanout=9)        0.505   vga_v_count<4>
    SLICE_X61Y42.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X73Y41.C6      net (fanout=32)       0.458   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X73Y41.C       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X135Y25.C5     net (fanout=126)      2.006   debug_addr<4>
    SLICE_X135Y25.C      Tilo                  0.043   MIPS/mem_addr<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X127Y22.A3     net (fanout=1)        0.646   MIPS/MIPS_CORE/DATAPATH/mux2944
    SLICE_X127Y22.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2946
    SLICE_X127Y22.C1     net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/mux2945
    SLICE_X127Y22.CMUX   Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2948
    SLICE_X127Y22.D1     net (fanout=1)        0.360   MIPS/MIPS_CORE/DATAPATH/mux2947
    SLICE_X127Y22.CLK    Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<7>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2949
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_7
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.543ns logic, 4.330ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19 (SLICE_X123Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_exe_19 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.359 - 0.330)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_exe_19 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y34.DQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_19
    SLICE_X123Y34.DX     net (fanout=2)        0.112   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
    SLICE_X123Y34.CLK    Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.057ns logic, 0.112ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_23 (SLICE_X127Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_23 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_23 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y36.DQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<23>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_23
    SLICE_X127Y37.DX     net (fanout=2)        0.104   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<23>
    SLICE_X127Y37.CLK    Tckdi       (-Th)     0.049   MIPS/MIPS_CORE/DATAPATH/mem_din_wb<25>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_23
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.051ns logic, 0.104ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11 (SLICE_X131Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_11 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_11 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y25.DQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_11
    SLICE_X131Y26.DX     net (fanout=2)        0.102   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<11>
    SLICE_X131Y26.CLK    Tckdi       (-Th)     0.049   MIPS/MIPS_CORE/DATAPATH/mem_din_wb<13>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.051ns logic, 0.102ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X5Y11.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X5Y11.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X116Y24.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.712ns|            0|            0|            0|    105702552|
| TS_CLK_GEN_clkout2            |     40.000ns|     13.692ns|          N/A|            0|            0|        29497|            0|
| TS_CLK_GEN_clkout3            |    100.000ns|     33.530ns|          N/A|            0|            0|    105673055|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    9.242|    6.990|    3.145|         |
CLK_200M_P     |    9.242|    6.990|    3.145|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    9.242|    6.990|    3.145|         |
CLK_200M_P     |    9.242|    6.990|    3.145|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 105702552 paths, 0 nets, and 8768 connections

Design statistics:
   Minimum period:  33.530ns{1}   (Maximum frequency:  29.824MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 05 19:15:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 990 MB



