// Seed: 3688798363
module module_0 (
    input wire id_0,
    output wor id_1,
    output tri id_2,
    input tri0 id_3
    , id_14,
    input wire id_4,
    input uwire id_5,
    output tri id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri1 id_12
);
  parameter id_15 = 1;
  assign module_1.id_11 = 0;
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input wand id_7,
    input tri1 id_8,
    output logic id_9,
    output wire id_10,
    input tri id_11,
    input tri id_12,
    input supply0 id_13
);
  always @(posedge 1 or posedge 1) id_9 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7,
      id_5,
      id_8,
      id_6,
      id_4,
      id_4,
      id_5,
      id_12,
      id_0,
      id_4
  );
endmodule
