// Seed: 1667490835
module module_0 (
    output uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2
);
  assign id_0 = 1;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_6  = 0;
  assign module_1.type_0 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8
);
  assign id_2 = module_1;
  or primCall (id_4, id_0, id_5, id_7, id_6, id_3);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
endmodule
module module_2 (
    input  wand  id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output wire  id_5,
    output tri1  id_6
);
  assign id_6 = 1;
endmodule
