0.7
2020.2
May  7 2023
15:24:31
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/images_mem/sim/images_mem.v,1698849438,verilog,,,,images_mem,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights1/sim/weights1.v,1698849435,verilog,,C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/images_mem/sim/images_mem.v,,weights1,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights2/sim/weights2.v,1698849429,verilog,,C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights1/sim/weights1.v,,weights2,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.sim/sim_1/behav/xsim/glbl.v,1683273758,verilog,,,,glbl,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.srcs/sim_1/new/testbench.vhd,1698766762,vhdl,,,,testbench,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd,1698920503,vhdl,,,,mem_acesses,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd,1698852370,vhdl,,,,circuit,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/ControlUnit.vhd,1698943716,vhdl,,,,controlunit,,,,,,,,
C:/Users/guivi/Documents/PSD/projeto3_limpo_arquive.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Datapath.vhd,1698953287,vhdl,,,,datapath,,,,,,,,
