<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T15:51:32.867-0600"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:47.023-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.981-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.941-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.897-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.853-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.815-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.776-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.735-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.690-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.646-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'feature_buffer_192x6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.582-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.543-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.504-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.466-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.425-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.383-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.345-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.305-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.266-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.226-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.187-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.146-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.108-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.068-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:46.029-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.990-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.952-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.910-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.867-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.827-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.788-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.750-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.708-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.669-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.631-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.593-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.553-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.515-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.476-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.436-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.398-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.359-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.298-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.257-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.210-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.169-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.130-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.091-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.053-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:45.014-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'feature_buffer_96x10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.975-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.938-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.900-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.862-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.820-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.778-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.740-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.697-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.659-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.621-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.584-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.546-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.508-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.470-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.432-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.394-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.356-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.317-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.279-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.194-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.155-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.116-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.078-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:44.040-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.984-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.946-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.909-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.871-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.835-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.797-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.760-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.722-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.683-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.644-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.606-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.566-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.529-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.491-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.455-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.417-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.380-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.342-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.305-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.267-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.230-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.192-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.155-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.117-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.081-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.044-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:43.007-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.969-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.931-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.892-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.853-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.816-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.757-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.722-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.684-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.647-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.609-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.572-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.534-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.497-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.459-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.422-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.385-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.349-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.311-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.275-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.236-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.199-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.160-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.122-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.082-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'feature_buffer_48x18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.044-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:42.006-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_20' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.970-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.932-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_21' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.895-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.856-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.819-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.781-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.744-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.707-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.670-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_13' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.633-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.597-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_14' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.560-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.523-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_15' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.461-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.423-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_16' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.384-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.345-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_17' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.305-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.268-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_22' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.194-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_19' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.156-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_23' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.108-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.071-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:41.033-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.996-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.959-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.922-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.885-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.849-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.812-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.776-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.739-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.702-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.665-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.628-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.589-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.550-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.511-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.476-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.435-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.399-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.362-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.326-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.289-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.253-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.216-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.180-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.143-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.086-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.049-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:40.013-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.975-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.939-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.902-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.865-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.827-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.791-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.754-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.719-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.682-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.646-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.610-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.572-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.535-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.499-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.463-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.427-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.391-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.356-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.320-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.280-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.245-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.208-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.172-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.135-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.099-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.061-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:39.025-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.987-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.951-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.914-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.877-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.839-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.802-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.761-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.701-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.664-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.626-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:38.589-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_zec' is changed to 'ShuffleNetV2_mux_zec_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:37.055-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_yd2' is changed to 'ShuffleNetV2_mux_yd2_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:31.201-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremxdS' is changed to 'ShuffleNetV2_uremxdS_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:31.163-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:30.073-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_yd2' is changed to 'ShuffleNetV2_mux_yd2_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:29.329-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremxdS' is changed to 'ShuffleNetV2_uremxdS_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:29.292-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:16.509-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremwdI' is changed to 'ShuffleNetV2_uremwdI_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:16.212-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremvdy' is changed to 'ShuffleNetV2_uremvdy_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:16.175-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:14.926-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:08.813-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_udo' is changed to 'ShuffleNetV2_mux_udo_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:07.692-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremtde' is changed to 'ShuffleNetV2_uremtde_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:07.647-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_sc4' is changed to 'ShuffleNetV2_mux_sc4_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:06.465-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_udo' is changed to 'ShuffleNetV2_mux_udo_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:05.649-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremtde' is changed to 'ShuffleNetV2_uremtde_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:14:05.612-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_sc4' is changed to 'ShuffleNetV2_mux_sc4_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:53.092-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremrcU' is changed to 'ShuffleNetV2_uremrcU_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:52.645-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_sc4' is changed to 'ShuffleNetV2_mux_sc4_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:51.318-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_qcK' is changed to 'ShuffleNetV2_mux_qcK_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:39.339-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_qcK' is changed to 'ShuffleNetV2_mux_qcK_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:38.284-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_qcK' is changed to 'ShuffleNetV2_mux_qcK_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:37.513-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:36.476-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_qcK' is changed to 'ShuffleNetV2_mux_qcK_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:35.713-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_qcK' is changed to 'ShuffleNetV2_mux_qcK_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:29.059-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_qcK' is changed to 'ShuffleNetV2_mux_qcK_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:27.777-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:13:21.490-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (acceleartor_hls_final_solution/components.cpp:1444) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_6', acceleartor_hls_final_solution/components.cpp:1443) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:11:35.535-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (acceleartor_hls_final_solution/components.cpp:99) of constant 0 on array 'conv1_output_p_V_0' and 'load' operation ('conv1_output_p_V_0_l_2', acceleartor_hls_final_solution/components.cpp:98) on array 'conv1_output_p_V_0'." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:10:16.571-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:10:15.644-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:10:15.189-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_32_strid.1' to 'subconv_3x3_32_strid_1'." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:10:15.153-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_final_solution/components.cpp:1217:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:42.102-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_final_solution/components.cpp:1171:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.378-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_final_solution/components.cpp:801:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.332-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_final_solution/components.cpp:754:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.296-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_final_solution/components.cpp:342:25) into subconv_3x3_32_strid.1." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.260-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p.1' (acceleartor_hls_final_solution/components.cpp:342:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.224-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_final_solution/components.cpp:387:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.188-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_final_solution/components.cpp:754:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.152-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_final_solution/components.cpp:1171:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:09:29.116-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'vivado_hls.app'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:19.913-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:06.957-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:06.918-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:06.878-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:06.824-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:06.775-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:08:06.738-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find source file bias.bin; skipping it." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:07:58.660-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'bias.bin'" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:07:58.374-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.909-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.878-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.846-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.794-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.762-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.730-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.698-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.665-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.633-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.602-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.570-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.539-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.509-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.477-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.446-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.414-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.383-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.349-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.312-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.281-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.249-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.218-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.184-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.149-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.119-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.087-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.056-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:22.024-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.993-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.961-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.927-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.896-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.861-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.829-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'feature_buffer_192x6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.781-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.750-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.714-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.679-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.648-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.617-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.586-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.550-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.515-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.474-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.434-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.399-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.368-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.336-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.305-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.273-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.237-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.206-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.175-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.144-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.113-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.082-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.051-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:21.020-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.991-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.960-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.929-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.898-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.868-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.837-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.784-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.753-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.722-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.691-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.660-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.631-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.600-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.569-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.538-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.507-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.477-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.446-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.415-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.384-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.354-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.323-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.292-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.263-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.201-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.171-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.140-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.110-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.079-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.049-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:20.018-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.988-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.957-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.927-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.897-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.867-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.818-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.788-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.757-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.727-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.697-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.667-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.637-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.607-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.576-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.545-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.516-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.486-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.456-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.426-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.396-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'feature_buffer_96x10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.366-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.334-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.304-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.274-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.244-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.214-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.184-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.154-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.124-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.095-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.065-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.033-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:19.001-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.951-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.920-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.890-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.860-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.831-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.801-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.772-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.742-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.712-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.683-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.654-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.624-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.593-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.564-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.533-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.504-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.474-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.442-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.412-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.383-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.352-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.323-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.293-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.262-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.230-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.200-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.171-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.141-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.112-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.064-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.035-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:18.006-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.977-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.947-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.918-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.888-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.857-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.828-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.798-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.766-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.737-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.708-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.678-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.649-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.620-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.591-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.561-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.532-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.502-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.473-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.444-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.415-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.386-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.355-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.325-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.295-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.249-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.220-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.191-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.162-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.132-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.103-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.074-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'feature_buffer_48x18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.046-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:17.014-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.985-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.956-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.927-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.899-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.869-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.839-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.811-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.781-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.751-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.722-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.693-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.664-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.635-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.606-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.577-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.548-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.521-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.491-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.441-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.412-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.382-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.349-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.320-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.290-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.261-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.203-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.174-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.147-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.118-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.090-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.061-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.033-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:16.005-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.976-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.948-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.919-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.890-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.862-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.833-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.805-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.777-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.748-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.702-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.673-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.644-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.616-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.587-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.559-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.530-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.502-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.473-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.445-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.417-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.389-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.359-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.331-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.303-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.274-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.245-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.217-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.188-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.160-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.131-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.099-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.071-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.043-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:15.016-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.986-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.940-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.911-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.882-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.852-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.824-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.796-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.767-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.739-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.710-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.682-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.655-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.625-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.595-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.566-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.538-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.511-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.482-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.454-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.426-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.398-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.370-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.342-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.311-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.283-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.254-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.208-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.181-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.153-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.124-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.096-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.068-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.039-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:14.011-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_JfO' is changed to 'ShuffleNetV2_mux_JfO_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:34:11.827-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_IfE' is changed to 'ShuffleNetV2_mux_IfE_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:49.690-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremHfu' is changed to 'ShuffleNetV2_uremHfu_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:49.657-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:48.177-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_IfE' is changed to 'ShuffleNetV2_mux_IfE_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:47.134-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremHfu' is changed to 'ShuffleNetV2_uremHfu_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:47.105-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:21.077-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremGfk' is changed to 'ShuffleNetV2_uremGfk_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:20.528-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremFfa' is changed to 'ShuffleNetV2_uremFfa_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:20.499-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:33:18.667-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:54.336-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Ee0' is changed to 'ShuffleNetV2_mux_Ee0_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:52.409-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremDeQ' is changed to 'ShuffleNetV2_uremDeQ_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:52.380-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:50.961-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Ee0' is changed to 'ShuffleNetV2_mux_Ee0_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:49.877-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremDeQ' is changed to 'ShuffleNetV2_uremDeQ_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:49.848-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:35.048-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_uremBew' is changed to 'ShuffleNetV2_uremBew_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:34.619-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_CeG' is changed to 'ShuffleNetV2_mux_CeG_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:32.986-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:18.263-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:16.922-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:16.038-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:15.160-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:07.992-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:32:06.429-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_Aem' is changed to 'ShuffleNetV2_mux_Aem_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:31:58.987-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:1431) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_6', acceleartor_hls_padding/components.cpp:1430) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:29:26.000-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:99) of constant 0 on array 'conv1_output_p_V_0' and 'load' operation ('conv1_output_p_V_0_l_2', acceleartor_hls_padding/components.cpp:98) on array 'conv1_output_p_V_0'." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:27:02.398-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:27:01.379-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:27:00.771-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:1158:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:26:15.908-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:754:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.869-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:342:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.837-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:1204:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.810-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:1158:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.783-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:801:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.755-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:754:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.726-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:387:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:25:58.699-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:21.767-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:14.015-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:13.984-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:13.953-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:13.916-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:13.887-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:24:13.858-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_pcA' is changed to 'ShuffleNetV2_mux_pcA_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:14:23.292-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.327-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.310-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.294-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.278-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.261-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.245-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.230-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.213-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.196-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.180-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.165-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.149-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.132-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.116-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiYb' is changed to 'ShuffleNetV2_buffiYb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.100-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_95' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.084-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiXb' is changed to 'ShuffleNetV2_buffiXb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.064-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_47' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.049-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiWb' is changed to 'ShuffleNetV2_buffiWb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.032-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_94' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.017-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiVb' is changed to 'ShuffleNetV2_buffiVb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:42.000-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_46' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.985-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiUb' is changed to 'ShuffleNetV2_buffiUb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.969-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_93' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.954-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiTb' is changed to 'ShuffleNetV2_buffiTb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.937-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_45' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.922-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiSb' is changed to 'ShuffleNetV2_buffiSb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.906-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_92' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.890-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiRb' is changed to 'ShuffleNetV2_buffiRb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.875-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_44' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.859-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiQb' is changed to 'ShuffleNetV2_buffiQb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.844-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_91' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.828-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiPb' is changed to 'ShuffleNetV2_buffiPb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.807-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_43' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.788-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiOb' is changed to 'ShuffleNetV2_buffiOb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.764-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_90' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.740-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiNb' is changed to 'ShuffleNetV2_buffiNb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.725-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_42' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.708-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiMb' is changed to 'ShuffleNetV2_buffiMb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.692-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_89' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.675-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiLb' is changed to 'ShuffleNetV2_buffiLb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.653-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_41' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.634-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiKb' is changed to 'ShuffleNetV2_buffiKb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.618-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_88' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.602-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiJb' is changed to 'ShuffleNetV2_buffiJb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.586-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_40' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.571-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiIb' is changed to 'ShuffleNetV2_buffiIb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.551-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_87' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.530-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiHb' is changed to 'ShuffleNetV2_buffiHb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.514-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_39' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.500-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiGb' is changed to 'ShuffleNetV2_buffiGb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.483-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_86' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.466-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiFb' is changed to 'ShuffleNetV2_buffiFb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.450-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_38' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.434-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiEb' is changed to 'ShuffleNetV2_buffiEb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.418-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_85' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.401-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiDb' is changed to 'ShuffleNetV2_buffiDb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.383-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_37' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.367-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiCb' is changed to 'ShuffleNetV2_buffiCb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.352-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_84' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.336-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiBb' is changed to 'ShuffleNetV2_buffiBb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.318-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_36' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.303-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffiAb' is changed to 'ShuffleNetV2_buffiAb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.288-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_83' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.271-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_35' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.148-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_82' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.134-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_34' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.118-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_81' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.103-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_33' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.087-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_80' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.072-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_32' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.057-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_79' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.042-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.027-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_78' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:41.011-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.996-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_77' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.981-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.966-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_76' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.949-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.934-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_75' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.919-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.904-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_74' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.882-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.867-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_73' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.853-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.837-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_72' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.821-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.807-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_71' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.792-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.776-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_70' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.762-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.747-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_69' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.732-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.716-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_68' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.698-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.682-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_67' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.667-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.651-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_66' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.636-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.621-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_65' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.605-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhZb' is changed to 'ShuffleNetV2_buffhZb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.590-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.574-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhYb' is changed to 'ShuffleNetV2_buffhYb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.559-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_64' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.544-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhXb' is changed to 'ShuffleNetV2_buffhXb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.529-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.514-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhWb' is changed to 'ShuffleNetV2_buffhWb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.498-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_63' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.483-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhVb' is changed to 'ShuffleNetV2_buffhVb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.469-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.453-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhUb' is changed to 'ShuffleNetV2_buffhUb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.437-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_62' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.422-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhTb' is changed to 'ShuffleNetV2_buffhTb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.408-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.392-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhSb' is changed to 'ShuffleNetV2_buffhSb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.376-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_61' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.361-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhRb' is changed to 'ShuffleNetV2_buffhRb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.347-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.332-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_buffhQb' is changed to 'ShuffleNetV2_buffhQb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.316-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_60' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.300-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.286-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_59' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.271-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.257-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_58' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.242-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.228-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_57' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.213-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.199-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_56' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.184-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.169-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_55' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.155-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.141-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_54' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.126-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.111-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_53' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.096-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.073-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_52' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.049-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.031-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_51' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.016-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:40.003-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_50' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.989-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.974-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_49' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.960-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.946-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_48' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.931-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_96' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.916-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.824-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.810-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_95' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.796-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_94' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.781-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_93' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.767-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_92' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.753-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_91' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.739-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_90' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.724-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_89' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.709-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_88' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.695-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_87' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.680-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_86' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.666-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_85' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.652-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_84' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.638-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_83' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.624-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_82' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.610-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_81' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.596-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_80' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.582-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_79' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.568-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_78' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.554-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_77' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.540-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_76' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.526-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_75' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.512-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_74' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.498-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_73' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.484-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_72' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.470-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_71' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.450-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggZb' is changed to 'ShuffleNetV2_weiggZb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.434-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_70' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.420-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggYb' is changed to 'ShuffleNetV2_weiggYb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.406-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_69' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.392-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggXb' is changed to 'ShuffleNetV2_weiggXb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.377-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_68' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.363-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggWb' is changed to 'ShuffleNetV2_weiggWb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.349-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_67' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.335-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggVb' is changed to 'ShuffleNetV2_weiggVb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.320-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_66' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.307-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggUb' is changed to 'ShuffleNetV2_weiggUb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.293-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_65' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.279-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggTb' is changed to 'ShuffleNetV2_weiggTb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.266-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_64' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.252-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggSb' is changed to 'ShuffleNetV2_weiggSb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.238-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_63' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.225-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggRb' is changed to 'ShuffleNetV2_weiggRb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.211-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_62' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.197-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggQb' is changed to 'ShuffleNetV2_weiggQb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.184-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_61' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.170-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggPb' is changed to 'ShuffleNetV2_weiggPb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.156-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_60' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.142-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggOb' is changed to 'ShuffleNetV2_weiggOb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.127-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_59' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.114-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_weiggNb' is changed to 'ShuffleNetV2_weiggNb_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.100-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_58' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.086-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_57' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.071-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_56' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.055-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_55' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.041-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_54' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.027-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_53' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:39.013-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_52' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.999-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_51' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.984-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_50' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.970-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_49' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.957-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_48' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.943-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_47' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.929-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_46' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.914-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_45' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.901-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_44' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.887-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_43' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.873-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_42' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.859-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_41' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.845-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_40' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.831-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_39' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.816-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_38' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.802-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_37' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.787-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_36' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.773-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_35' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.759-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_34' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.746-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_33' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.731-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_32' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.717-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.704-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.690-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.675-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.661-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.647-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.634-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.619-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.512-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.496-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.483-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.470-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.456-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.437-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.423-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.410-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.396-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.382-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.369-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.355-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.342-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.328-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.315-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.302-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.289-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.276-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.262-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.248-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.235-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.222-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.209-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.195-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.182-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.168-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_53' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.156-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.144-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_54' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.130-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.117-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_55' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.104-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.090-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_56' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.077-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.063-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_57' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.050-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.037-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_58' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.024-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:38.010-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_59' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.997-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.984-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_60' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.971-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.958-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_62' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.944-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.931-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_63' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.919-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.906-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_64' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.893-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.879-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_65' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.866-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.854-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_66' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.841-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.828-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_67' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.814-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.801-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_68' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.789-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.776-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_69' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.764-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.750-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_70' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.737-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.724-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_71' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.706-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.685-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_73' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.673-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.660-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_74' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.646-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.632-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_75' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.617-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.604-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_76' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.592-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.579-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_77' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.565-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.551-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_78' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.539-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.526-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_79' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.513-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.500-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_80' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.487-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.474-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_81' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.456-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.442-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_82' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.429-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.417-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_84' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.404-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_32' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.392-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_85' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.379-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_33' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.366-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_86' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.353-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_34' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.341-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_87' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.328-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_35' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.314-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_88' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.301-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_36' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.289-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_89' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.276-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_37' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.263-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_90' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.161-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_38' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.148-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_91' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.135-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_40' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.122-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_92' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.109-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_41' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.096-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_93' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.084-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_42' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.072-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.059-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_43' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.046-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.033-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_44' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.021-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:37.009-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_45' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.996-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_39' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.984-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_46' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.971-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_50' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.958-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_47' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.945-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_61' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.932-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_48' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.919-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_72' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.905-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_49' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.892-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_83' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.880-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_51' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.868-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_94' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.855-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_52' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.843-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_95' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.831-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.819-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.807-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.794-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.782-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.769-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.757-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.745-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.733-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.719-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.707-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_47' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.695-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.683-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_46' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.670-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.659-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_45' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.647-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.635-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_44' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.623-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.611-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_43' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.599-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.587-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_42' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.575-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.563-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_41' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.551-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.539-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_40' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.527-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.515-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_39' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.503-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.491-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_38' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.477-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.460-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_37' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.448-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.436-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_36' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.424-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.412-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_35' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.401-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.389-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_34' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.378-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.366-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_33' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.354-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.342-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_32' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.330-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.319-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.307-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.295-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.284-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.272-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.261-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.249-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.237-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.225-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.213-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.202-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.190-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.179-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.168-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.156-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.145-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_48' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.134-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.122-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.110-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_47' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.097-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_46' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.085-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_45' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.074-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_44' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.062-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_43' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.050-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_42' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.038-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_41' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.026-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_40' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.015-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_39' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:36.003-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_38' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.992-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_37' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.981-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_36' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.969-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_35' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.958-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_34' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.946-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_33' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.935-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_32' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.922-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.826-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.814-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.802-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.791-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.779-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.766-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.754-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.743-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.731-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.719-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.708-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.695-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.684-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.672-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.660-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.648-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.635-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.623-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.612-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.601-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.590-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.578-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.566-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.550-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.539-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.528-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.517-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.505-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.493-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.482-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.471-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.459-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.447-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_31' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.436-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.425-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_32' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.414-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.403-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_33' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.392-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.380-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_34' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.369-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.358-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_36' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.347-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.336-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_37' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.325-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.313-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_38' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.301-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.290-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_39' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.279-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.268-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_40' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.257-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.246-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_41' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.235-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.224-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_42' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.213-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.202-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_43' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.191-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.181-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_44' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.170-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.160-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_45' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.148-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.137-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.127-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.116-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.105-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.094-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.083-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.072-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.061-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_25' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.051-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.040-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_26' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.029-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.017-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_27' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:35.006-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_24' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.995-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_28' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.985-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_35' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.974-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_29' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.963-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_46' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.952-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_30' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.941-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_47' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.931-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.920-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.909-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.898-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.886-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.876-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.865-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.854-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.843-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.832-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.821-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.809-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.799-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.789-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.778-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.767-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.756-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.746-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.735-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.724-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.709-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.691-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.679-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.668-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.655-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.644-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.632-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.621-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.610-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.599-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.587-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.576-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.564-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.554-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.543-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.532-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.521-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.510-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.499-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.488-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.477-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.466-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.455-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.357-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.347-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.336-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.325-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.315-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.305-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.295-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.284-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.273-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.263-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.253-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.243-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.222-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_20' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.210-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.200-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_21' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.190-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_9' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.179-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.169-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_10' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.159-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.149-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_12' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.137-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.127-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_13' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.117-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.107-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_14' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.098-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.088-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_15' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.078-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.067-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_16' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.057-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.047-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_17' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.038-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_11' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.028-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_18' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.018-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_22' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:34.008-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_19' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.997-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_23' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.987-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.977-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.967-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.957-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.947-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.937-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.927-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:33.376-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:31.756-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:30.295-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:28.777-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:28.765-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:27.444-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:26.717-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:25.382-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:18.202-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:16.425-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_g8j' is changed to 'ShuffleNetV2_mux_g8j_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:16.413-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_fYi' is changed to 'ShuffleNetV2_mux_fYi_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:07.716-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:06.654-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_fYi' is changed to 'ShuffleNetV2_mux_fYi_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:06.643-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_fYi' is changed to 'ShuffleNetV2_mux_fYi_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:05.732-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:05.040-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_fYi' is changed to 'ShuffleNetV2_mux_fYi_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:04.145-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_fYi' is changed to 'ShuffleNetV2_mux_fYi_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:12:00.219-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:58.933-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_fYi' is changed to 'ShuffleNetV2_mux_fYi_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:58.923-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:53.678-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:52.808-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:52.798-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:52.075-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:51.351-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:50.640-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:47.898-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mac_cud' is changed to 'ShuffleNetV2_mac_cud_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:46.916-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_eOg' is changed to 'ShuffleNetV2_mux_eOg_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:11:46.906-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp_s', acceleartor_hls_padding/components.cpp:1391) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_55', acceleartor_hls_padding/components.cpp:1391) (3.02 ns)&#xD;&#xA;&#x9;'store' operation (acceleartor_hls_padding/components.cpp:1391) of variable 'tmp_55', acceleartor_hls_padding/components.cpp:1391 on array 'conv_last_output_V_0' (3.25 ns)" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:09:55.745-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:09:55.736-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:1404) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_4', acceleartor_hls_padding/components.cpp:1403) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:09:55.715-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp_28', acceleartor_hls_padding/components.cpp:70) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_29', acceleartor_hls_padding/components.cpp:70) (3.02 ns)&#xD;&#xA;&#x9;'store' operation (acceleartor_hls_padding/components.cpp:70) of variable 'tmp_29', acceleartor_hls_padding/components.cpp:70 on array 'output_V' (3.25 ns)" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:08:57.518-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:08:57.508-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:83) of constant 0 on array 'output_V' and 'load' operation ('output_V_load', acceleartor_hls_padding/components.cpp:82) on array 'output_V'." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:08:57.492-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:08:57.385-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:08:56.442-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_32_strid.1' to 'subconv_3x3_32_strid_1'." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:08:56.432-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:1143:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:05:21.649-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:1143:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.130-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:1189:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.121-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:739:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.111-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:739:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.102-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:327:25) into subconv_3x3_32_strid.1." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.094-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:372:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.084-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:327:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.075-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:786:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:03:40.066-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'ShuffleConvs_1_DownsampleUnit__conv1r_output_p.V'  accessed through non-constant indices on dimension 2 (acceleartor_hls_padding/components.cpp:745:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:46.717-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'buffer1_1_48_8x8_p.V'  accessed through non-constant indices on dimension 2 (acceleartor_hls_padding/components.cpp:832:10), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:33.887-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'ShuffleConvs_2_DownsampleUnit__conv1r_output_p.V'  accessed through non-constant indices on dimension 2 (acceleartor_hls_padding/components.cpp:1149:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:33.878-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'buffer1_1_96_4x4_p.V'  accessed through non-constant indices on dimension 2 (acceleartor_hls_padding/components.cpp:1235:10), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:33.868-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'weights_48_48_1x1.V'  accessed through non-constant indices on dimension 1 (acceleartor_hls_padding/shufflenet.cpp:970:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:33.859-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'weights_96_96_1x1.V'  accessed through non-constant indices on dimension 1 (acceleartor_hls_padding/shufflenet.cpp:1250:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:33.849-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:27.150-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:19.639-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:19.629-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:19.620-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:19.610-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:19.601-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-20T23:59:19.590-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.351-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.340-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.326-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.315-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.304-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.294-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.283-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.272-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.262-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.251-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.241-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.231-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.221-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.211-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.199-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.189-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.178-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.167-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.157-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.147-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.136-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.126-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.116-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.106-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.095-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.083-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.021-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:33.010-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.998-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.989-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.979-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.968-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.956-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.945-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.934-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.923-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.910-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.898-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.887-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.876-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.864-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.854-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.843-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.833-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.822-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.811-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.798-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.788-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.778-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.768-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.758-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.747-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.736-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.724-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.714-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.705-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.695-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.685-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.675-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.663-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.652-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.642-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.633-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.623-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.613-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.602-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.591-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.581-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.571-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.561-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.552-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.542-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.531-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.520-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.504-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.489-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.480-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.470-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.461-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.451-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.441-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.430-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.413-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.402-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.392-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.383-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.374-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.365-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.356-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.343-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.276-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.266-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.256-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.246-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.235-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.226-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.217-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.204-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.191-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.180-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.169-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.159-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.150-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.140-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.131-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.122-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.112-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.101-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.092-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.083-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.073-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.062-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.048-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.036-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.026-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.016-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:32.004-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:31.992-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:31.981-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:31.971-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:31.456-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:29.812-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:29.495-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:29.080-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:28.882-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:28.288-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:26.821-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:26.350-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:24.896-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:24.585-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:24.163-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:23.898-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:23.321-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:21.905-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:21.410-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:19.998-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:19.714-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:19.293-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:19.076-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:18.874-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:17.405-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:16.943-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:16:15.435-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:1105) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_5', acceleartor_hls_padding/components.cpp:1104) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:15:14.776-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:67) of constant 0 on array 'conv1_output_p_V_0' and 'load' operation ('conv1_output_p_V_0_l_2', acceleartor_hls_padding/components.cpp:66) on array 'conv1_output_p_V_0'." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:50.435-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:50.062-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:49.577-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:615:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:36.166-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:336:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.305-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:894:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.291-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:894:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.277-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:615:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.253-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:358:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.237-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:636:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.218-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:915:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:14:30.203-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:52.192-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:52.169-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:52.149-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:52.130-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:52.108-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:52.077-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_sub1x1" date="2018-12-16T18:13:42.517-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.203-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.195-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.185-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.173-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.161-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.150-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.138-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.127-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.116-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.098-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.078-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.065-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.051-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.038-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.021-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:34.006-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.992-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.979-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.961-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.942-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.924-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.906-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.881-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.861-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.845-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.834-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.826-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.818-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.809-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.800-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.792-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.784-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.775-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.767-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.759-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.750-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.702-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.693-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.685-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.677-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.670-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.662-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.654-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.646-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.638-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.629-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.621-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.613-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.606-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.598-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.590-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.582-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.574-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.565-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.558-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.550-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.542-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.535-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.527-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.519-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.511-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.502-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.494-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.486-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.479-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.471-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.464-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.456-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.448-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.438-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.431-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.424-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.416-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.409-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.401-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.394-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.386-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.378-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.370-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.363-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.356-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.348-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.341-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.333-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.325-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.318-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.310-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.302-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.295-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.288-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.281-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.274-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.267-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.258-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.251-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.244-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.237-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.231-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.224-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.217-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.211-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.204-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.195-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.187-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.176-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.167-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.157-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.147-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.138-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.129-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.120-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.110-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:33.099-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:32.490-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:30.563-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:30.249-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:29.815-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:29.615-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:28.849-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:27.025-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:26.508-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:25.009-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:24.724-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:24.292-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:24.084-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:23.487-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:21.994-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:21.491-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:20.001-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:19.710-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:19.270-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:19.065-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:18.627-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:18.423-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:16.944-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:17:14.362-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:1104) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_5', acceleartor_hls_padding/components.cpp:1103) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:16:03.247-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:67) of constant 0 on array 'output_0_V' and 'load' operation ('output_0_V_load_2', acceleartor_hls_padding/components.cpp:66) on array 'output_0_V'." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:34.341-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:34.057-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:33.750-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_32_strid.1' to 'subconv_3x3_32_strid_1'." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:33.739-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:614:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:22.919-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:614:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:18.082-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:335:25) into subconv_3x3_32_strid.1." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:18.072-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:893:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:18.063-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:914:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:18.015-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:635:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:18.010-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:893:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:18.003-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:335:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:17.997-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:357:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:15:17.988-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:54.104-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:46.093-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:46.087-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:46.081-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:46.075-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:46.068-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="add_adding_engine" date="2018-12-16T05:14:46.062-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.895-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.881-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.874-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.868-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.862-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.856-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.849-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.841-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.835-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.814-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.799-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.793-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.787-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.781-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.774-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.768-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.762-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.756-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.750-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.744-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.739-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.733-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.716-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.698-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.682-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.669-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.656-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.648-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.626-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.616-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.609-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.602-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.597-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.591-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.585-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.579-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.573-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.566-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.560-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.555-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.540-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.527-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.517-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.509-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.499-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.488-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.478-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.469-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.459-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.449-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.437-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.429-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.416-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.407-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.398-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.389-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.380-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.371-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.359-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.347-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.335-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.330-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.324-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.319-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.314-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.309-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.304-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.299-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.294-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.289-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.284-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.278-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.273-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.267-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.260-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.255-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.249-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.243-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.238-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.227-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.221-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.216-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.210-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.205-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.198-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.192-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.187-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.178-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.170-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.162-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.153-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.145-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.137-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.128-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.120-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.113-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.105-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.097-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.089-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.081-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.073-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.066-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.061-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.056-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.052-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.047-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.043-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.038-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.034-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.030-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.025-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.021-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.017-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.011-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.006-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:30.001-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:29.997-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:29.992-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:29.988-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:29.487-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:27.850-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:27.565-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:27.050-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:26.835-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:26.245-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:24.372-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:23.909-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:22.488-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:22.211-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:21.809-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:21.573-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:20.934-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:19.410-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:18.917-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:17.431-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:17.157-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:16.739-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:16.492-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:16.177-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:14.518-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:14.001-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:05:12.489-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:986) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_5', acceleartor_hls_padding/components.cpp:985) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:04:03.709-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:67) of constant 0 on array 'conv1_output_p_V_0' and 'load' operation ('conv1_output_p_V_0_l_2', acceleartor_hls_padding/components.cpp:66) on array 'conv1_output_p_V_0'." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:03:11.904-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:03:11.383-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:03:10.611-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:496:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:54.819-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:217:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.542-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:775:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.533-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:496:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.524-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:239:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.516-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:796:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.507-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:775:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.498-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:517:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:49.489-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:23.412-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:09.472-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:09.465-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:09.455-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:09.448-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:09.439-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimization_new" date="2018-12-16T05:02:09.430-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.711-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.708-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.696-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.685-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.674-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.662-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.652-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.640-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.629-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.611-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.593-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.574-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.561-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.548-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.531-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.522-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.514-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.505-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.497-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.488-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.480-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.472-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.455-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.440-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.426-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.415-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.404-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.392-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.380-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.368-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.357-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.346-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.331-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.325-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.318-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.312-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.306-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.300-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.294-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.289-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.276-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.262-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.257-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.253-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.248-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.244-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.240-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.236-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.232-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.227-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.214-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.203-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.192-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.181-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.172-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.161-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.150-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.140-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.123-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.109-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.097-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.092-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.086-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.081-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.075-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.069-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.059-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.053-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.038-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.034-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.030-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.026-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.022-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.019-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.015-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:06.010-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.998-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.987-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.978-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.972-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.966-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.958-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.953-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.948-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.943-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.939-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.932-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.926-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.921-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.914-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.908-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.902-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.899-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.896-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.893-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.890-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.888-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.885-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.883-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.880-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.877-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.875-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.872-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.870-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.867-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.864-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.860-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.855-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.852-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.848-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.843-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.839-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.834-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.830-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.825-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.820-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.816-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.810-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.805-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.802-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:05.318-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:03.762-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:03.404-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:02.910-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:02.712-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:02.134-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:00.617-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:36:00.156-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:58.642-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:58.350-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:57.914-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:57.729-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:57.093-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:55.736-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:55.260-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:53.825-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:53.568-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:53.170-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:52.965-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:52.735-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:51.299-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:50.797-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:35:49.348-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:986) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_5', acceleartor_hls_padding/components.cpp:985) on array 'conv_last_output_V_0'." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:46.477-0600" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation (acceleartor_hls_padding/components.cpp:67) of constant 0 on array 'conv1_output_p_V_0' and 'load' operation ('conv1_output_p_V_0_l_2', acceleartor_hls_padding/components.cpp:66) on array 'conv1_output_p_V_0'." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:23.033-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:22.739-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:22.421-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:217:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:12.333-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:496:25) into subconv_3x3_16_strid.1." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.654-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:775:25) into subconv_3x3_8_stride.1." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.651-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:775:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.648-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:239:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.645-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:496:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.642-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:796:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.635-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:517:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:34:07.631-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:46.234-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:38.123-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:38.120-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:38.117-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:38.115-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:38.107-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="optimize_conv1" date="2018-12-16T04:33:38.104-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.467-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_output_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.451-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.436-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.422-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.415-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.409-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.402-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.387-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.382-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.370-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.356-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.348-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.338-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.326-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.320-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.311-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.302-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.293-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.284-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.274-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.265-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.255-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.242-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.233-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.219-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.205-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.200-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.189-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.184-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.179-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.173-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.168-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.162-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.157-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.151-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.146-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.140-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.134-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.129-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.124-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.119-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.114-0600" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:55.107-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:284:25) into subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:03.151-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:516:25) into subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:00.644-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:495:25) into subconv_3x3_8_stride." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:00.639-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:95:25) into subconv_3x3_16_no_re." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:00.634-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:305:25) into subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:00.627-0600" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:73:25) into subconv_3x3_32_strid." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:40:00.621-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:47.790-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:41.147-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:41.143-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:41.138-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:41.134-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:41.129-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." projectName="acceleartor_hls_padding" solutionName="naive" date="2018-12-15T03:39:41.121-0600" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:02 ; elapsed = 00:05:26 . Memory (MB): peak = 4030.867 ; gain = 3751.461&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+--------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name                                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|ShuffleNetV2_weigbDo_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdHJ_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_weigdvH_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufdjF_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdJJ_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_featb3s_ram:                                     | ram_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbFp_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbEo_ram:                                     | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | &#xD;&#xA;|ShuffleNetV2_shufdWL_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_featdVL_ram:                                     | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | &#xD;&#xA;|ShuffleNetV2_buffdIJ_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_featdhF_ram:                                     | ram_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | &#xD;&#xA;|ShuffleNetV2_buffcSB_ram:                                     | ram_reg    | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | &#xD;&#xA;|ShuffleNetV2_weigcRA_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_buffer:                  | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_buffer__parameterized0:  | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_Shufb5t_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_imagDeQ_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffcTB_ram:                                     | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_buffer__parameterized0:   | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_convEe0_ram:                                     | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convBew_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufRg6_ram:                                     | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convdXL_ram:                                     | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_DATA_BIAS_m_axi_buffer__parameterized0:          | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_convBew_ram:                                     | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;+--------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+---------------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+&#xD;&#xA;|Module Name          | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | &#xD;&#xA;+---------------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+&#xD;&#xA;|ShuffleNetV2__GB0    | bias_24_V_U/ShuffleNetV2_convAem_ram_U/ram_reg              | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB0    | bias_96_V_U/ShuffleNetV2_biasdiF_ram_U/ram_reg              | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8    | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_23_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_22_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_21_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_20_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_19_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_18_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_17_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_16_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_15_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_14_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_13_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_12_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_11_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_10_U/ShuffleNetV2_convAem_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_9_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_8_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_7_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_6_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_5_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_4_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_3_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_2_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_1_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB4    | weights_24_24_1x1_V_s_U/ShuffleNetV2_convAem_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB5    | bias_48_V_U/ShuffleNetV2_biasb4t_ram_U/ram_reg              | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_23_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_22_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_21_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_20_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_19_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_18_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_17_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_16_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_15_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_14_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_13_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_12_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_11_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_10_U/ShuffleNetV2_weigctx_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_9_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_8_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_7_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_6_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_5_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_4_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_3_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_2_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_1_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|ShuffleNetV2__GB8    | weights_48_48_1x1_V_s_U/ShuffleNetV2_weigctx_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1D x 8  RAM64X1D x 8    | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_0_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_1_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_2_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_3_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_4_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_5_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_6_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_7_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_8_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_9_V_U/conv1_p_weight_tecud_ram_U/ram_reg        | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg       | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|grp_conv1_p_fu_13008 | weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg       | User Attribute | 64 x 8               | RAM16X1D x 16  RAM32X1D x 8   | &#xD;&#xA;|ShuffleNetV2__GB11   | conv1_bias_V_U/ShuffleNetV2_convAem_ram_U/ram_reg           | User Attribute | 32 x 8               | RAM16X1S x 16                 | &#xD;&#xA;|ShuffleNetV2__GB12   | fc_bias_V_U/ShuffleNetV2_fc_bCeG_ram_U/ram_reg              | User Attribute | 16 x 8               | RAM16X1S x 8                  | &#xD;&#xA;+---------------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d9N_DSP48_1 | A*B          | 13     | 11     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_d8N_DSP48_0 | A*B          | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_bkb_MulnS_0 | (C or 0)+A*B | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;|      |RTL Partition      |Replication |Instances |&#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;|1     |ShuffleNetV2__GB0  |           1|     21514|&#xD;&#xA;|2     |ShuffleNetV2__GB1  |           1|      7981|&#xD;&#xA;|3     |ShuffleNetV2__GB2  |           1|     12381|&#xD;&#xA;|4     |ShuffleNetV2__GB3  |           1|      6855|&#xD;&#xA;|5     |ShuffleNetV2__GB4  |           1|     11993|&#xD;&#xA;|6     |ShuffleNetV2__GB5  |           1|     18531|&#xD;&#xA;|7     |ShuffleNetV2__GB6  |           1|     11784|&#xD;&#xA;|8     |ShuffleNetV2__GB7  |           1|      4894|&#xD;&#xA;|9     |ShuffleNetV2__GB8  |           1|     15715|&#xD;&#xA;|10    |ShuffleNetV2__GB9  |           1|      4276|&#xD;&#xA;|11    |ShuffleNetV2__GB10 |           1|     14225|&#xD;&#xA;|12    |ShuffleNetV2__GB11 |           1|     15927|&#xD;&#xA;|13    |ShuffleNetV2__GB12 |           1|     12526|&#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:15 ; elapsed = 00:05:39 . Memory (MB): peak = 4030.867 ; gain = 3751.461&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:05:47 ; elapsed = 00:06:11 . Memory (MB): peak = 4030.867 ; gain = 3751.461&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;|      |RTL Partition      |Replication |Instances |&#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;|1     |ShuffleNetV2__GB1  |           1|      7536|&#xD;&#xA;|2     |ShuffleNetV2__GB2  |           1|     12381|&#xD;&#xA;|3     |ShuffleNetV2__GB3  |           1|      6520|&#xD;&#xA;|4     |ShuffleNetV2__GB4  |           1|     11234|&#xD;&#xA;|5     |ShuffleNetV2__GB6  |           1|     11697|&#xD;&#xA;|6     |ShuffleNetV2__GB7  |           1|      4681|&#xD;&#xA;|7     |ShuffleNetV2__GB8  |           1|     15461|&#xD;&#xA;|8     |ShuffleNetV2__GB10 |           1|     14223|&#xD;&#xA;|9     |ShuffleNetV2__GB11 |           1|     15924|&#xD;&#xA;|10    |ShuffleNetV2__GB12 |           1|     12414|&#xD;&#xA;|11    |ShuffleNetV2_GT0   |           1|     39365|&#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:52.934-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_WUSER[0] driven by constant 0&#xD;&#xA;warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.816-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_WID[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.759-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port grp_fc_fu_14163_m_axi_output_V_WLAST driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.714-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_WSTRB[0] driven by constant 1" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.669-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWUSER[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.614-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWREGION[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.568-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWREGION[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.524-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWREGION[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.479-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWREGION[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.422-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_DATA_INPUT_OUTPUT_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.377-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_DATA_INPUT_OUTPUT_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.325-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_DATA_INPUT_OUTPUT_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.280-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_DATA_INPUT_OUTPUT_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.231-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWPROT[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.171-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWPROT[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.123-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWPROT[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.078-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWCACHE[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:02.033-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWCACHE[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.988-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWCACHE[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.943-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWCACHE[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.897-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLOCK[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.850-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLOCK[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.803-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWBURST[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.752-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWBURST[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.701-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWSIZE[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.646-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWSIZE[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.601-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWSIZE[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.556-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.511-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[1] driven by constant 1" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.466-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.422-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[3] driven by constant 1" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.377-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[4] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.333-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[5] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.288-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[6] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.243-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[7] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.198-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[8] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.144-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[9] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.098-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[10] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.051-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[11] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:01.001-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[12] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.956-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[13] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.901-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[14] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.846-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[15] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.802-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[16] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.753-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[17] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.707-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[18] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.662-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[19] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.617-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[20] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.559-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[21] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.512-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[22] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.467-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[23] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.421-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[24] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.376-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[25] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.323-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[26] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.279-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[27] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.234-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[28] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.189-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[29] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.145-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[30] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.100-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWLEN[31] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.053-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2__GB12 has port m_axi_output_V_AWID[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:24:00.006-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.952-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.907-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.861-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.816-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.769-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.724-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.679-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.635-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.590-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.540-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.496-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.452-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.402-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.358-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.314-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.269-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.213-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.170-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.123-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.078-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:59.034-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.990-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.901-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.856-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.813-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.769-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.702-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.657-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.613-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.562-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.518-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.472-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.420-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.375-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.331-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.287-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.243-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.199-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.140-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.095-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.051-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[0]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:58.007-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[1]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.962-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.915-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.851-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.807-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.748-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.703-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.659-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.613-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.565-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.521-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.473-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.416-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[10]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.372-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[11]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.328-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.285-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.241-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.198-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.154-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.110-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.067-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:57.023-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.979-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.936-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.892-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.845-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.800-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.751-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.688-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[7]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.643-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.599-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.557-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.511-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.467-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.423-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.380-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.336-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.286-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. " projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.240-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. &#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1885/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1894/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1903/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1912/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1921/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1930/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1939/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1948/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1957/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1966/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1975/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1984/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1993/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2002/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2011/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2020/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2029/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2038/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2047/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2056/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2065/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2074/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2083/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg, operation Mode is: (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2092/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U756/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U755/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U753/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U752/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U750/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U749/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U748/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U747/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U744/ShuffleNetV2_mul_d8N_DSP48_0_U/in00." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.176-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/done_reg) is unused and will be removed from module ShuffleNetV2_uremd6N__6.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 is absorbed into DSP ShuffleNetV2_mul_d9N_U770/ShuffleNetV2_mul_d9N_DSP48_1_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00 is absorbed into DSP ShuffleNetV2_mul_d9N_U763/ShuffleNetV2_mul_d9N_DSP48_1_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U761/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U760/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U754/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00 is absorbed into DSP ShuffleNetV2_mul_d8N_U746/ShuffleNetV2_mul_d8N_DSP48_0_U/in00.&#xD;&#xA;warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.129-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/ShuffleNetV2_uremd6N_div_u_0/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd6N__6." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.067-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/ShuffleNetV2_uremd6N_div_u_0/divisor0_reg[5]) is unused and will be removed from module ShuffleNetV2_uremd6N__6." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:56.013-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd6N__6." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.969-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/divisor0_reg[5]) is unused and will be removed from module ShuffleNetV2_uremd6N__6." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.924-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/done_reg) is unused and will be removed from module ShuffleNetV2_uremd6N__5." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.878-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/ShuffleNetV2_uremd6N_div_u_0/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd6N__5." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.832-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/ShuffleNetV2_uremd6N_div_u_0/divisor0_reg[5]) is unused and will be removed from module ShuffleNetV2_uremd6N__5." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.788-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd6N__5." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.742-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/divisor0_reg[5]) is unused and will be removed from module ShuffleNetV2_uremd6N__5." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.697-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/done_reg) is unused and will be removed from module ShuffleNetV2_uremd6N__4." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.650-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/ShuffleNetV2_uremd6N_div_u_0/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd6N__4." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.605-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/ShuffleNetV2_uremd6N_div_u_0/divisor0_reg[5]) is unused and will be removed from module ShuffleNetV2_uremd6N__4." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.561-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd6N__4." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.517-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd6N_div_U/divisor0_reg[5]) is unused and will be removed from module ShuffleNetV2_uremd6N__4." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.472-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd7N_div_U/done_reg) is unused and will be removed from module ShuffleNetV2_uremd7N__7." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.421-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd7N_div_U/ShuffleNetV2_uremd7N_div_u_0/divisor0_reg[3]) is unused and will be removed from module ShuffleNetV2_uremd7N__7." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.360-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd7N_div_U/ShuffleNetV2_uremd7N_div_u_0/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd7N__7." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.315-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd7N_div_U/divisor0_reg[3]) is unused and will be removed from module ShuffleNetV2_uremd7N__7." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.268-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremd7N_div_U/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremd7N__7." projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.213-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:23:55.162-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:51.200-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:51.155-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:51.111-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:51.064-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:51.006-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.895-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.850-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.797-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.737-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.680-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.615-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.547-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.499-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.443-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.400-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.357-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.313-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.267-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.208-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.165-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.120-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:22:50.076-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_9_reg_16031_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4770]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.835-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_8_reg_17712_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4967]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.785-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_8_reg_15984_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4769]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.740-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_7_reg_17665_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4966]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.679-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_7_reg_15937_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4768]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.623-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_6_reg_17618_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4965]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.575-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_6_reg_15890_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4767]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.529-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_5_reg_17571_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4964]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.475-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_5_reg_15843_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4766]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.423-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_4_reg_17524_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4963]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.371-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_4_reg_15796_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4765]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.322-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_3_reg_17477_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4962]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.277-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_3_reg_15749_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4764]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.220-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_2_reg_17430_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4961]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.169-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_2_reg_15702_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4763]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.109-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_64_1_reg_17383_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4957]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:55.061-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_59_1_reg_15655_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4759]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:54.994-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_8_reg_17336_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4993]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:54.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_15608_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:4796]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:54.884-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RUSER[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:19.260-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RID[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:19.218-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RLAST" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:19.169-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_WREADY" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:19.125-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_AWREADY" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:19.078-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mul_bkb has unconnected port reset" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:19.035-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[5]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.993-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[6]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.950-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[7]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.906-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[8]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.861-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[9]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.817-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[10]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.773-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[11]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.731-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[12]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.689-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[13]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.646-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[14]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.604-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[15]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.562-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[16]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.518-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[17]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.476-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[18]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.348-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[19]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.306-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[20]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.263-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[21]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.220-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[22]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.178-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[23]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.125-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[24]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.079-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[25]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:18.034-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[26]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.992-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[27]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.948-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[28]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.907-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[29]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.863-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[30]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.821-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_sc4 has unconnected port din25[31]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.773-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[4]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.731-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[5]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.690-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[6]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.648-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[7]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.606-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[8]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.562-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[9]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.519-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[10]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.467-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[11]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.422-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[12]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.379-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[13]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.317-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[14]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.270-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[15]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.227-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[16]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.184-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[17]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.141-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[18]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.098-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[19]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.055-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[20]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:17.012-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[21]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.969-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[22]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.927-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[23]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.884-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[24]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.835-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[25]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.793-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[26]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.751-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[27]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.709-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[28]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.666-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[29]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.623-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[30]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.580-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_pcA has unconnected port din13[31]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.539-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_udo has unconnected port din25[5]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.496-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_udo has unconnected port din25[6]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.453-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_udo has unconnected port din25[7]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.411-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_yd2 has unconnected port din13[4]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.368-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_yd2 has unconnected port din13[5]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.326-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_yd2 has unconnected port din13[6]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.284-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_yd2 has unconnected port din13[7]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.229-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_yd2 has unconnected port din13[8]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.188-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BUSER[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.146-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BID[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.103-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BRESP[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.061-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BRESP[1]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:16.019-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RRESP[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.977-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RRESP[1]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.935-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RUSER[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.893-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RID[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.847-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RLAST" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.806-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.756-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[1]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.714-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[2]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.668-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[3]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.613-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[4]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.563-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[5]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.521-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[6]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.479-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[7]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.433-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RVALID" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.392-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_ARREADY" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.349-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BUSER[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.307-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BID[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.265-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BRESP[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.223-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BRESP[1]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.181-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BVALID" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.136-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RRESP[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.093-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RRESP[1]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.053-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RUSER[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:15.010-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RID[0]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.966-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RLAST" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.918-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_WREADY" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.875-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_AWREADY" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.833-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3179]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.779-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3181]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.738-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3183]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.697-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3185]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.656-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3187]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.613-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3189]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.570-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter9_tmp_229_reg_10491_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8p_p.v:3191]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.527-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:4997]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.478-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:4999]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.426-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:5001]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.385-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:5003]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.342-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:5005]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.302-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:5007]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.259-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter9_tmp_310_reg_19588_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_4_p.v:5009]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.217-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_284_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:5097]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.175-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_284_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:5099]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.130-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_284_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:5101]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.086-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_284_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:5103]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.045-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_284_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:5105]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:14.000-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_284_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_8_p.v:5107]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.958-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_MUL_DP_fu_1894_ap_ce_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:3963]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.917-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:7055]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.875-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:7047]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.823-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_9_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6997]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.780-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_9_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6989]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.734-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_8_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6939]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.687-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_8_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6931]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.641-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_7_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6881]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.595-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_7_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6873]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.555-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_6_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6823]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.514-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_6_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6815]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.472-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_5_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6765]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.431-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_5_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6757]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.376-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_4_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6707]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.329-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_4_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6699]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.287-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_3_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6649]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.246-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_3_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6641]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.204-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_2_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6591]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.163-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_2_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6583]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.121-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_23_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6533]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.079-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_23_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6525]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:13.038-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_22_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6475]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.997-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_22_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6467]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.954-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_21_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6417]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.913-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_21_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6409]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.871-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_20_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6359]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.829-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_20_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6351]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.789-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_1_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6301]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.746-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_1_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6293]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.703-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_19_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6243]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.662-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_19_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6235]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.620-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_18_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6185]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.578-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_18_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6177]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.537-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_17_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6127]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.495-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_17_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6119]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.454-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_16_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6069]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.405-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_16_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6061]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.349-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_15_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6011]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.308-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_15_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:6003]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.268-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_14_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5953]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.227-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_14_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5945]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.187-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_13_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5895]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.146-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_13_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5887]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.096-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_12_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5837]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.056-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_12_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5829]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:12.014-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_11_ce1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5779]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.972-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ShuffleConvs_1_Downs_11_ce0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5771]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.927-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_399_reg_19082_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5172]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.886-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_399_reg_19082_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5174]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.844-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_399_reg_19082_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5176]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.799-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_399_reg_19082_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5178]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.756-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_399_reg_19082_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5180]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.715-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_399_reg_19082_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:5182]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.675-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:7131]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.634-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:7123]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.593-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8997]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.552-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8991]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.505-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8967]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.464-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8965]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.424-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8963]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.362-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8961]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.316-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8959]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.274-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8957]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.230-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8955]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.180-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8953]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.130-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8951]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.089-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8949]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.043-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8947]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:11.000-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8945]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.959-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8943]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.918-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8941]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.877-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8939]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.832-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8937]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.785-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8935]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.741-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8933]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.700-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8931]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.658-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8929]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.610-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8927]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.570-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8925]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.521-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8923]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.475-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8921]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.434-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8919]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.372-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8917]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.311-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8915]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.266-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8913]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.225-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8911]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.185-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8909]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.144-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8907]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.104-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8905]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.063-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8903]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:10.023-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8901]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.982-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8899]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.943-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8897]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.899-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8895]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.854-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8893]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.806-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8891]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.763-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8889]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.702-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8887]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.641-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8885]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.581-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8883]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.520-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8881]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.468-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8879]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.419-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8877]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.373-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8875]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.333-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8873]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.289-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8871]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.249-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8869]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.209-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8867]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.168-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8865]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.118-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8863]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.073-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8861]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:09.013-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8859]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.947-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8857]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.895-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8855]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.854-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8853]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.809-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8851]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.760-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8849]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.715-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8847]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.672-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8845]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.629-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8843]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.589-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8841]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.549-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8839]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.507-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8837]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.451-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8835]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.410-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8833]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.364-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8831]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.317-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8829]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.273-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8827]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.226-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8825]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.166-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8823]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.109-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8821]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.069-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8819]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:08.022-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8817]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.981-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8815]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.927-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8813]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.881-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8811]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.835-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8809]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.792-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8807]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.736-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8805]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.690-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8803]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.650-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8801]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.609-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8799]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.570-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8797]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.530-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8795]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.486-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8793]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.430-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8791]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.380-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8789]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.339-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8787]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.295-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8785]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.248-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8783]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.200-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8781]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.158-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8779]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.119-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8777]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.078-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8775]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:07.038-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/subconv_1x1_16p_p.v:8375]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.998-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element loop[5].divisor_tmp_reg[6] was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_uremrcU.v:54]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.953-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_BIAS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:770]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.911-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1541]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.866-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1537]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.815-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1532]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.763-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.718-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.679-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.639-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.587-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.544-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.505-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.466-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.425-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.382-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.341-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.300-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.261-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:770]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.221-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1541]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.181-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1537]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.141-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1532]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.096-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.057-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:06.015-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.976-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.936-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.897-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.854-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.812-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.752-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.692-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.648-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.606-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.561-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:770]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.511-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1541]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.469-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1537]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.429-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1532]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.388-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.330-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.281-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.242-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.202-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.153-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.112-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.071-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:05.031-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.982-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.940-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.900-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.859-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:770]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.818-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1541]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.768-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1537]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.438-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1532]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.394-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.354-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.314-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.273-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.234-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.195-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.155-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.116-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.077-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:04.037-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:03.993-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:03.950-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:03.910-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_CTL_s_axi.v:459]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:03.858-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/lyh67/Downloads/shufflenetv2_final_solution/acceleartor_hls_final_solution/final_solution/impl/verilog/ShuffleNetV2_CTL_s_axi.v:371]" projectName="acceleartor_hls_final_solution" solutionName="final_solution" date="2018-12-22T04:21:03.818-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. " projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:06.198-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. &#xD;&#xA;warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:06.160-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. " projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:06.114-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast_cast7_reg_27208_reg[9]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:06.066-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast_cast7_reg_27208_reg[10]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:06.028-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast_cast7_reg_27208_reg[11]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.990-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast_cast7_reg_27208_reg[12]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.952-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[3]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.902-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[4]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.858-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[5]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.814-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[6]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.760-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[7]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.703-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[8]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.635-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[9]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.573-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[10]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.517-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_27185_reg[11]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.480-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[4].remd_tmp_reg[5][5]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.442-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.401-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/remd_reg[6]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.363-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[6].remd_tmp_reg[7][6]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.321-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.281-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.240-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.201-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.164-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.125-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.084-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:05.036-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.988-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.949-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.912-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.874-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.836-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.794-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.753-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.714-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.673-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.634-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.591-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.542-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.505-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.467-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremGfk_div_U/ShuffleNetV2_uremGfk_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module ShuffleNetV2_uremGfk__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.421-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[4].remd_tmp_reg[5][5]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.381-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/divisor0_reg[4]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.344-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.304-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.254-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.214-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.177-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.139-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.101-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.063-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:04.021-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.984-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.947-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.904-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.866-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.828-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.791-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.753-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.713-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.676-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.638-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.602-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.564-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.525-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremFfa_div_U/ShuffleNetV2_uremFfa_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module ShuffleNetV2_uremFfa__1." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.487-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_1412_reg[7]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.436-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_93_cast_reg_1358_reg[7]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.398-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[0]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.356-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[1]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.320-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[2]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.274-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[3]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.238-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[4]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.201-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[5]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.159-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[6]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.122-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[7]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.077-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[8]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.040-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[9]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:03.002-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[10]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.955-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[11]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.874-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[12]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.832-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_22_reg_1580_reg[13]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.786-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_1570_reg[0]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.746-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_1570_reg[1]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.708-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_1570_reg[2]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.670-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_1570_reg[3]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.633-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_1570_reg[4]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.592-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_88_cast_reg_1340_reg[0]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.555-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_530_cast_reg_917_reg[7]) is unused and will be removed from module shuffle_96_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.517-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_520_cast_reg_880_reg[0]) is unused and will be removed from module shuffle_96_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.478-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_x_U764/ShuffleNetV2_uremHfu_div_U/ShuffleNetV2_uremHfu_div_u_0/divisor0_reg[4]) is unused and will be removed from module shuffle_96_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.441-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_x_U764/ShuffleNetV2_uremHfu_div_U/ShuffleNetV2_uremHfu_div_u_0/divisor0_reg[5]) is unused and will be removed from module shuffle_96_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.404-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_x_U764/ShuffleNetV2_uremHfu_div_U/divisor0_reg[4]) is unused and will be removed from module shuffle_96_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.364-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_553_cast_reg_801_reg[7]) is unused and will be removed from module shuffle_96_l_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.327-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_548_cast_reg_772_reg[0]) is unused and will be removed from module shuffle_96_l_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.285-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_U678/ShuffleNetV2_uremHfu_div_U/ShuffleNetV2_uremHfu_div_u_0/divisor0_reg[0]) is unused and will be removed from module shuffle_96_l_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.241-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_U678/ShuffleNetV2_uremHfu_div_U/ShuffleNetV2_uremHfu_div_u_0/divisor0_reg[4]) is unused and will be removed from module shuffle_96_l_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.203-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_U678/ShuffleNetV2_uremHfu_div_U/divisor0_reg[4]) is unused and will be removed from module shuffle_96_l_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.164-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_507_cast_reg_801_reg[7]) is unused and will be removed from module shuffle_96_r_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.114-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_502_cast_reg_772_reg[0]) is unused and will be removed from module shuffle_96_r_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.079-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_x_U709/ShuffleNetV2_uremHfu_div_U/ShuffleNetV2_uremHfu_div_u_0/divisor0_reg[0]) is unused and will be removed from module shuffle_96_r_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.043-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_x_U709/ShuffleNetV2_uremHfu_div_U/ShuffleNetV2_uremHfu_div_u_0/divisor0_reg[4]) is unused and will be removed from module shuffle_96_r_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:02.007-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ShuffleNetV2_uremHfu_x_U709/ShuffleNetV2_uremHfu_div_U/divisor0_reg[4]) is unused and will be removed from module shuffle_96_r_p." projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:44:01.969-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.810-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.768-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.719-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.678-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.633-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.594-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.550-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.508-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.471-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.434-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.396-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.354-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.316-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.269-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.231-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.191-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.150-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.103-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.059-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:42.022-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:41.984-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:41.947-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:41.908-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:42:41.860-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_13_reg_34581_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7676]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.588-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_13_reg_30345_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7479]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.545-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_13_reg_32853_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8070]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.501-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_13_reg_28617_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7897]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.447-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_12_reg_34534_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7675]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.398-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_12_reg_30298_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7478]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.349-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_12_reg_32806_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8069]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.311-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_12_reg_28570_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7896]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.264-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_11_reg_34487_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7674]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.225-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_11_reg_30251_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7477]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.178-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_11_reg_32759_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8068]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.134-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_11_reg_28523_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7895]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.092-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_10_reg_34440_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7673]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.050-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_10_reg_30204_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7476]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:36.012-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_10_reg_32712_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8067]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.971-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_10_reg_28476_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7894]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.927-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_s_reg_34393_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7695]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.875-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_s_reg_30157_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7498]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.825-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_s_reg_32665_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8089]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.774-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_s_reg_28429_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7916]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.721-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_9_reg_34346_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7694]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.664-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_9_reg_30110_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7497]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.623-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_9_reg_32618_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8088]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.576-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_9_reg_28382_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7915]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.530-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_8_reg_34299_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7693]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.481-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_8_reg_30063_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7496]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.440-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_8_reg_32571_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8087]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.403-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_8_reg_28335_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7914]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.362-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_7_reg_34252_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7692]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.313-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_7_reg_30016_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.274-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_7_reg_32524_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8086]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.226-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_7_reg_28288_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7913]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.182-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_6_reg_34205_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7691]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.136-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_6_reg_29969_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7494]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.089-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_6_reg_32477_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8085]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.040-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_6_reg_28241_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7912]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:35.001-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_5_reg_34158_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7690]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.954-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_5_reg_29922_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7493]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.916-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_5_reg_32430_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8084]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.874-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_5_reg_28194_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7911]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.822-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_4_reg_34111_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7689]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.781-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_4_reg_29875_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7492]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.738-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_4_reg_32383_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8083]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.690-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_4_reg_28147_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7910]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.648-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_3_reg_34064_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7688]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.605-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_3_reg_29828_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7491]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.567-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_3_reg_32336_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8082]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.522-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_3_reg_28100_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7909]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.471-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_2_reg_34017_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7687]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.431-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_2_reg_29781_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7490]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.387-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_2_reg_32289_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8081]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.345-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_2_reg_28053_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7908]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.291-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_113_1_reg_33970_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7683]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.244-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_108_1_reg_29734_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7486]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.193-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_1_reg_32242_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8077]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.151-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_98_1_reg_28006_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7904]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.104-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_37_reg_33923_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7719]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.062-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_34_reg_29687_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7522]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:34.016-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_31_reg_32195_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8113]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:33.975-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_27959_reg' and it is trimmed from '17' to '15' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:7917]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:41:33.934-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port RUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.761-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port RID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.727-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.672-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.627-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[2]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.589-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[3]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.547-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.512-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.472-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.431-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.394-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_BVALID" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.356-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.319-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.275-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.239-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.205-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_RLAST" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.165-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_WREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.129-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_0_V_AWREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.094-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_uremFfa_div_u has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.052-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_uremGfk_div_u has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:32.016-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_uremBew_div_u has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.979-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.943-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.907-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.871-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.832-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BVALID" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.790-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.753-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.715-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.678-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.642-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RLAST" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.598-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_WREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.445-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_AWREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.409-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p_weight_tecud has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.374-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mul_bkb has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.336-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[5]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.291-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[6]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.257-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[7]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.220-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[8]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.185-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[9]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.149-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[10]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.104-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[11]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.066-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[12]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:31.028-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[13]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.990-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[14]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.955-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[15]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.914-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[16]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.876-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[17]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.840-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[18]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.804-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[19]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.767-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[20]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.732-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[21]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.697-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[22]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.661-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[23]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.625-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[24]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.586-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[25]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.550-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[26]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.514-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[27]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.480-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[28]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.445-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[29]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.410-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[30]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.375-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_CeG has unconnected port din25[31]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.303-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_IfE has unconnected port din25[5]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.267-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_IfE has unconnected port din25[6]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.232-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_IfE has unconnected port din25[7]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.196-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_IfE has unconnected port din25[8]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.161-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_Ee0 has unconnected port din25[5]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.127-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_Ee0 has unconnected port din25[6]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.093-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mux_Ee0 has unconnected port din25[7]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.058-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:30.023-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.987-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.909-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.870-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.833-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.795-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.762-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RLAST" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.726-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.691-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.656-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[2]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.619-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[3]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.584-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[4]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.538-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[5]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.497-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[6]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.453-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[7]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.409-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RVALID" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.376-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_ARREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.341-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.306-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.269-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.228-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.193-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BVALID" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.122-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.086-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.047-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:29.010-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.961-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RLAST" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.925-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_WREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.888-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_AWREADY" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.851-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_428_reg_19208_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_16p_p.v:5251]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.447-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_428_reg_19208_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_16p_p.v:5253]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.413-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_428_reg_19208_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_16p_p.v:5255]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.378-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_428_reg_19208_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_16p_p.v:5257]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.344-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_428_reg_19208_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_16p_p.v:5259]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.306-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_428_reg_19208_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_16p_p.v:5261]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.268-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_306_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8_p.v:5097]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.233-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_306_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8_p.v:5099]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.193-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_306_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8_p.v:5101]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.159-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_306_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8_p.v:5103]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.125-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_306_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8_p.v:5105]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.084-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_306_reg_19110_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8_p.v:5107]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.046-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8400]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:28.004-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8402]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.969-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8404]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.929-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8406]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.884-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8408]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.849-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8410]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.814-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter9_tmp_274_reg_35864_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_8p_p.v:8412]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.777-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_9_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10858]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.741-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_9_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10850]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.703-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_8_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10792]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.661-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_8_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10784]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.627-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_7_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10726]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.560-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_7_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10718]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.527-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_6_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10660]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.487-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_6_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10652]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.453-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_5_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10594]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.415-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_5_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10586]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.374-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_4_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10528]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.339-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_4_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10520]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.303-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_3_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10462]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.270-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_3_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10454]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.225-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_2_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10396]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.188-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_2_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10388]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.155-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_24_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10330]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.122-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_24_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10322]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.087-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_23_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10264]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.047-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_23_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10256]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:27.013-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_22_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10198]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.979-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_22_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10190]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_21_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10132]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.909-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_21_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10124]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.869-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_20_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10066]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.830-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_20_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10058]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.793-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_1_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:10000]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.752-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_1_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9992]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.715-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_19_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9934]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.681-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_19_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9926]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.646-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_18_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9868]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.607-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_18_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9860]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.572-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_17_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9802]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.532-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_17_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9794]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.494-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_16_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9736]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.459-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_16_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9728]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.425-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_15_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9670]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.357-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_15_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9662]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.323-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_14_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9604]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.290-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_14_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9596]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.255-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_13_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9538]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.220-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_13_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9530]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.185-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_12_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9472]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.150-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_12_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9464]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.116-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_11_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9406]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.081-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_11_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9398]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.047-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter3_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8221]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:26.014-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter4_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8223]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.980-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8225]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.946-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8227]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.912-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8229]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.879-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8231]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.844-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter9_tmp_349_reg_35701_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:8233]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.811-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9290]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.771-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:9282]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.736-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14461]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.699-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14459]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.659-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14457]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.618-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14455]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.572-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14453]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.537-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14451]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.503-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14449]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.468-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14447]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.431-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14445]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.393-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14443]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.360-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14441]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.326-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14439]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.291-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14437]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.244-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14435]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.178-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14433]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.131-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14431]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.087-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14429]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.053-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14427]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:25.019-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14425]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.984-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14423]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.951-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14421]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.917-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14419]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.883-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14417]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.842-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14415]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.808-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14413]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.767-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14411]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.733-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14409]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.700-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14407]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.665-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14405]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.631-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14403]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.598-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14401]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.557-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14399]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.524-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14397]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.491-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14395]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.458-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14393]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.424-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14391]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.382-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14389]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.334-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14387]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.291-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14385]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.255-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14383]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.222-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14381]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.183-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14379]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.143-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14377]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.101-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14375]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:24.066-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14373]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.999-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14371]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.960-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14369]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.926-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.892-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14365]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.858-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14363]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.824-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14361]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.790-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14359]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.752-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14357]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.717-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14355]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.669-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14353]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.632-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14351]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.594-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14349]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.554-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14347]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.508-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14345]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.469-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14343]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.434-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14341]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.389-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14339]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.351-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14337]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.310-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14335]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.267-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14333]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.226-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14331]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.186-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14329]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.153-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14327]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.108-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14325]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.071-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14323]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.037-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14321]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:23.005-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14319]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.971-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14317]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.937-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14315]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.900-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14313]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.865-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14311]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.825-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14309]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.762-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14307]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.728-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14305]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.694-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14303]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.658-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14301]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.620-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14299]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.585-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14297]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.552-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14295]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.519-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14293]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.481-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14291]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.447-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14289]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.410-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14287]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.376-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14285]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.343-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14283]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.299-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14281]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.264-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14279]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.231-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14277]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.194-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14275]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.158-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14273]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.125-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14271]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.088-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14269]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.051-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14267]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:22.010-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:14265]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.971-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/subconv_1x1_4_p.v:13381]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.934-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_uremGfk.v:54]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.891-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_uremFfa.v:54]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.852-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_BIAS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.806-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.767-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.730-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.690-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.651-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.581-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.545-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.509-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.477-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.439-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.406-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.373-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.328-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.294-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.257-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.222-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.188-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.148-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.105-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.064-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:21.022-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.986-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.898-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.865-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.831-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.799-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.768-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.735-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.704-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.671-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.636-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.602-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.564-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.531-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.492-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.417-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.377-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.344-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.308-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.275-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.238-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.204-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.168-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.128-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.094-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.055-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:20.019-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.984-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.951-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.914-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.881-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.845-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.812-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.780-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.749-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.716-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.671-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.637-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.605-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.571-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.537-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.505-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.474-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_CTL_s_axi.v:723]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.441-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/try_single_function/impl/verilog/ShuffleNetV2_CTL_s_axi.v:611]" projectName="acceleartor_hls_padding" solutionName="try_single_function" date="2018-12-21T22:40:19.409-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weights_96_1_3x3_V_U/ShuffleNetV2_weighpb_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_ShufwdI_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffhrb_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R | 64 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffdnG_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;|ShuffleNetV2_buffbkl_ram: | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R | 512 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | &#xD;&#xA;+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------------------------------------+&#xD;&#xA;|Module Name                                     | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                                                 | &#xD;&#xA;+------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------------------------------------+&#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_s_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_1_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_2_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_3_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_4_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_5_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_6_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_7_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_8_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_9_U/ShuffleNetV2_biasbMq_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_10_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_11_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_12_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_13_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_14_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_15_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_16_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_17_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_18_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_19_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_20_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_21_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_22_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_23_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_24_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_25_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_26_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_27_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_28_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_29_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_30_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_31_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_32_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_33_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_34_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_35_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_36_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_37_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_38_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_39_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_40_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_41_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_42_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_43_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_44_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_45_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_46_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB0                               | weights_48_48_1x1_V_47_U/ShuffleNetV2_biasbMq_ram_U/ram_reg | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|i_191_3/ShuffleNetV2_DATA_BIAS_m_axi_U          | bus_read/buff_rdata/mem_reg                                 | Implied        | 256 x 35             | RAM64X1D x 8  RAM64M x 44                                  | &#xD;&#xA;|i_191_3/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U | bus_read/buff_rdata/mem_reg                                 | Implied        | 256 x 35             | RAM64X1D x 8  RAM64M x 44                                  | &#xD;&#xA;|i_191_3/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U  | bus_write/buff_wdata/mem_reg                                | Implied        | 256 x 9              | RAM64M x 12                                                | &#xD;&#xA;|i_191_3/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U  | bus_read/buff_rdata/mem_reg                                 | Implied        | 256 x 35             | RAM64X1D x 8  RAM64M x 44                                  | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_95_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_94_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_93_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_92_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_91_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_90_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_89_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_88_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_87_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_86_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_85_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_84_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_83_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_82_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_81_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_80_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_79_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_78_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_77_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_76_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_75_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_74_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_73_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_72_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_71_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_70_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_69_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_68_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_67_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_66_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_65_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_64_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_63_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_62_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_61_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_60_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_59_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_58_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_57_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_56_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_55_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_54_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_53_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_52_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_51_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_50_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_49_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_48_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_47_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_46_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_45_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_44_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_43_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_42_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_41_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_40_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_39_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_38_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_36_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_34_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_33_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_32_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_31_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_30_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_29_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_28_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_27_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_26_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_25_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_24_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_23_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_22_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_20_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_17_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_16_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_15_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_14_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_13_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_12_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_11_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_10_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_9_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_7_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_6_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_4_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_3_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_2_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_1_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB4                               | weights_96_96_1x1_V_s_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|i_191_6/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U   | bus_read/buff_rdata/mem_reg                                 | Implied        | 256 x 35             | RAM64X1D x 8  RAM64M x 44                                  | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_5_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_8_U/ShuffleNetV2_biaseiP_ram_U/ram_reg  | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_18_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_19_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_21_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_35_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB6                               | weights_96_96_1x1_V_37_U/ShuffleNetV2_biaseiP_ram_U/ram_reg | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_0_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_1_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_2_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_3_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_4_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_5_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_6_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv_last_fu_23522                  | weight_temp_7_0_0_U/conv_last_weight_hbi_ram_U/ram_reg      | Implied        | 16 K x 8             | RAM256X1S x 384                                            | &#xD;&#xA;|i_191_8/grp_conv1_p_fu_23953                    | weight_temp_V_U/conv1_p_weight_tebkb_ram_U/ram_reg          | Implied        | 1 K x 8              | RAM16X1S x 8  RAM128X1S x 8  RAM256X1S x 16                | &#xD;&#xA;|ShuffleNetV2__GB8                               | conv1_bias_V_U/ShuffleNetV2_convqcK_ram_U/ram_reg           | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | fc_bias_V_U/ShuffleNetV2_fc_bsc4_ram_U/ram_reg              | User Attribute | 16 x 8               | RAM16X1S x 8                                               | &#xD;&#xA;|ShuffleNetV2__GB8                               | bias_24_V_U/ShuffleNetV2_convqcK_ram_U/ram_reg              | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_s_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_2_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_3_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_4_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_6_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_7_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_8_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_10_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_11_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_15_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_17_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB8                               | weights_24_24_1x1_V_23_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_bias_V_U/ShuffleNetV2_convrcU_ram_U/ram_reg       | Implied        | 512 x 8              | RAM256X1S x 16                                             | &#xD;&#xA;|ShuffleNetV2                                    | image_p_V_U/ShuffleNetV2_imagtde_ram_U/ram_reg              | Implied        | 4 K x 8              | RAM16X1S x 8  RAM128X1S x 8  RAM256X1S x 104               | &#xD;&#xA;|ShuffleNetV2                                    | conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg       | Implied        | 32 K x 8             | RAM32X1S x 8  RAM64X1S x 8  RAM256X1S x 864                | &#xD;&#xA;|ShuffleNetV2                                    | weights_24_1_3x3_V_U/ShuffleNetV2_weigbil_ram_U/ram_reg     | Implied        | 256 x 8              | RAM16X1S x 16  RAM64X1S x 8  RAM128X1S x 8                 | &#xD;&#xA;|ShuffleNetV2                                    | buffer0_1_24_16x16_p_U/ShuffleNetV2_buffbjl_ram_U/ram_reg   | Implied        | 8 K x 8              | RAM32X1S x 8  RAM64X1S x 8  RAM256X1S x 240                | &#xD;&#xA;|ShuffleNetV2                                    | downsampleunit0_outp_U/ShuffleNetV2_downbIp_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 480               | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit0_0_outpu_U/ShuffleNetV2_downbIp_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 480               | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit0_1_outpu_U/ShuffleNetV2_downbIp_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 480               | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit0_2_outpu_U/ShuffleNetV2_downbIp_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 480               | &#xD;&#xA;|ShuffleNetV2                                    | downsampleunit1_outp_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_0_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_1_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_2_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_3_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_4_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_5_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_6_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit1_7_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg   | Implied        | 16 K x 8             | RAM128X1S x 8  RAM256X1S x 296                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit2_0_outpu_U/ShuffleNetV2_downiZb_ram_U/ram_reg   | Implied        | 8 K x 8              | RAM256X1S x 216                                            | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit2_1_outpu_U/ShuffleNetV2_downiZb_ram_U/ram_reg   | Implied        | 8 K x 8              | RAM256X1S x 216                                            | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_0_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_1_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_2_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_3_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_4_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_5_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_6_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | conv_last_output_V_7_U/ShuffleNetV2_convi4b_ram_U/ram_reg   | Implied        | 1 K x 8              | RAM256X1S x 32                                             | &#xD;&#xA;|ShuffleNetV2                                    | avgpool_output_V_U/ShuffleNetV2_convrcU_ram_U/ram_reg       | Implied        | 512 x 8              | RAM256X1S x 16                                             | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit2_2_outpu_U/ShuffleNetV2_downiZb_ram_U/ram_reg   | Implied        | 8 K x 8              | RAM256X1S x 216                                            | &#xD;&#xA;|ShuffleNetV2                                    | shuffleunit2_2_outpu_1_U/ShuffleNetV2_shufi3b_ram_U/ram_reg | Implied        | 4 K x 8              | RAM256X1S x 96                                             | &#xD;&#xA;|ShuffleNetV2                                    | weights_48_1_3x3_V_U/ShuffleNetV2_weigdlF_ram_U/ram_reg     | Implied        | 512 x 8              | RAM16X1S x 8  RAM32X1S x 8  RAM128X1S x 8  RAM256X1S x 8   | &#xD;&#xA;|ShuffleNetV2__GB11                              | bias_96_V_U/ShuffleNetV2_biaseiP_ram_U/ram_reg              | User Attribute | 128 x 8              | RAM32X1S x 8  RAM64X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB11                              | bias_48_V_U/ShuffleNetV2_biasbMq_ram_U/ram_reg              | User Attribute | 64 x 8               | RAM16X1S x 8  RAM32X1S x 8                                 | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_22_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_21_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_20_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_19_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_18_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_16_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_14_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_13_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_12_U/ShuffleNetV2_convqcK_ram_U/ram_reg | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_9_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_5_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2__GB11                              | weights_24_24_1x1_V_1_U/ShuffleNetV2_convqcK_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM16X1S x 16                                              | &#xD;&#xA;|ShuffleNetV2                                    | downsampleunit2_outp_U/ShuffleNetV2_downiZb_ram_U/ram_reg   | Implied        | 8 K x 8              | RAM256X1S x 216                                            | &#xD;&#xA;|ShuffleNetV2                                    | buffer0_1_48_8x8_p_V_U/ShuffleNetV2_buffdmF_ram_U/ram_reg   | Implied        | 8 K x 8              | RAM64X1S x 8  RAM128X1S x 8  RAM256X1S x 144               | &#xD;&#xA;|ShuffleNetV2                                    | buffer0_1_96_4x4_p_V_U/ShuffleNetV2_buffhqb_ram_U/ram_reg   | Implied        | 4 K x 8              | RAM128X1S x 8  RAM256X1S x 104                             | &#xD;&#xA;|ShuffleNetV2                                    | weights_96_1_3x3_V_U/ShuffleNetV2_weighpb_ram_U/ram_reg     | Implied        | 1 K x 8              | RAM32X1S x 8  RAM64X1S x 8  RAM256X1S x 24                 | &#xD;&#xA;+------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+------------------------------------------------------------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_8_no_rel         | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_32_strid_1       | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_4_no_rel         | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_16_strid         | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_8_stride         | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|ShuffleNetV2_mul_dEe_MulnS_0 | (C or 0)+A*B          | 25     | 8      | 7      | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv_last                    | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|conv1_p                      | C'+A2*B2              | 8      | 8      | 8      | -      | 8      | 1    | 1    | 1    | -    | -     | 0    | 0    | &#xD;&#xA;|subconv_3x3_16_no_re         | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_32_strid         | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|fc                           | (P+A2*B2)'            | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_16_strid_1       | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;|subconv_3x3_8_stride_1       | (C or P)+(0 or A2*B2) | 8      | 8      | 8      | -      | 8      | 1    | 1    | 0    | -    | -     | 0    | 1    | &#xD;&#xA;+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;|      |RTL Partition      |Replication |Instances |&#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;|1     |ShuffleNetV2__GB0  |           1|     16209|&#xD;&#xA;|2     |ShuffleNetV2__GB1  |           1|      2037|&#xD;&#xA;|3     |ShuffleNetV2__GB2  |           1|     11732|&#xD;&#xA;|4     |ShuffleNetV2__GB3  |           1|     12447|&#xD;&#xA;|5     |ShuffleNetV2__GB4  |           1|     16394|&#xD;&#xA;|6     |ShuffleNetV2__GB5  |           1|      1088|&#xD;&#xA;|7     |ShuffleNetV2__GB6  |           1|      2984|&#xD;&#xA;|8     |ShuffleNetV2__GB7  |           1|      2906|&#xD;&#xA;|9     |ShuffleNetV2__GB8  |           1|    114994|&#xD;&#xA;|10    |ShuffleNetV2__GB9  |           1|      9577|&#xD;&#xA;|11    |ShuffleNetV2__GB10 |           1|     16436|&#xD;&#xA;|12    |ShuffleNetV2__GB11 |           1|      8077|&#xD;&#xA;|13    |ShuffleNetV2__GB12 |           1|     22269|&#xD;&#xA;|14    |ShuffleNetV2__GB13 |           1|     10689|&#xD;&#xA;+------+-------------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:20:06 ; elapsed = 00:20:28 . Memory (MB): peak = 3942.023 ; gain = 3662.570&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Bailed out _reduceHeapAndChangeOrder---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:22:21 ; elapsed = 00:22:43 . Memory (MB): peak = 3942.023 ; gain = 3662.570&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+------+---------------------+------------+----------+&#xD;&#xA;|      |RTL Partition        |Replication |Instances |&#xD;&#xA;+------+---------------------+------------+----------+&#xD;&#xA;|1     |ShuffleNetV2__GB0    |           1|     16047|&#xD;&#xA;|2     |ShuffleNetV2__GB1    |           1|       586|&#xD;&#xA;|3     |ShuffleNetV2__GB2    |           1|     11732|&#xD;&#xA;|4     |ShuffleNetV2__GB3    |           1|     11894|&#xD;&#xA;|5     |ShuffleNetV2__GB4    |           1|     14429|&#xD;&#xA;|6     |ShuffleNetV2__GB5    |           1|       316|&#xD;&#xA;|7     |ShuffleNetV2__GB6    |           1|      2596|&#xD;&#xA;|8     |ShuffleNetV2__GB7    |           1|      2366|&#xD;&#xA;|9     |ShuffleNetV2_GT1     |           1|      6712|&#xD;&#xA;|10    |ShuffleNetV2_GT2     |           1|      1144|&#xD;&#xA;|11    |ShuffleNetV2_GT3     |           1|     15171|&#xD;&#xA;|12    |ShuffleNetV2_GT0__1  |           1|      3269|&#xD;&#xA;|13    |ShuffleNetV2_GT1__1  |           1|        45|&#xD;&#xA;|14    |ShuffleNetV2_GT2__1  |           1|       194|&#xD;&#xA;|15    |ShuffleNetV2_GT3__1  |           1|       138|&#xD;&#xA;|16    |ShuffleNetV2_GT4     |           1|       193|&#xD;&#xA;|17    |ShuffleNetV2_GT5     |           1|       193|&#xD;&#xA;|18    |ShuffleNetV2_GT6     |           1|       136|&#xD;&#xA;|19    |ShuffleNetV2_GT7     |           1|       193|&#xD;&#xA;|20    |ShuffleNetV2_GT8     |           1|       217|&#xD;&#xA;|21    |ShuffleNetV2_GT9     |           1|      1293|&#xD;&#xA;|22    |ShuffleNetV2_GT10    |           1|       681|&#xD;&#xA;|23    |ShuffleNetV2_GT11    |           1|        38|&#xD;&#xA;|24    |ShuffleNetV2_GT12    |           1|      2229|&#xD;&#xA;|25    |ShuffleNetV2_GT13    |           1|       369|&#xD;&#xA;|26    |ShuffleNetV2_GT15    |           1|         6|&#xD;&#xA;|27    |ShuffleNetV2_GT16    |           1|        33|&#xD;&#xA;|28    |ShuffleNetV2_GT17    |           1|        33|&#xD;&#xA;|29    |ShuffleNetV2_GT18    |           1|        33|&#xD;&#xA;|30    |ShuffleNetV2_GT19    |           1|        33|&#xD;&#xA;|31    |ShuffleNetV2_GT20    |           1|       572|&#xD;&#xA;|32    |ShuffleNetV2_GT21    |           1|       839|&#xD;&#xA;|33    |ShuffleNetV2_GT22    |           1|      1293|&#xD;&#xA;|34    |ShuffleNetV2_GT23    |           1|        32|&#xD;&#xA;|35    |ShuffleNetV2_GT24    |           1|        11|&#xD;&#xA;|36    |ShuffleNetV2_GT25    |           1|       319|&#xD;&#xA;|37    |ShuffleNetV2_GT2__3  |           1|        25|&#xD;&#xA;|38    |ShuffleNetV2_GT3__2  |           1|        40|&#xD;&#xA;|39    |ShuffleNetV2_GT4__1  |           1|        24|&#xD;&#xA;|40    |ShuffleNetV2_GT5__1  |           1|        16|&#xD;&#xA;|41    |ShuffleNetV2_GT6__1  |           1|         6|&#xD;&#xA;|42    |ShuffleNetV2_GT7__1  |           1|        19|&#xD;&#xA;|43    |ShuffleNetV2_GT8__1  |           1|        19|&#xD;&#xA;|44    |ShuffleNetV2_GT9__1  |           1|        19|&#xD;&#xA;|45    |ShuffleNetV2_GT10__1 |           1|        19|&#xD;&#xA;|46    |ShuffleNetV2_GT11__1 |           1|        19|&#xD;&#xA;|47    |ShuffleNetV2_GT12__1 |           1|        13|&#xD;&#xA;|48    |ShuffleNetV2_GT13__1 |           1|        24|&#xD;&#xA;|49    |ShuffleNetV2_GT14    |           1|         6|&#xD;&#xA;|50    |ShuffleNetV2_GT15__1 |           1|         6|&#xD;&#xA;|51    |ShuffleNetV2_GT16__1 |           1|         6|&#xD;&#xA;|52    |ShuffleNetV2_GT17__1 |           1|         6|&#xD;&#xA;|53    |ShuffleNetV2_GT18__1 |           1|         7|&#xD;&#xA;|54    |ShuffleNetV2_GT19__1 |           1|         7|&#xD;&#xA;|55    |ShuffleNetV2_GT20__1 |           1|        16|&#xD;&#xA;|56    |ShuffleNetV2_GT21__1 |           1|        31|&#xD;&#xA;|57    |ShuffleNetV2_GT22__1 |           1|         6|&#xD;&#xA;|58    |ShuffleNetV2_GT23__1 |           1|         6|&#xD;&#xA;|59    |ShuffleNetV2_GT24__1 |           1|         6|&#xD;&#xA;|60    |ShuffleNetV2_GT25__1 |           1|         7|&#xD;&#xA;|61    |ShuffleNetV2_GT26    |           1|        16|&#xD;&#xA;|62    |ShuffleNetV2_GT27    |           1|        13|&#xD;&#xA;|63    |ShuffleNetV2_GT28    |           1|         7|&#xD;&#xA;|64    |ShuffleNetV2_GT29    |           1|        23|&#xD;&#xA;|65    |ShuffleNetV2_GT30    |           1|        19|&#xD;&#xA;|66    |ShuffleNetV2_GT31    |           1|         7|&#xD;&#xA;|67    |ShuffleNetV2_GT34    |           1|         6|&#xD;&#xA;|68    |ShuffleNetV2_GT40    |           1|         3|&#xD;&#xA;|69    |ShuffleNetV2_GT45    |           1|        22|&#xD;&#xA;|70    |ShuffleNetV2_GT48    |           1|         7|&#xD;&#xA;|71    |ShuffleNetV2_GT52    |           1|        22|&#xD;&#xA;|72    |ShuffleNetV2_GT56    |           1|        22|&#xD;&#xA;|73    |ShuffleNetV2_GT59    |           1|         3|&#xD;&#xA;|74    |ShuffleNetV2_GT61    |           1|       114|&#xD;&#xA;|75    |ShuffleNetV2_GT65    |           1|         6|&#xD;&#xA;|76    |ShuffleNetV2_GT70    |           1|        22|&#xD;&#xA;|77    |ShuffleNetV2_GT73    |           1|         3|&#xD;&#xA;|78    |ShuffleNetV2_GT81    |           1|        22|&#xD;&#xA;|79    |ShuffleNetV2_GT89    |           1|        22|&#xD;&#xA;|80    |ShuffleNetV2_GT94    |           1|         6|&#xD;&#xA;|81    |ShuffleNetV2_GT107   |           1|        22|&#xD;&#xA;|82    |ShuffleNetV2_GT115   |           1|        22|&#xD;&#xA;|83    |ShuffleNetV2_GT121   |           1|        22|&#xD;&#xA;|84    |ShuffleNetV2_GT128   |           1|        17|&#xD;&#xA;|85    |ShuffleNetV2_GT130   |           1|         6|&#xD;&#xA;|86    |ShuffleNetV2_GT136   |           1|        22|&#xD;&#xA;|87    |ShuffleNetV2_GT143   |           1|        22|&#xD;&#xA;|88    |ShuffleNetV2_GT152   |           1|         6|&#xD;&#xA;|89    |ShuffleNetV2_GT154   |           1|         2|&#xD;&#xA;|90    |ShuffleNetV2_GT157   |           1|         6|&#xD;&#xA;|91    |ShuffleNetV2_GT165   |           1|         6|&#xD;&#xA;|92    |ShuffleNetV2_GT169   |           1|         6|&#xD;&#xA;|93    |ShuffleNetV2_GT172   |           1|         6|&#xD;&#xA;|94    |ShuffleNetV2_GT178   |           1|         6|&#xD;&#xA;|95    |ShuffleNetV2_GT185   |           1|         6|&#xD;&#xA;|96    |ShuffleNetV2_GT191   |           1|         6|&#xD;&#xA;|97    |ShuffleNetV2_GT199   |           1|         6|&#xD;&#xA;|98    |ShuffleNetV2_GT201   |           1|         2|&#xD;&#xA;|99    |ShuffleNetV2_GT204   |           1|         6|&#xD;&#xA;|100   |ShuffleNetV2_GT207   |           1|         3|&#xD;&#xA;|101   |ShuffleNetV2_GT217   |           1|         6|&#xD;&#xA;|102   |ShuffleNetV2_GT219   |           1|         2|&#xD;&#xA;|103   |ShuffleNetV2_GT224   |           1|         6|&#xD;&#xA;|104   |ShuffleNetV2_GT228   |           1|         9|&#xD;&#xA;|105   |ShuffleNetV2_GT230   |           1|         6|&#xD;&#xA;|106   |ShuffleNetV2_GT236   |           1|         6|&#xD;&#xA;|107   |ShuffleNetV2_GT245   |           1|         6|&#xD;&#xA;|108   |ShuffleNetV2_GT247   |           1|         2|&#xD;&#xA;|109   |ShuffleNetV2_GT252   |           1|         6|&#xD;&#xA;|110   |ShuffleNetV2_GT256   |           1|        22|&#xD;&#xA;|111   |ShuffleNetV2_GT257   |           1|         9|&#xD;&#xA;|112   |ShuffleNetV2_GT267   |           1|         6|&#xD;&#xA;|113   |ShuffleNetV2_GT269   |           1|         2|&#xD;&#xA;|114   |ShuffleNetV2_GT274   |           1|         6|&#xD;&#xA;|115   |ShuffleNetV2_GT283   |           1|         6|&#xD;&#xA;|116   |ShuffleNetV2_GT289   |           1|         6|&#xD;&#xA;|117   |ShuffleNetV2_GT293   |           1|       151|&#xD;&#xA;|118   |ShuffleNetV2_GT296   |           1|         6|&#xD;&#xA;|119   |ShuffleNetV2_GT302   |           1|         6|&#xD;&#xA;|120   |ShuffleNetV2_GT306   |           1|        22|&#xD;&#xA;|121   |ShuffleNetV2_GT307   |           1|         9|&#xD;&#xA;|122   |ShuffleNetV2_GT314   |           1|         6|&#xD;&#xA;|123   |ShuffleNetV2_GT316   |           1|         2|&#xD;&#xA;|124   |ShuffleNetV2_GT319   |           1|         6|&#xD;&#xA;|125   |ShuffleNetV2_GT323   |           1|         6|&#xD;&#xA;|126   |ShuffleNetV2_GT329   |           1|         6|&#xD;&#xA;|127   |ShuffleNetV2_GT338   |           1|         6|&#xD;&#xA;|128   |ShuffleNetV2_GT340   |           1|         2|&#xD;&#xA;|129   |ShuffleNetV2_GT343   |           1|         6|&#xD;&#xA;|130   |ShuffleNetV2_GT346   |           1|        22|&#xD;&#xA;|131   |ShuffleNetV2_GT347   |           1|         9|&#xD;&#xA;|132   |ShuffleNetV2_GT357   |           1|         6|&#xD;&#xA;|133   |ShuffleNetV2_GT359   |           1|         2|&#xD;&#xA;|134   |ShuffleNetV2_GT364   |           1|         6|&#xD;&#xA;|135   |ShuffleNetV2_GT368   |           1|        16|&#xD;&#xA;|136   |ShuffleNetV2_GT370   |           1|         6|&#xD;&#xA;|137   |ShuffleNetV2_GT376   |           1|         6|&#xD;&#xA;|138   |ShuffleNetV2_GT385   |           1|         6|&#xD;&#xA;|139   |ShuffleNetV2_GT387   |           1|         2|&#xD;&#xA;|140   |ShuffleNetV2_GT392   |           1|         6|&#xD;&#xA;|141   |ShuffleNetV2_GT408   |           1|         6|&#xD;&#xA;|142   |ShuffleNetV2_GT410   |           1|         2|&#xD;&#xA;|143   |ShuffleNetV2_GT413   |           1|         6|&#xD;&#xA;|144   |ShuffleNetV2_GT421   |           1|         6|&#xD;&#xA;|145   |ShuffleNetV2_GT427   |           1|         6|&#xD;&#xA;|146   |ShuffleNetV2_GT432   |           1|         6|&#xD;&#xA;|147   |ShuffleNetV2_GT438   |           1|         6|&#xD;&#xA;|148   |ShuffleNetV2_GT454   |           1|         6|&#xD;&#xA;|149   |ShuffleNetV2_GT456   |           1|         2|&#xD;&#xA;|150   |ShuffleNetV2_GT461   |           1|         6|&#xD;&#xA;|151   |ShuffleNetV2_GT467   |           1|         6|&#xD;&#xA;|152   |ShuffleNetV2_GT473   |           1|         6|&#xD;&#xA;|153   |ShuffleNetV2_GT477   |           1|       151|&#xD;&#xA;|154   |ShuffleNetV2_GT480   |           1|         6|&#xD;&#xA;|155   |ShuffleNetV2_GT484   |           1|         6|&#xD;&#xA;|156   |ShuffleNetV2_GT487   |           1|        22|&#xD;&#xA;|157   |ShuffleNetV2_GT488   |           1|         9|&#xD;&#xA;|158   |ShuffleNetV2_GT497   |           1|         6|&#xD;&#xA;|159   |ShuffleNetV2_GT499   |           1|         2|&#xD;&#xA;|160   |ShuffleNetV2_GT504   |           1|         6|&#xD;&#xA;|161   |ShuffleNetV2_GT513   |           1|         6|&#xD;&#xA;|162   |ShuffleNetV2_GT519   |           1|         6|&#xD;&#xA;|163   |ShuffleNetV2_GT528   |           1|         6|&#xD;&#xA;|164   |ShuffleNetV2_GT530   |           1|         2|&#xD;&#xA;|165   |ShuffleNetV2_GT535   |           1|         6|&#xD;&#xA;|166   |ShuffleNetV2_GT551   |           1|         6|&#xD;&#xA;|167   |ShuffleNetV2_GT553   |           1|         2|&#xD;&#xA;|168   |ShuffleNetV2_GT558   |           1|         6|&#xD;&#xA;|169   |ShuffleNetV2_GT562   |           1|        52|&#xD;&#xA;|170   |ShuffleNetV2_GT564   |           1|         6|&#xD;&#xA;|171   |ShuffleNetV2_GT570   |           1|         6|&#xD;&#xA;|172   |ShuffleNetV2_GT577   |           1|         6|&#xD;&#xA;|173   |ShuffleNetV2_GT581   |           1|         6|&#xD;&#xA;|174   |ShuffleNetV2_GT584   |           1|        22|&#xD;&#xA;|175   |ShuffleNetV2_GT585   |           1|         9|&#xD;&#xA;|176   |ShuffleNetV2_GT592   |           1|         6|&#xD;&#xA;|177   |ShuffleNetV2_GT594   |           1|         2|&#xD;&#xA;|178   |ShuffleNetV2_GT599   |           1|         6|&#xD;&#xA;|179   |ShuffleNetV2_GT603   |           1|         6|&#xD;&#xA;|180   |ShuffleNetV2_GT608   |           1|         6|&#xD;&#xA;|181   |ShuffleNetV2_GT612   |           1|         6|&#xD;&#xA;|182   |ShuffleNetV2_GT618   |           1|         6|&#xD;&#xA;|183   |ShuffleNetV2_GT624   |           1|         6|&#xD;&#xA;|184   |ShuffleNetV2_GT630   |           1|         6|&#xD;&#xA;|185   |ShuffleNetV2_GT634   |           1|         6|&#xD;&#xA;|186   |ShuffleNetV2_GT640   |           1|         6|&#xD;&#xA;|187   |ShuffleNetV2_GT647   |           1|         6|&#xD;&#xA;|188   |ShuffleNetV2_GT653   |           1|         6|&#xD;&#xA;|189   |ShuffleNetV2_GT663   |           1|         6|&#xD;&#xA;|190   |ShuffleNetV2_GT668   |           1|         6|&#xD;&#xA;|191   |ShuffleNetV2_GT674   |           1|         6|&#xD;&#xA;|192   |ShuffleNetV2_GT684   |           1|         6|&#xD;&#xA;|193   |ShuffleNetV2_GT686   |           1|         2|&#xD;&#xA;|194   |ShuffleNetV2_GT691   |           1|         6|&#xD;&#xA;|195   |ShuffleNetV2_GT697   |           1|         2|&#xD;&#xA;|196   |ShuffleNetV2_GT699   |           1|         6|&#xD;&#xA;|197   |ShuffleNetV2_GT705   |           1|         6|&#xD;&#xA;|198   |ShuffleNetV2_GT710   |           1|         6|&#xD;&#xA;|199   |ShuffleNetV2_GT716   |           1|         6|&#xD;&#xA;|200   |ShuffleNetV2_GT722   |           1|         6|&#xD;&#xA;|201   |ShuffleNetV2_GT728   |           1|         6|&#xD;&#xA;|202   |ShuffleNetV2_GT734   |           1|         2|&#xD;&#xA;|203   |ShuffleNetV2_GT736   |           1|         6|&#xD;&#xA;|204   |ShuffleNetV2_GT742   |           1|         6|&#xD;&#xA;|205   |ShuffleNetV2_GT747   |           1|         6|&#xD;&#xA;|206   |ShuffleNetV2_GT753   |           1|         6|&#xD;&#xA;|207   |ShuffleNetV2_GT763   |           1|         8|&#xD;&#xA;|208   |ShuffleNetV2_GT765   |           1|        72|&#xD;&#xA;|209   |ShuffleNetV2_GT766   |           1|      2586|&#xD;&#xA;|210   |ShuffleNetV2_GT767   |           1|         3|&#xD;&#xA;|211   |ShuffleNetV2_GT768   |           1|         2|&#xD;&#xA;|212   |ShuffleNetV2_GT769   |           1|         3|&#xD;&#xA;|213   |ShuffleNetV2_GT770   |           1|         2|&#xD;&#xA;|214   |ShuffleNetV2_GT771   |           1|         2|&#xD;&#xA;|215   |ShuffleNetV2_GT772   |           1|         2|&#xD;&#xA;|216   |ShuffleNetV2_GT773   |           1|         2|&#xD;&#xA;|217   |ShuffleNetV2_GT774   |           1|         2|&#xD;&#xA;|218   |ShuffleNetV2_GT775   |           1|         2|&#xD;&#xA;|219   |ShuffleNetV2_GT776   |           1|         2|&#xD;&#xA;|220   |ShuffleNetV2_GT0     |           1|      4194|&#xD;&#xA;|221   |ShuffleNetV2_GT0__4  |           1|     18133|&#xD;&#xA;|222   |ShuffleNetV2_GT1__6  |           1|     38297|&#xD;&#xA;+------+---------------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:41:06.719-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM buffer0_1_96_4x4_p_V_U/ShuffleNetV2_buffhqb_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.488-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM buffer0_1_48_8x8_p_V_U/ShuffleNetV2_buffdmF_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register shuffleunit0_2_outpu_1_reg_635_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_V_load_reg_630_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_168_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U556/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register shuffleunit1_7_outpu_1_reg_619_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_V_load_reg_614_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_164_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1304/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.464-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM downsampleunit2_outp_U/ShuffleNetV2_downiZb_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.441-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weights_48_1_3x3_V_U/ShuffleNetV2_weigdlF_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.417-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit2_2_outpu_1_U/ShuffleNetV2_shufi3b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.393-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit2_2_outpu_U/ShuffleNetV2_downiZb_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.371-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM avgpool_output_V_U/ShuffleNetV2_convrcU_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.347-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_7_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.324-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_6_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.301-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_5_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.277-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_4_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.254-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_3_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.231-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_2_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.207-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_1_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.185-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_output_V_0_U/ShuffleNetV2_convi4b_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.158-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit2_1_outpu_U/ShuffleNetV2_downiZb_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.130-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit2_0_outpu_U/ShuffleNetV2_downiZb_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.107-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_7_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.084-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_6_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.060-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_5_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.037-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_4_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:26.013-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_3_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.991-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_2_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.968-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_1_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit1_0_outpu_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.921-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM downsampleunit1_outp_U/ShuffleNetV2_downd9N_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.898-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit0_2_outpu_U/ShuffleNetV2_downbIp_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.872-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit0_1_outpu_U/ShuffleNetV2_downbIp_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.845-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM shuffleunit0_0_outpu_U/ShuffleNetV2_downbIp_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.821-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM downsampleunit0_outp_U/ShuffleNetV2_downbIp_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.796-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM buffer0_1_24_16x16_p_U/ShuffleNetV2_buffbjl_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.773-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weights_24_1_3x3_V_U/ShuffleNetV2_weigbil_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.750-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv1_output_p_V_U/ShuffleNetV2_convudo_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.727-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM image_p_V_U/ShuffleNetV2_imagtde_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.704-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM conv_last_bias_V_U/ShuffleNetV2_convrcU_ram_U/ram_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.680-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_V_U/conv1_p_weight_tebkb_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A2*B''.&#xD;&#xA;DSP Report: register weight_temp_V_U/conv1_p_weight_tebkb_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_V_load_reg_1785_reg is absorbed into DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1790_reg is absorbed into DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register output_V_load_1_reg_1795_reg is absorbed into DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_U0/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_1071_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_reg_1076_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_478_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U200/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register conv1_output_p_V_loa_reg_625_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_V_load_reg_620_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_162_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U168/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP p_s_reg_144_reg, operation Mode is (post resource management): (P+A2*B2)'.&#xD;&#xA;DSP Report: register weight_V_addr_read_reg_289_reg is absorbed into DSP p_s_reg_144_reg.&#xD;&#xA;DSP Report: register avgpool_output_V_loa_reg_294_reg is absorbed into DSP p_s_reg_144_reg.&#xD;&#xA;DSP Report: register p_s_reg_144_reg is absorbed into DSP p_s_reg_144_reg.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1629/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP p_s_reg_144_reg.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1629/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP p_s_reg_144_reg." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.657-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_7_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register weight_temp_7_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_7_0_0_3_reg_1924_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_7_2_reg_1929_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1615/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.633-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_6_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register weight_temp_6_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_6_0_0_3_reg_1914_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_6_2_reg_1919_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1614/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.611-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_5_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register weight_temp_5_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_5_0_0_3_reg_1904_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_5_2_reg_1909_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1613/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.587-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_4_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register weight_temp_4_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_4_0_0_3_reg_1894_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_4_2_reg_1899_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1612/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.565-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_3_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register weight_temp_3_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_3_0_0_3_reg_1884_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_3_2_reg_1889_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1611/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.541-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_2_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register weight_temp_2_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_2_0_0_3_reg_1874_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_2_2_reg_1879_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1610/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.514-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_1_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_1_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_1_0_0_3_reg_1864_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_1_2_reg_1869_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1609/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.491-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM weight_temp_0_0_0_U/conv_last_weight_hbi_ram_U/ram_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): C'+A''*B2.&#xD;&#xA;DSP Report: register input_V_load_reg_1847_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_0_0_0_U/conv_last_weight_hbi_ram_U/q0_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register weight_temp_0_0_0_4_reg_1842_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register conv_last_output_V_0_2_reg_1859_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1608/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.468-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1416/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1426/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1436/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1446/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1456/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1466/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1476/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1486/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1496/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1506/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1516/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1526/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.439-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.411-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_2695_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_1_reg_2700_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_1497_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U911/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5076/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5085/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5094/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5103/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5112/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5121/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5130/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5139/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5148/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5157/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5166/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5175/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.383-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.359-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_write/buff_wdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.336-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_write/buff_wdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.312-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.287-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.264-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.240-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM bus_read/buff_rdata/mem_reg,trying to implement using LUTRAM" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.215-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 569, Available = 280. Will try to implement using LUT-RAM. &#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2598/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2607/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2616/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2625/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2634/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2643/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2652/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2661/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2670/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2679/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2688/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2697/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2706/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2715/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2724/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2733/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2742/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2751/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2760/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2769/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2778/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2787/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2796/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2805/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1422/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1432/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1442/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1452/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1462/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1472/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1482/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1492/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1502/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1512/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1522/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_1532/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_1610_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_reg_1615_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_821_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U612/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_1103_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_3_reg_1108_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_485_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U63/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_2666_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_reg_2671_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_1493_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U1408/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_4994/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5003/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5012/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5021/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5030/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5039/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5048/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5057/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5066/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5075/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5084/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5093/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5102/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5111/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5120/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5129/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5138/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5147/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5156/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5165/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5174/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5183/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5192/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_5201/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is (post resource management): (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_1641_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_4_reg_1646_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_827_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2726/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2735/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2744/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2753/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2762/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: Generating DSP grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg, operation Mode is (post resource management): (C or 0)+A*B.&#xD;&#xA;DSP Report: register grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg is absorbed into DSP grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg.&#xD;&#xA;DSP Report: operator grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/tmp_product is absorbed into DSP grp_MUL_DP_fu_2771/ShuffleNetV2_mul_dEe_U7/ShuffleNetV2_mul_dEe_MulnS_0_U/p_reg." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.189-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. " projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.148-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.121-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.098-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.076-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.053-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.030-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:25.008-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.986-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.963-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[0]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.941-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[1]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.919-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.897-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.876-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.854-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.832-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.809-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.786-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.764-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.742-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.720-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.697-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.674-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[10]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.649-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[11]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.627-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.605-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.582-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.560-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.538-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.515-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.493-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.471-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.448-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.426-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.403-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.381-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.358-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.336-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.314-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[7]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.293-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.270-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.248-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.226-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.204-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.183-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.154-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.132-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module ShuffleNetV2_DATA_BIAS_m_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.110-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast_cast_reg_4786_reg[9]) is unused and will be removed from module subconv_1x1_16p_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.088-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_118_reg_1316_reg[0]) is unused and will be removed from module subconv_3x3_16_strid." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.064-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. " projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.040-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. &#xD;&#xA;warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:24.015-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_222_reg_8033_reg[0]) is unused and will be removed from module subconv_1x1_4_p.&#xD;&#xA;DSP Report: Generating DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p, operation Mode is: (C or P)+(0 or A2*B2).&#xD;&#xA;DSP Report: register weight_V_load_reg_1641_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register tmp_4_reg_1646_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: register p_09_1_reg_827_reg is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/m is absorbed into DSP ShuffleNetV2_mac_cud_x_U355/ShuffleNetV2_mac_cud_DSP48_0_U/p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.993-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast1_reg_8023_reg[3]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.965-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast1_reg_8023_reg[4]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.944-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast1_reg_8023_reg[5]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.921-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast1_reg_8023_reg[6]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.900-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[3]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.876-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[4]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.854-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[5]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.833-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[6]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.811-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[7]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.790-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[8]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.769-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[9]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.748-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[10]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.727-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[11]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.706-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast8_cast1_reg_8041_reg[12]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.684-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[3]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.662-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[4]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.641-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[5]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.619-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[6]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.594-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[7]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.565-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[8]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.543-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[9]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.512-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[10]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.490-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast9_cast_reg_8028_reg[11]) is unused and will be removed from module subconv_1x1_4_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.468-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_67_cast_reg_2111_reg[0]) is unused and will be removed from module subconv_3x3_4_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.446-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_421_cast_reg_2020_reg[0]) is unused and will be removed from module shuffle_96_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.424-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_443_cast_reg_1905_reg[0]) is unused and will be removed from module shuffle_96_l_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.400-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_409_cast_reg_1905_reg[0]) is unused and will be removed from module shuffle_96_r_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.378-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_356_reg_1092_reg[0]) is unused and will be removed from module shuffle_48_r_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.353-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_380_reg_1092_reg[0]) is unused and will be removed from module shuffle_48_l_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.331-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_71_reg_898_reg[0]) is unused and will be removed from module subconv_3x3_32_strid_1." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.309-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_365_reg_1206_reg[0]) is unused and will be removed from module shuffle_48_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.286-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_41_reg_1295_reg[0]) is unused and will be removed from module subconv_3x3_8_no_rel." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.264-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_2536_reg[9]) is unused and will be removed from module subconv_1x1_32_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.241-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_201_reg_4345_reg[0]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.219-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[4]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.196-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[5]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.174-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[6]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.151-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[7]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.129-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[8]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.107-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[9]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.086-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[10]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.063-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[11]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.042-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[12]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:23.020-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (w2_cast5_cast1_reg_4354_reg[13]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.999-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_4340_reg[4]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.977-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_4340_reg[5]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.955-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_4340_reg[6]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.934-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_4340_reg[7]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.913-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_4340_reg[8]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.891-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (h1_cast6_cast_reg_4340_reg[9]) is unused and will be removed from module subconv_1x1_8_p." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:38:22.869-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (int_ap_return_reg[31]) is unused and will be removed from module ShuffleNetV2_CTL_s_axi." projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.459-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.425-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.390-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.337-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.296-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.261-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.228-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.196-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_BIAS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.163-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.129-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.096-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.070-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.048-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.027-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:23.005-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.983-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_p3X3_1X1_WEIGHTS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.962-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.939-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.917-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.896-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_OTHER_WEIGHTS_AWQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.874-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[0] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.851-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[1] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.830-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[2] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.808-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design ShuffleNetV2 has port m_axi_DATA_INPUT_OUTPUT_ARQOS[3] driven by constant 0" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:37:22.787-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_972_reg_56777_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43764]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:42.023-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_965_reg_56754_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43751]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:42.001-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1022_reg_57674_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:42964]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.980-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1025_reg_57692_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:42970]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.959-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1018_reg_57669_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:42963]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.938-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1075_reg_58589_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43009]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.910-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1078_reg_58607_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43015]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.886-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1071_reg_58584_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43008]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.866-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1131_reg_59504_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43061]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.845-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1134_reg_59522_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43067]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.823-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1127_reg_59499_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43060]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.802-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_203_reg_60401_reg' and it is trimmed from '5' to '4' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43347]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.781-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_210_reg_61116_reg' and it is trimmed from '5' to '4' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43354]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.760-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1210_reg_61747_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:42553]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.739-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1213_reg_61759_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43106]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.718-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1240_reg_62431_reg' and it is trimmed from '12' to '11' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43127]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.696-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1242_reg_62449_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43133]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.675-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1237_reg_62426_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43126]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.655-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_240_reg_63182_reg' and it is trimmed from '5' to '4' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43375]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.633-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_259_reg_64577_reg' and it is trimmed from '5' to '4' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43389]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.612-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_278_reg_65972_reg' and it is trimmed from '5' to '4' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43403]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.591-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1187_reg_61032_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:42539]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.570-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1190_reg_61044_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:43092]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:41.549-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_558_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_strid_1.v:292]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:32.034-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_111_reg_602_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_strid_1.v:298]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:32.010-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_reg_589_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_strid_1.v:267]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.985-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_542_reg' and it is trimmed from '12' to '11' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_stride_1.v:290]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.962-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_586_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_stride_1.v:296]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.931-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_573_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_stride_1.v:265]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.904-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_90_reg_548_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_32_strid.v:291]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.872-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_95_reg_592_reg' and it is trimmed from '15' to '14' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_32_strid.v:297]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.846-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_93_reg_579_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_32_strid.v:273]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.824-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_394_reg_702_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_r_p.v:374]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.802-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_391_reg_697_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_r_p.v:373]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.782-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_419_reg_702_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_l_p.v:374]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.758-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_416_reg_697_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_l_p.v:373]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.730-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_408_reg_819_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_p.v:409]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.710-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_403_reg_809_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_p.v:407]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.679-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_405_reg_814_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_24_p.v:408]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.648-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_361_reg_1115_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_r_p.v:588]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.624-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_358_reg_1110_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_r_p.v:587]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.593-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_385_reg_1115_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_l_p.v:588]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.564-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_382_reg_1110_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_l_p.v:587]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.538-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_141_reg_928_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_no_re.v:503]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.512-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_143_reg_946_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_no_re.v:509]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.482-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_135_reg_894_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_no_re.v:497]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.460-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_reg_915_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_no_re.v:478]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.440-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_960_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_32_strid_1.v:510]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.418-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_916_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_32_strid_1.v:504]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.398-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_947_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_32_strid_1.v:479]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.378-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_375_reg_1239_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_p.v:627]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.353-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_370_reg_1229_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_p.v:625]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.332-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_372_reg_1234_reg' and it is trimmed from '14' to '13' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_48_p.v:626]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.306-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_1347_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_no_rel.v:718]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.275-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_1365_reg' and it is trimmed from '8' to '7' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_no_rel.v:724]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.250-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_1313_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_no_rel.v:712]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.224-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_reg_1334_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_no_rel.v:694]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.198-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_126_reg_1378_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_strid.v:720]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.177-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_120_reg_1334_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_strid.v:714]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.153-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_123_reg_1365_reg' and it is trimmed from '10' to '9' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_16_strid.v:696]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.123-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_328_reg_1928_reg' and it is trimmed from '6' to '5' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_r_p.v:1023]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.102-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_325_reg_1923_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_r_p.v:1022]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.081-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_352_reg_1928_reg' and it is trimmed from '6' to '5' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_l_p.v:1023]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.059-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_349_reg_1923_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_l_p.v:1022]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.035-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_342_reg_2053_reg' and it is trimmed from '6' to '5' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_p.v:1059]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:31.007-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_337_reg_2043_reg' and it is trimmed from '12' to '11' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_p.v:1057]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.978-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_339_reg_2048_reg' and it is trimmed from '13' to '12' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/shuffle_96_p.v:1058]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.957-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_533_reg_1761_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1058]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.936-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_534_reg_1766_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1059]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.914-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1191]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.893-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1015]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.866-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter5_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1017]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.845-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1019]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.825-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter7_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1021]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.796-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter8_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1023]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.774-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter9_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1009]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.752-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter10_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1009]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.732-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter11_tmp_455_reg_1602_reg' and it is trimmed from '32' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1011]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.709-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_2163_reg' and it is trimmed from '6' to '5' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_4_no_rel.v:1150]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.679-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_reg_2181_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_4_no_rel.v:1156]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.648-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_58_reg_2129_reg' and it is trimmed from '12' to '11' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_4_no_rel.v:1144]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.624-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_2150_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_4_no_rel.v:1126]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.597-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_reg_2192_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_stride.v:1165]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.570-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2148_reg' and it is trimmed from '12' to '11' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_stride.v:1153]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.549-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_2179_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_3x3_8_stride.v:1128]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.521-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex1_cast_mid2_s_reg_1673_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:1424]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.489-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex9_cast_mid2_s_reg_1959_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:1373]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.461-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_311_reg_2535_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:1709]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.431-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_251_reg_2541_reg' and it is trimmed from '11' to '10' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:1709]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.397-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_273_reg_5239_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:2985]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.367-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_283_reg_5463_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:2964]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.328-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_269_reg_5015_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:2978]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.305-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_266_reg_4791_reg' and it is trimmed from '9' to '8' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:2971]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.286-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_155_reg_8990_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:4965]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.262-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_167_reg_9284_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:4973]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.236-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_reg_8696_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:4957]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.210-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_148_reg_8402_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:4949]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.185-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_201_reg_4345_reg' and it is trimmed from '7' to '6' bits. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:2812]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:21:30.163-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWREGION[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:17.078-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWREGION[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:17.059-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWREGION[3]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:17.040-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWLOCK[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:17.021-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWLOCK[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.993-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWBURST[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.965-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWBURST[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.946-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWSIZE[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.925-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWSIZE[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.906-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWSIZE[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.886-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi has unconnected port I_AWID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.864-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wdata_user[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.845-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_user[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.826-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_prot[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.806-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_prot[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.787-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_prot[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.767-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_cache[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.748-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_cache[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.728-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_cache[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.709-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port wreq_cache[3]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.683-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port BUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.664-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port BID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.646-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port WUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.626-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port WID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.606-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port AWREGION[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.580-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port AWREGION[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.560-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port AWREGION[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.542-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_write has unconnected port AWREGION[3]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.522-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_user[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.502-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_prot[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.479-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_prot[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.459-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_prot[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.440-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_cache[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.421-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_cache[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.391-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_cache[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.364-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port rreq_cache[3]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.345-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port RUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.325-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port RID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.301-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.277-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.258-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.239-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_DATA_BIAS_m_axi_read has unconnected port ARREGION[3]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.220-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design ShuffleNetV2_mul_dEe has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.201-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.182-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.163-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.144-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.124-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_BVALID" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.105-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.085-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.066-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.047-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.028-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_RLAST" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:16.009-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_WREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.991-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last has unconnected port m_axi_weight_V_AWREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.972-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv_last_weight_hbi has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.953-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.935-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.916-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.898-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.880-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_BVALID" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.860-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.829-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.811-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.792-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.773-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_RLAST" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.754-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_WREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.736-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p has unconnected port m_axi_weight_V_AWREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.714-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design conv1_p_weight_tebkb has unconnected port reset" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.695-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.675-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.654-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.636-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.617-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.599-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.580-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.561-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.543-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RLAST" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.525-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.507-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.489-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[2]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.466-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[3]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.444-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[4]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.425-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[5]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.402-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[6]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.383-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RDATA[7]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.364-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_RVALID" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.346-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_output_V_ARREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.328-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.309-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.291-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.272-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.254-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_BVALID" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.236-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RRESP[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.217-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RRESP[1]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.199-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RUSER[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.178-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RID[0]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.160-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_RLAST" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.141-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_WREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.119-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fc has unconnected port m_axi_weight_V_AWREADY" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.096-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2.v:90810]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.076-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1989]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.055-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1907]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.037-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1905]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.018-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1895]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:15.000-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1891]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.982-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1887]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.963-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1885]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1875]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.927-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1873]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.908-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1869]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.882-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1867]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.860-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1859]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.842-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1853]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.824-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1849]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.806-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1847]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.788-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1839]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.769-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1829]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.752-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv1_p.v:1827]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.734-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2529]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.715-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2521]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.697-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2517]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.680-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2505]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.662-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2503]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.644-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2499]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.627-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2497]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.609-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2489]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.591-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2483]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.573-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2477]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.556-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2469]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.537-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/conv_last.v:2423]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.518-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.498-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3912]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.479-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3902]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.268-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3718]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.249-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3712]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.231-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3708]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.205-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3706]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.187-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3698]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.169-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3696]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.150-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3670]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.132-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16_p.v:3662]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.113-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3912]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.095-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3902]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.077-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3718]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.056-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3712]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.038-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3708]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:14.010-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3706]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.979-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3698]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.956-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3696]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.938-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3670]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.920-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_32_p.v:3662]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.902-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:7356]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.884-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:7328]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.865-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6936]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.847-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6930]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.826-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6926]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.807-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6924]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.787-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6904]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.769-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6902]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.749-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6858]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.730-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_16p_p.v:6850]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.712-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12968]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.693-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12934]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.676-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12316]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.658-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12312]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.635-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12306]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.606-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12304]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.584-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12274]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.566-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12272]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.549-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12230]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.528-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8p_p.v:12222]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.508-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6804]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.490-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6794]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.465-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6512]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.445-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6508]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.418-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6502]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.391-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6500]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.364-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6492]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.346-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6490]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.328-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6464]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.310-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_8_p.v:6456]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.292-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_33_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6399]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.273-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_32_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6353]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.256-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_32_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6345]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.238-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_31_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6299]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.220-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_31_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6291]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.202-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_30_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6245]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.184-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_30_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6237]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.166-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_2_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6191]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.148-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_2_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6183]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.128-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_29_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6137]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.110-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_29_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6129]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.091-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_28_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6083]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.073-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_28_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6075]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.056-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_27_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6029]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.038-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_27_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:6021]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.020-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_26_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5975]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:13.002-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_26_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5967]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.985-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_25_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5921]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.967-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_25_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5913]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.949-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_24_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5867]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.931-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_23_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5813]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.913-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_23_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5805]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.896-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_22_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5759]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.873-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_22_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5751]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.849-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_21_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5705]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.824-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_21_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5697]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.806-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_20_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5651]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.789-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_20_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5643]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.770-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_1_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5597]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.684-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_1_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5589]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.659-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_19_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5543]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.642-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_19_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5535]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.624-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_18_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5489]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.607-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_18_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5481]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.587-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_17_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5435]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.565-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_17_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5427]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.547-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_16_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5381]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.527-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_16_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5373]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.504-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_15_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5327]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.486-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_15_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5319]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.469-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_14_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5273]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.452-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_14_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5265]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.435-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_13_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5219]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.418-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_13_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5211]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.401-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_12_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5165]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.383-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_12_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5157]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.366-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_11_ce1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5111]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.349-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buffer1_1_96_4x4_p_V_11_ce0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5103]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.331-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5013]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.314-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:5005]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.297-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12922]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.280-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12902]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.263-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12382]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.246-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12378]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.229-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12372]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.212-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12370]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.195-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12360]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.178-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.161-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12320]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.143-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/subconv_1x1_4_p.v:12312]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.126-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_BIAS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.108-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.090-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.073-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_BIAS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.056-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.040-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.023-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:12.006-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.989-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.963-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.939-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.921-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.897-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.870-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.849-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.832-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_BIAS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.808-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.791-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.774-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.757-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.739-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.718-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.697-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.672-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.647-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.622-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.596-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.573-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.548-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.523-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.505-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.488-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.470-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.452-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.436-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.419-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.403-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.385-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.360-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.333-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.310-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.295-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.277-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.258-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.176-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.152-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.127-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.102-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.079-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net ARREGION in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_read does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:770]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.062-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WUSER in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1541]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.043-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net WID in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1537]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.024-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-3848] Net AWREGION in module/entity ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_write does not have driver. [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:1532]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:11.005-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.980-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[4].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.963-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.945-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[3].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.927-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.908-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[2].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.892-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].strb_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2367]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.875-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_gen[1].data_buf_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:2358]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.859-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.842-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.826-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.810-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi.v:495]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.792-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_CTL_s_axi.v:382]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.766-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/lyh67/Downloads/acceleartor_padding/acceleartor_hls_padding/optimization_sub_1x1+3x3/impl/verilog/ShuffleNetV2_CTL_s_axi.v:301]" projectName="acceleartor_hls_padding" solutionName="optimization_sub_1x1+3x3" date="2018-12-21T00:20:10.742-0600" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
