// Seed: 1147853423
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3, id_4;
  always begin : LABEL_0
    id_3 <= id_3 - 1'b0;
  end
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5
);
  assign id_7 = 1;
  time id_8;
  wand id_9 = 1;
  assign id_8 = id_9;
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
