HIF003
--
-- Copyright (C) 1988-2002 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any other
-- associated documentation or information provided by Altera or a partner
-- under Altera's Megafunction Partnership Program may be used only to
-- program PLD devices (but not masked PLD devices) from Altera.  Any other
-- use of such megafunction design, net list, support information, device
-- programming or simulation file, or any other related documentation or
-- information is prohibited for any other purpose, including, but not
-- limited to modification, reverse engineering, de-compiling, or use with
-- any other silicon devices, unless such use is explicitly licensed under
-- a separate agreement with Altera or a megafunction partner.  Title to
-- the intellectual property, including patents, copyrights, trademarks,
-- trade secrets, or maskworks, embodied in any such megafunction design,
-- net list, support information, device programming or simulation file, or
-- any other related documentation or information provided by Altera or a
-- megafunction partner, remains with Altera, the megafunction partner, or
-- their respective licensors.  No other licenses, including any licenses
-- needed under any third party's intellectual property, are provided herein.
--
-- Warning: do not edit this file!
--
FILES
{
	lpm_shiftreg.tdf
	{
		lpm_shiftreg [DEVICE_FAMILY,LPM_SVALUE=0,LPM_AVALUE=0,LPM_DIRECTION=LEFT,LPM_WIDTH,USE_LPM_FOR_AHDL_OPERATORS] [lpm_constant.inc,dffeea.inc,aglobal.inc]
		{
			3 [DEVICE_FAMILY=ACEX1K,LPM_SVALUE=0,LPM_AVALUE=0,LPM_DIRECTION=LEFT,LPM_WIDTH=8,USE_LPM_FOR_AHDL_OPERATORS=OFF] [shiftout,data7,data6,data5,data4,data3,data2,data1,data0,clock,load];
			2 [DEVICE_FAMILY=ACEX1K,LPM_SVALUE=0,LPM_AVALUE=0,LPM_DIRECTION=LEFT,LPM_WIDTH=8,USE_LPM_FOR_AHDL_OPERATORS=OFF] [q7,q6,q5,q4,q3,q2,q1,q0,clock,shiftin];
			1 [DEVICE_FAMILY=ACEX1K,LPM_SVALUE=0,LPM_AVALUE=0,LPM_DIRECTION=LEFT,LPM_WIDTH=8,USE_LPM_FOR_AHDL_OPERATORS=OFF] [shiftout,data7,data6,data5,data4,data3,data2,data1,data0,clock];
		}
	}
	shiftreg.tdf
	{
		shiftreg [USE_LPM_FOR_AHDL_OPERATORS] [lpm_shiftreg.inc]
		{
			0 [USE_LPM_FOR_AHDL_OPERATORS=OFF] [];
		}
	}
}
TREE
{
	shiftreg::(0,0):(0): shiftreg.tdf
	{
		lpm_shiftreg:3:(8,1):(45,reg1): lpm_shiftreg.tdf;
		lpm_shiftreg:2:(10,1):(72,reg2): lpm_shiftreg.tdf;
	}
}
