-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

-- DATE "10/06/2016 22:25:42"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	tron IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(9 DOWNTO 0);
	PS2_DAT : BUFFER std_logic;
	PS2_CLK : BUFFER std_logic;
	HEX5 : BUFFER std_logic_vector(0 TO 6);
	HEX4 : BUFFER std_logic_vector(0 TO 6);
	HEX1 : BUFFER std_logic_vector(0 TO 6);
	HEX0 : BUFFER std_logic_vector(0 TO 6);
	VGA_CLK : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_SYNC_N : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END tron;

-- Design Ports Information
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF tron IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_HEX5 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX4 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX1 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX0 : std_logic_vector(0 TO 6);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \p2|Mult8~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult8~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult8~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult8~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult8~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult9~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult9~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult9~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult9~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult9~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult11~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult11~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult11~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult11~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult11~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult10~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult10~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult10~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult10~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult10~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult3~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult3~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult3~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult3~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult3~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult2~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult2~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult2~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult2~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult2~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult1~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult1~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult1~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult1~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult1~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult4~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult4~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult4~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult4~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult4~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult5~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult5~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult5~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult5~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult5~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult0~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult0~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult0~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult0~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult0~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult7~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult7~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult7~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult7~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult7~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \p2|Mult6~mac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|Mult6~mac_AY_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \p2|Mult6~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult6~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \p2|Mult6~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p2|Mult8~8\ : std_logic;
SIGNAL \p2|Mult8~9\ : std_logic;
SIGNAL \p2|Mult8~10\ : std_logic;
SIGNAL \p2|Mult8~11\ : std_logic;
SIGNAL \p2|Mult8~12\ : std_logic;
SIGNAL \p2|Mult8~13\ : std_logic;
SIGNAL \p2|Mult8~14\ : std_logic;
SIGNAL \p2|Mult8~15\ : std_logic;
SIGNAL \p2|Mult8~16\ : std_logic;
SIGNAL \p2|Mult8~17\ : std_logic;
SIGNAL \p2|Mult8~18\ : std_logic;
SIGNAL \p2|Mult8~19\ : std_logic;
SIGNAL \p2|Mult8~20\ : std_logic;
SIGNAL \p2|Mult8~21\ : std_logic;
SIGNAL \p2|Mult8~22\ : std_logic;
SIGNAL \p2|Mult8~23\ : std_logic;
SIGNAL \p2|Mult8~24\ : std_logic;
SIGNAL \p2|Mult8~25\ : std_logic;
SIGNAL \p2|Mult8~26\ : std_logic;
SIGNAL \p2|Mult8~27\ : std_logic;
SIGNAL \p2|Mult8~28\ : std_logic;
SIGNAL \p2|Mult8~29\ : std_logic;
SIGNAL \p2|Mult8~30\ : std_logic;
SIGNAL \p2|Mult8~31\ : std_logic;
SIGNAL \p2|Mult8~32\ : std_logic;
SIGNAL \p2|Mult8~33\ : std_logic;
SIGNAL \p2|Mult8~34\ : std_logic;
SIGNAL \p2|Mult8~35\ : std_logic;
SIGNAL \p2|Mult8~36\ : std_logic;
SIGNAL \p2|Mult8~37\ : std_logic;
SIGNAL \p2|Mult8~38\ : std_logic;
SIGNAL \p2|Mult8~39\ : std_logic;
SIGNAL \p2|Mult8~40\ : std_logic;
SIGNAL \p2|Mult8~41\ : std_logic;
SIGNAL \p2|Mult8~42\ : std_logic;
SIGNAL \p2|Mult8~43\ : std_logic;
SIGNAL \p2|Mult8~44\ : std_logic;
SIGNAL \p2|Mult8~45\ : std_logic;
SIGNAL \p2|Mult8~46\ : std_logic;
SIGNAL \p2|Mult8~47\ : std_logic;
SIGNAL \p2|Mult8~48\ : std_logic;
SIGNAL \p2|Mult8~49\ : std_logic;
SIGNAL \p2|Mult8~50\ : std_logic;
SIGNAL \p2|Mult8~51\ : std_logic;
SIGNAL \p2|Mult8~52\ : std_logic;
SIGNAL \p2|Mult8~53\ : std_logic;
SIGNAL \p2|Mult8~54\ : std_logic;
SIGNAL \p2|Mult8~55\ : std_logic;
SIGNAL \p2|Mult8~56\ : std_logic;
SIGNAL \p2|Mult8~57\ : std_logic;
SIGNAL \p2|Mult9~8\ : std_logic;
SIGNAL \p2|Mult9~9\ : std_logic;
SIGNAL \p2|Mult9~10\ : std_logic;
SIGNAL \p2|Mult9~11\ : std_logic;
SIGNAL \p2|Mult9~12\ : std_logic;
SIGNAL \p2|Mult9~13\ : std_logic;
SIGNAL \p2|Mult9~14\ : std_logic;
SIGNAL \p2|Mult9~15\ : std_logic;
SIGNAL \p2|Mult9~16\ : std_logic;
SIGNAL \p2|Mult9~17\ : std_logic;
SIGNAL \p2|Mult9~18\ : std_logic;
SIGNAL \p2|Mult9~19\ : std_logic;
SIGNAL \p2|Mult9~20\ : std_logic;
SIGNAL \p2|Mult9~21\ : std_logic;
SIGNAL \p2|Mult9~22\ : std_logic;
SIGNAL \p2|Mult9~23\ : std_logic;
SIGNAL \p2|Mult9~24\ : std_logic;
SIGNAL \p2|Mult9~25\ : std_logic;
SIGNAL \p2|Mult9~26\ : std_logic;
SIGNAL \p2|Mult9~27\ : std_logic;
SIGNAL \p2|Mult9~28\ : std_logic;
SIGNAL \p2|Mult9~29\ : std_logic;
SIGNAL \p2|Mult9~30\ : std_logic;
SIGNAL \p2|Mult9~31\ : std_logic;
SIGNAL \p2|Mult9~32\ : std_logic;
SIGNAL \p2|Mult9~33\ : std_logic;
SIGNAL \p2|Mult9~34\ : std_logic;
SIGNAL \p2|Mult9~35\ : std_logic;
SIGNAL \p2|Mult9~36\ : std_logic;
SIGNAL \p2|Mult9~37\ : std_logic;
SIGNAL \p2|Mult9~38\ : std_logic;
SIGNAL \p2|Mult9~39\ : std_logic;
SIGNAL \p2|Mult9~40\ : std_logic;
SIGNAL \p2|Mult9~41\ : std_logic;
SIGNAL \p2|Mult9~42\ : std_logic;
SIGNAL \p2|Mult9~43\ : std_logic;
SIGNAL \p2|Mult9~44\ : std_logic;
SIGNAL \p2|Mult9~45\ : std_logic;
SIGNAL \p2|Mult9~46\ : std_logic;
SIGNAL \p2|Mult9~47\ : std_logic;
SIGNAL \p2|Mult9~48\ : std_logic;
SIGNAL \p2|Mult9~49\ : std_logic;
SIGNAL \p2|Mult9~50\ : std_logic;
SIGNAL \p2|Mult9~51\ : std_logic;
SIGNAL \p2|Mult9~52\ : std_logic;
SIGNAL \p2|Mult9~53\ : std_logic;
SIGNAL \p2|Mult9~54\ : std_logic;
SIGNAL \p2|Mult9~55\ : std_logic;
SIGNAL \p2|Mult9~56\ : std_logic;
SIGNAL \p2|Mult9~57\ : std_logic;
SIGNAL \p2|Mult11~8\ : std_logic;
SIGNAL \p2|Mult11~9\ : std_logic;
SIGNAL \p2|Mult11~10\ : std_logic;
SIGNAL \p2|Mult11~11\ : std_logic;
SIGNAL \p2|Mult11~12\ : std_logic;
SIGNAL \p2|Mult11~13\ : std_logic;
SIGNAL \p2|Mult11~14\ : std_logic;
SIGNAL \p2|Mult11~15\ : std_logic;
SIGNAL \p2|Mult11~16\ : std_logic;
SIGNAL \p2|Mult11~17\ : std_logic;
SIGNAL \p2|Mult11~18\ : std_logic;
SIGNAL \p2|Mult11~19\ : std_logic;
SIGNAL \p2|Mult11~20\ : std_logic;
SIGNAL \p2|Mult11~21\ : std_logic;
SIGNAL \p2|Mult11~22\ : std_logic;
SIGNAL \p2|Mult11~23\ : std_logic;
SIGNAL \p2|Mult11~24\ : std_logic;
SIGNAL \p2|Mult11~25\ : std_logic;
SIGNAL \p2|Mult11~26\ : std_logic;
SIGNAL \p2|Mult11~27\ : std_logic;
SIGNAL \p2|Mult11~28\ : std_logic;
SIGNAL \p2|Mult11~29\ : std_logic;
SIGNAL \p2|Mult11~30\ : std_logic;
SIGNAL \p2|Mult11~31\ : std_logic;
SIGNAL \p2|Mult11~32\ : std_logic;
SIGNAL \p2|Mult11~33\ : std_logic;
SIGNAL \p2|Mult11~34\ : std_logic;
SIGNAL \p2|Mult11~35\ : std_logic;
SIGNAL \p2|Mult11~36\ : std_logic;
SIGNAL \p2|Mult11~37\ : std_logic;
SIGNAL \p2|Mult11~38\ : std_logic;
SIGNAL \p2|Mult11~39\ : std_logic;
SIGNAL \p2|Mult11~40\ : std_logic;
SIGNAL \p2|Mult11~41\ : std_logic;
SIGNAL \p2|Mult11~42\ : std_logic;
SIGNAL \p2|Mult11~43\ : std_logic;
SIGNAL \p2|Mult11~44\ : std_logic;
SIGNAL \p2|Mult11~45\ : std_logic;
SIGNAL \p2|Mult11~46\ : std_logic;
SIGNAL \p2|Mult11~47\ : std_logic;
SIGNAL \p2|Mult11~48\ : std_logic;
SIGNAL \p2|Mult11~49\ : std_logic;
SIGNAL \p2|Mult11~50\ : std_logic;
SIGNAL \p2|Mult11~51\ : std_logic;
SIGNAL \p2|Mult11~52\ : std_logic;
SIGNAL \p2|Mult11~53\ : std_logic;
SIGNAL \p2|Mult11~54\ : std_logic;
SIGNAL \p2|Mult11~55\ : std_logic;
SIGNAL \p2|Mult11~56\ : std_logic;
SIGNAL \p2|Mult11~57\ : std_logic;
SIGNAL \p2|Mult10~8\ : std_logic;
SIGNAL \p2|Mult10~9\ : std_logic;
SIGNAL \p2|Mult10~10\ : std_logic;
SIGNAL \p2|Mult10~11\ : std_logic;
SIGNAL \p2|Mult10~12\ : std_logic;
SIGNAL \p2|Mult10~13\ : std_logic;
SIGNAL \p2|Mult10~14\ : std_logic;
SIGNAL \p2|Mult10~15\ : std_logic;
SIGNAL \p2|Mult10~16\ : std_logic;
SIGNAL \p2|Mult10~17\ : std_logic;
SIGNAL \p2|Mult10~18\ : std_logic;
SIGNAL \p2|Mult10~19\ : std_logic;
SIGNAL \p2|Mult10~20\ : std_logic;
SIGNAL \p2|Mult10~21\ : std_logic;
SIGNAL \p2|Mult10~22\ : std_logic;
SIGNAL \p2|Mult10~23\ : std_logic;
SIGNAL \p2|Mult10~24\ : std_logic;
SIGNAL \p2|Mult10~25\ : std_logic;
SIGNAL \p2|Mult10~26\ : std_logic;
SIGNAL \p2|Mult10~27\ : std_logic;
SIGNAL \p2|Mult10~28\ : std_logic;
SIGNAL \p2|Mult10~29\ : std_logic;
SIGNAL \p2|Mult10~30\ : std_logic;
SIGNAL \p2|Mult10~31\ : std_logic;
SIGNAL \p2|Mult10~32\ : std_logic;
SIGNAL \p2|Mult10~33\ : std_logic;
SIGNAL \p2|Mult10~34\ : std_logic;
SIGNAL \p2|Mult10~35\ : std_logic;
SIGNAL \p2|Mult10~36\ : std_logic;
SIGNAL \p2|Mult10~37\ : std_logic;
SIGNAL \p2|Mult10~38\ : std_logic;
SIGNAL \p2|Mult10~39\ : std_logic;
SIGNAL \p2|Mult10~40\ : std_logic;
SIGNAL \p2|Mult10~41\ : std_logic;
SIGNAL \p2|Mult10~42\ : std_logic;
SIGNAL \p2|Mult10~43\ : std_logic;
SIGNAL \p2|Mult10~44\ : std_logic;
SIGNAL \p2|Mult10~45\ : std_logic;
SIGNAL \p2|Mult10~46\ : std_logic;
SIGNAL \p2|Mult10~47\ : std_logic;
SIGNAL \p2|Mult10~48\ : std_logic;
SIGNAL \p2|Mult10~49\ : std_logic;
SIGNAL \p2|Mult10~50\ : std_logic;
SIGNAL \p2|Mult10~51\ : std_logic;
SIGNAL \p2|Mult10~52\ : std_logic;
SIGNAL \p2|Mult10~53\ : std_logic;
SIGNAL \p2|Mult10~54\ : std_logic;
SIGNAL \p2|Mult10~55\ : std_logic;
SIGNAL \p2|Mult10~56\ : std_logic;
SIGNAL \p2|Mult10~57\ : std_logic;
SIGNAL \p2|Mult3~8\ : std_logic;
SIGNAL \p2|Mult3~9\ : std_logic;
SIGNAL \p2|Mult3~10\ : std_logic;
SIGNAL \p2|Mult3~11\ : std_logic;
SIGNAL \p2|Mult3~12\ : std_logic;
SIGNAL \p2|Mult3~13\ : std_logic;
SIGNAL \p2|Mult3~14\ : std_logic;
SIGNAL \p2|Mult3~15\ : std_logic;
SIGNAL \p2|Mult3~16\ : std_logic;
SIGNAL \p2|Mult3~17\ : std_logic;
SIGNAL \p2|Mult3~18\ : std_logic;
SIGNAL \p2|Mult3~19\ : std_logic;
SIGNAL \p2|Mult3~20\ : std_logic;
SIGNAL \p2|Mult3~21\ : std_logic;
SIGNAL \p2|Mult3~22\ : std_logic;
SIGNAL \p2|Mult3~23\ : std_logic;
SIGNAL \p2|Mult3~24\ : std_logic;
SIGNAL \p2|Mult3~25\ : std_logic;
SIGNAL \p2|Mult3~26\ : std_logic;
SIGNAL \p2|Mult3~27\ : std_logic;
SIGNAL \p2|Mult3~28\ : std_logic;
SIGNAL \p2|Mult3~29\ : std_logic;
SIGNAL \p2|Mult3~30\ : std_logic;
SIGNAL \p2|Mult3~31\ : std_logic;
SIGNAL \p2|Mult3~32\ : std_logic;
SIGNAL \p2|Mult3~33\ : std_logic;
SIGNAL \p2|Mult3~34\ : std_logic;
SIGNAL \p2|Mult3~35\ : std_logic;
SIGNAL \p2|Mult3~36\ : std_logic;
SIGNAL \p2|Mult3~37\ : std_logic;
SIGNAL \p2|Mult3~38\ : std_logic;
SIGNAL \p2|Mult3~39\ : std_logic;
SIGNAL \p2|Mult3~40\ : std_logic;
SIGNAL \p2|Mult3~41\ : std_logic;
SIGNAL \p2|Mult3~42\ : std_logic;
SIGNAL \p2|Mult3~43\ : std_logic;
SIGNAL \p2|Mult3~44\ : std_logic;
SIGNAL \p2|Mult3~45\ : std_logic;
SIGNAL \p2|Mult3~46\ : std_logic;
SIGNAL \p2|Mult3~47\ : std_logic;
SIGNAL \p2|Mult3~48\ : std_logic;
SIGNAL \p2|Mult3~49\ : std_logic;
SIGNAL \p2|Mult3~50\ : std_logic;
SIGNAL \p2|Mult3~51\ : std_logic;
SIGNAL \p2|Mult3~52\ : std_logic;
SIGNAL \p2|Mult3~53\ : std_logic;
SIGNAL \p2|Mult3~54\ : std_logic;
SIGNAL \p2|Mult3~55\ : std_logic;
SIGNAL \p2|Mult3~56\ : std_logic;
SIGNAL \p2|Mult3~57\ : std_logic;
SIGNAL \p2|Mult2~8\ : std_logic;
SIGNAL \p2|Mult2~9\ : std_logic;
SIGNAL \p2|Mult2~10\ : std_logic;
SIGNAL \p2|Mult2~11\ : std_logic;
SIGNAL \p2|Mult2~12\ : std_logic;
SIGNAL \p2|Mult2~13\ : std_logic;
SIGNAL \p2|Mult2~14\ : std_logic;
SIGNAL \p2|Mult2~15\ : std_logic;
SIGNAL \p2|Mult2~16\ : std_logic;
SIGNAL \p2|Mult2~17\ : std_logic;
SIGNAL \p2|Mult2~18\ : std_logic;
SIGNAL \p2|Mult2~19\ : std_logic;
SIGNAL \p2|Mult2~20\ : std_logic;
SIGNAL \p2|Mult2~21\ : std_logic;
SIGNAL \p2|Mult2~22\ : std_logic;
SIGNAL \p2|Mult2~23\ : std_logic;
SIGNAL \p2|Mult2~24\ : std_logic;
SIGNAL \p2|Mult2~25\ : std_logic;
SIGNAL \p2|Mult2~26\ : std_logic;
SIGNAL \p2|Mult2~27\ : std_logic;
SIGNAL \p2|Mult2~28\ : std_logic;
SIGNAL \p2|Mult2~29\ : std_logic;
SIGNAL \p2|Mult2~30\ : std_logic;
SIGNAL \p2|Mult2~31\ : std_logic;
SIGNAL \p2|Mult2~32\ : std_logic;
SIGNAL \p2|Mult2~33\ : std_logic;
SIGNAL \p2|Mult2~34\ : std_logic;
SIGNAL \p2|Mult2~35\ : std_logic;
SIGNAL \p2|Mult2~36\ : std_logic;
SIGNAL \p2|Mult2~37\ : std_logic;
SIGNAL \p2|Mult2~38\ : std_logic;
SIGNAL \p2|Mult2~39\ : std_logic;
SIGNAL \p2|Mult2~40\ : std_logic;
SIGNAL \p2|Mult2~41\ : std_logic;
SIGNAL \p2|Mult2~42\ : std_logic;
SIGNAL \p2|Mult2~43\ : std_logic;
SIGNAL \p2|Mult2~44\ : std_logic;
SIGNAL \p2|Mult2~45\ : std_logic;
SIGNAL \p2|Mult2~46\ : std_logic;
SIGNAL \p2|Mult2~47\ : std_logic;
SIGNAL \p2|Mult2~48\ : std_logic;
SIGNAL \p2|Mult2~49\ : std_logic;
SIGNAL \p2|Mult2~50\ : std_logic;
SIGNAL \p2|Mult2~51\ : std_logic;
SIGNAL \p2|Mult2~52\ : std_logic;
SIGNAL \p2|Mult2~53\ : std_logic;
SIGNAL \p2|Mult2~54\ : std_logic;
SIGNAL \p2|Mult2~55\ : std_logic;
SIGNAL \p2|Mult2~56\ : std_logic;
SIGNAL \p2|Mult2~57\ : std_logic;
SIGNAL \p2|Mult1~8\ : std_logic;
SIGNAL \p2|Mult1~9\ : std_logic;
SIGNAL \p2|Mult1~10\ : std_logic;
SIGNAL \p2|Mult1~11\ : std_logic;
SIGNAL \p2|Mult1~12\ : std_logic;
SIGNAL \p2|Mult1~13\ : std_logic;
SIGNAL \p2|Mult1~14\ : std_logic;
SIGNAL \p2|Mult1~15\ : std_logic;
SIGNAL \p2|Mult1~16\ : std_logic;
SIGNAL \p2|Mult1~17\ : std_logic;
SIGNAL \p2|Mult1~18\ : std_logic;
SIGNAL \p2|Mult1~19\ : std_logic;
SIGNAL \p2|Mult1~20\ : std_logic;
SIGNAL \p2|Mult1~21\ : std_logic;
SIGNAL \p2|Mult1~22\ : std_logic;
SIGNAL \p2|Mult1~23\ : std_logic;
SIGNAL \p2|Mult1~24\ : std_logic;
SIGNAL \p2|Mult1~25\ : std_logic;
SIGNAL \p2|Mult1~26\ : std_logic;
SIGNAL \p2|Mult1~27\ : std_logic;
SIGNAL \p2|Mult1~28\ : std_logic;
SIGNAL \p2|Mult1~29\ : std_logic;
SIGNAL \p2|Mult1~30\ : std_logic;
SIGNAL \p2|Mult1~31\ : std_logic;
SIGNAL \p2|Mult1~32\ : std_logic;
SIGNAL \p2|Mult1~33\ : std_logic;
SIGNAL \p2|Mult1~34\ : std_logic;
SIGNAL \p2|Mult1~35\ : std_logic;
SIGNAL \p2|Mult1~36\ : std_logic;
SIGNAL \p2|Mult1~37\ : std_logic;
SIGNAL \p2|Mult1~38\ : std_logic;
SIGNAL \p2|Mult1~39\ : std_logic;
SIGNAL \p2|Mult1~40\ : std_logic;
SIGNAL \p2|Mult1~41\ : std_logic;
SIGNAL \p2|Mult1~42\ : std_logic;
SIGNAL \p2|Mult1~43\ : std_logic;
SIGNAL \p2|Mult1~44\ : std_logic;
SIGNAL \p2|Mult1~45\ : std_logic;
SIGNAL \p2|Mult1~46\ : std_logic;
SIGNAL \p2|Mult1~47\ : std_logic;
SIGNAL \p2|Mult1~48\ : std_logic;
SIGNAL \p2|Mult1~49\ : std_logic;
SIGNAL \p2|Mult1~50\ : std_logic;
SIGNAL \p2|Mult1~51\ : std_logic;
SIGNAL \p2|Mult1~52\ : std_logic;
SIGNAL \p2|Mult1~53\ : std_logic;
SIGNAL \p2|Mult1~54\ : std_logic;
SIGNAL \p2|Mult1~55\ : std_logic;
SIGNAL \p2|Mult1~56\ : std_logic;
SIGNAL \p2|Mult1~57\ : std_logic;
SIGNAL \p2|Mult4~8\ : std_logic;
SIGNAL \p2|Mult4~9\ : std_logic;
SIGNAL \p2|Mult4~10\ : std_logic;
SIGNAL \p2|Mult4~11\ : std_logic;
SIGNAL \p2|Mult4~12\ : std_logic;
SIGNAL \p2|Mult4~13\ : std_logic;
SIGNAL \p2|Mult4~14\ : std_logic;
SIGNAL \p2|Mult4~15\ : std_logic;
SIGNAL \p2|Mult4~16\ : std_logic;
SIGNAL \p2|Mult4~17\ : std_logic;
SIGNAL \p2|Mult4~18\ : std_logic;
SIGNAL \p2|Mult4~19\ : std_logic;
SIGNAL \p2|Mult4~20\ : std_logic;
SIGNAL \p2|Mult4~21\ : std_logic;
SIGNAL \p2|Mult4~22\ : std_logic;
SIGNAL \p2|Mult4~23\ : std_logic;
SIGNAL \p2|Mult4~24\ : std_logic;
SIGNAL \p2|Mult4~25\ : std_logic;
SIGNAL \p2|Mult4~26\ : std_logic;
SIGNAL \p2|Mult4~27\ : std_logic;
SIGNAL \p2|Mult4~28\ : std_logic;
SIGNAL \p2|Mult4~29\ : std_logic;
SIGNAL \p2|Mult4~30\ : std_logic;
SIGNAL \p2|Mult4~31\ : std_logic;
SIGNAL \p2|Mult4~32\ : std_logic;
SIGNAL \p2|Mult4~33\ : std_logic;
SIGNAL \p2|Mult4~34\ : std_logic;
SIGNAL \p2|Mult4~35\ : std_logic;
SIGNAL \p2|Mult4~36\ : std_logic;
SIGNAL \p2|Mult4~37\ : std_logic;
SIGNAL \p2|Mult4~38\ : std_logic;
SIGNAL \p2|Mult4~39\ : std_logic;
SIGNAL \p2|Mult4~40\ : std_logic;
SIGNAL \p2|Mult4~41\ : std_logic;
SIGNAL \p2|Mult4~42\ : std_logic;
SIGNAL \p2|Mult4~43\ : std_logic;
SIGNAL \p2|Mult4~44\ : std_logic;
SIGNAL \p2|Mult4~45\ : std_logic;
SIGNAL \p2|Mult4~46\ : std_logic;
SIGNAL \p2|Mult4~47\ : std_logic;
SIGNAL \p2|Mult4~48\ : std_logic;
SIGNAL \p2|Mult4~49\ : std_logic;
SIGNAL \p2|Mult4~50\ : std_logic;
SIGNAL \p2|Mult4~51\ : std_logic;
SIGNAL \p2|Mult4~52\ : std_logic;
SIGNAL \p2|Mult4~53\ : std_logic;
SIGNAL \p2|Mult4~54\ : std_logic;
SIGNAL \p2|Mult4~55\ : std_logic;
SIGNAL \p2|Mult4~56\ : std_logic;
SIGNAL \p2|Mult4~57\ : std_logic;
SIGNAL \p2|Mult5~8\ : std_logic;
SIGNAL \p2|Mult5~9\ : std_logic;
SIGNAL \p2|Mult5~10\ : std_logic;
SIGNAL \p2|Mult5~11\ : std_logic;
SIGNAL \p2|Mult5~12\ : std_logic;
SIGNAL \p2|Mult5~13\ : std_logic;
SIGNAL \p2|Mult5~14\ : std_logic;
SIGNAL \p2|Mult5~15\ : std_logic;
SIGNAL \p2|Mult5~16\ : std_logic;
SIGNAL \p2|Mult5~17\ : std_logic;
SIGNAL \p2|Mult5~18\ : std_logic;
SIGNAL \p2|Mult5~19\ : std_logic;
SIGNAL \p2|Mult5~20\ : std_logic;
SIGNAL \p2|Mult5~21\ : std_logic;
SIGNAL \p2|Mult5~22\ : std_logic;
SIGNAL \p2|Mult5~23\ : std_logic;
SIGNAL \p2|Mult5~24\ : std_logic;
SIGNAL \p2|Mult5~25\ : std_logic;
SIGNAL \p2|Mult5~26\ : std_logic;
SIGNAL \p2|Mult5~27\ : std_logic;
SIGNAL \p2|Mult5~28\ : std_logic;
SIGNAL \p2|Mult5~29\ : std_logic;
SIGNAL \p2|Mult5~30\ : std_logic;
SIGNAL \p2|Mult5~31\ : std_logic;
SIGNAL \p2|Mult5~32\ : std_logic;
SIGNAL \p2|Mult5~33\ : std_logic;
SIGNAL \p2|Mult5~34\ : std_logic;
SIGNAL \p2|Mult5~35\ : std_logic;
SIGNAL \p2|Mult5~36\ : std_logic;
SIGNAL \p2|Mult5~37\ : std_logic;
SIGNAL \p2|Mult5~38\ : std_logic;
SIGNAL \p2|Mult5~39\ : std_logic;
SIGNAL \p2|Mult5~40\ : std_logic;
SIGNAL \p2|Mult5~41\ : std_logic;
SIGNAL \p2|Mult5~42\ : std_logic;
SIGNAL \p2|Mult5~43\ : std_logic;
SIGNAL \p2|Mult5~44\ : std_logic;
SIGNAL \p2|Mult5~45\ : std_logic;
SIGNAL \p2|Mult5~46\ : std_logic;
SIGNAL \p2|Mult5~47\ : std_logic;
SIGNAL \p2|Mult5~48\ : std_logic;
SIGNAL \p2|Mult5~49\ : std_logic;
SIGNAL \p2|Mult5~50\ : std_logic;
SIGNAL \p2|Mult5~51\ : std_logic;
SIGNAL \p2|Mult5~52\ : std_logic;
SIGNAL \p2|Mult5~53\ : std_logic;
SIGNAL \p2|Mult5~54\ : std_logic;
SIGNAL \p2|Mult5~55\ : std_logic;
SIGNAL \p2|Mult5~56\ : std_logic;
SIGNAL \p2|Mult5~57\ : std_logic;
SIGNAL \p2|Mult0~8\ : std_logic;
SIGNAL \p2|Mult0~9\ : std_logic;
SIGNAL \p2|Mult0~10\ : std_logic;
SIGNAL \p2|Mult0~11\ : std_logic;
SIGNAL \p2|Mult0~12\ : std_logic;
SIGNAL \p2|Mult0~13\ : std_logic;
SIGNAL \p2|Mult0~14\ : std_logic;
SIGNAL \p2|Mult0~15\ : std_logic;
SIGNAL \p2|Mult0~16\ : std_logic;
SIGNAL \p2|Mult0~17\ : std_logic;
SIGNAL \p2|Mult0~18\ : std_logic;
SIGNAL \p2|Mult0~19\ : std_logic;
SIGNAL \p2|Mult0~20\ : std_logic;
SIGNAL \p2|Mult0~21\ : std_logic;
SIGNAL \p2|Mult0~22\ : std_logic;
SIGNAL \p2|Mult0~23\ : std_logic;
SIGNAL \p2|Mult0~24\ : std_logic;
SIGNAL \p2|Mult0~25\ : std_logic;
SIGNAL \p2|Mult0~26\ : std_logic;
SIGNAL \p2|Mult0~27\ : std_logic;
SIGNAL \p2|Mult0~28\ : std_logic;
SIGNAL \p2|Mult0~29\ : std_logic;
SIGNAL \p2|Mult0~30\ : std_logic;
SIGNAL \p2|Mult0~31\ : std_logic;
SIGNAL \p2|Mult0~32\ : std_logic;
SIGNAL \p2|Mult0~33\ : std_logic;
SIGNAL \p2|Mult0~34\ : std_logic;
SIGNAL \p2|Mult0~35\ : std_logic;
SIGNAL \p2|Mult0~36\ : std_logic;
SIGNAL \p2|Mult0~37\ : std_logic;
SIGNAL \p2|Mult0~38\ : std_logic;
SIGNAL \p2|Mult0~39\ : std_logic;
SIGNAL \p2|Mult0~40\ : std_logic;
SIGNAL \p2|Mult0~41\ : std_logic;
SIGNAL \p2|Mult0~42\ : std_logic;
SIGNAL \p2|Mult0~43\ : std_logic;
SIGNAL \p2|Mult0~44\ : std_logic;
SIGNAL \p2|Mult0~45\ : std_logic;
SIGNAL \p2|Mult0~46\ : std_logic;
SIGNAL \p2|Mult0~47\ : std_logic;
SIGNAL \p2|Mult0~48\ : std_logic;
SIGNAL \p2|Mult0~49\ : std_logic;
SIGNAL \p2|Mult0~50\ : std_logic;
SIGNAL \p2|Mult0~51\ : std_logic;
SIGNAL \p2|Mult0~52\ : std_logic;
SIGNAL \p2|Mult0~53\ : std_logic;
SIGNAL \p2|Mult0~54\ : std_logic;
SIGNAL \p2|Mult0~55\ : std_logic;
SIGNAL \p2|Mult0~56\ : std_logic;
SIGNAL \p2|Mult0~57\ : std_logic;
SIGNAL \p2|Mult7~8\ : std_logic;
SIGNAL \p2|Mult7~9\ : std_logic;
SIGNAL \p2|Mult7~10\ : std_logic;
SIGNAL \p2|Mult7~11\ : std_logic;
SIGNAL \p2|Mult7~12\ : std_logic;
SIGNAL \p2|Mult7~13\ : std_logic;
SIGNAL \p2|Mult7~14\ : std_logic;
SIGNAL \p2|Mult7~15\ : std_logic;
SIGNAL \p2|Mult7~16\ : std_logic;
SIGNAL \p2|Mult7~17\ : std_logic;
SIGNAL \p2|Mult7~18\ : std_logic;
SIGNAL \p2|Mult7~19\ : std_logic;
SIGNAL \p2|Mult7~20\ : std_logic;
SIGNAL \p2|Mult7~21\ : std_logic;
SIGNAL \p2|Mult7~22\ : std_logic;
SIGNAL \p2|Mult7~23\ : std_logic;
SIGNAL \p2|Mult7~24\ : std_logic;
SIGNAL \p2|Mult7~25\ : std_logic;
SIGNAL \p2|Mult7~26\ : std_logic;
SIGNAL \p2|Mult7~27\ : std_logic;
SIGNAL \p2|Mult7~28\ : std_logic;
SIGNAL \p2|Mult7~29\ : std_logic;
SIGNAL \p2|Mult7~30\ : std_logic;
SIGNAL \p2|Mult7~31\ : std_logic;
SIGNAL \p2|Mult7~32\ : std_logic;
SIGNAL \p2|Mult7~33\ : std_logic;
SIGNAL \p2|Mult7~34\ : std_logic;
SIGNAL \p2|Mult7~35\ : std_logic;
SIGNAL \p2|Mult7~36\ : std_logic;
SIGNAL \p2|Mult7~37\ : std_logic;
SIGNAL \p2|Mult7~38\ : std_logic;
SIGNAL \p2|Mult7~39\ : std_logic;
SIGNAL \p2|Mult7~40\ : std_logic;
SIGNAL \p2|Mult7~41\ : std_logic;
SIGNAL \p2|Mult7~42\ : std_logic;
SIGNAL \p2|Mult7~43\ : std_logic;
SIGNAL \p2|Mult7~44\ : std_logic;
SIGNAL \p2|Mult7~45\ : std_logic;
SIGNAL \p2|Mult7~46\ : std_logic;
SIGNAL \p2|Mult7~47\ : std_logic;
SIGNAL \p2|Mult7~48\ : std_logic;
SIGNAL \p2|Mult7~49\ : std_logic;
SIGNAL \p2|Mult7~50\ : std_logic;
SIGNAL \p2|Mult7~51\ : std_logic;
SIGNAL \p2|Mult7~52\ : std_logic;
SIGNAL \p2|Mult7~53\ : std_logic;
SIGNAL \p2|Mult7~54\ : std_logic;
SIGNAL \p2|Mult7~55\ : std_logic;
SIGNAL \p2|Mult7~56\ : std_logic;
SIGNAL \p2|Mult7~57\ : std_logic;
SIGNAL \p2|Mult6~8\ : std_logic;
SIGNAL \p2|Mult6~9\ : std_logic;
SIGNAL \p2|Mult6~10\ : std_logic;
SIGNAL \p2|Mult6~11\ : std_logic;
SIGNAL \p2|Mult6~12\ : std_logic;
SIGNAL \p2|Mult6~13\ : std_logic;
SIGNAL \p2|Mult6~14\ : std_logic;
SIGNAL \p2|Mult6~15\ : std_logic;
SIGNAL \p2|Mult6~16\ : std_logic;
SIGNAL \p2|Mult6~17\ : std_logic;
SIGNAL \p2|Mult6~18\ : std_logic;
SIGNAL \p2|Mult6~19\ : std_logic;
SIGNAL \p2|Mult6~20\ : std_logic;
SIGNAL \p2|Mult6~21\ : std_logic;
SIGNAL \p2|Mult6~22\ : std_logic;
SIGNAL \p2|Mult6~23\ : std_logic;
SIGNAL \p2|Mult6~24\ : std_logic;
SIGNAL \p2|Mult6~25\ : std_logic;
SIGNAL \p2|Mult6~26\ : std_logic;
SIGNAL \p2|Mult6~27\ : std_logic;
SIGNAL \p2|Mult6~28\ : std_logic;
SIGNAL \p2|Mult6~29\ : std_logic;
SIGNAL \p2|Mult6~30\ : std_logic;
SIGNAL \p2|Mult6~31\ : std_logic;
SIGNAL \p2|Mult6~32\ : std_logic;
SIGNAL \p2|Mult6~33\ : std_logic;
SIGNAL \p2|Mult6~34\ : std_logic;
SIGNAL \p2|Mult6~35\ : std_logic;
SIGNAL \p2|Mult6~36\ : std_logic;
SIGNAL \p2|Mult6~37\ : std_logic;
SIGNAL \p2|Mult6~38\ : std_logic;
SIGNAL \p2|Mult6~39\ : std_logic;
SIGNAL \p2|Mult6~40\ : std_logic;
SIGNAL \p2|Mult6~41\ : std_logic;
SIGNAL \p2|Mult6~42\ : std_logic;
SIGNAL \p2|Mult6~43\ : std_logic;
SIGNAL \p2|Mult6~44\ : std_logic;
SIGNAL \p2|Mult6~45\ : std_logic;
SIGNAL \p2|Mult6~46\ : std_logic;
SIGNAL \p2|Mult6~47\ : std_logic;
SIGNAL \p2|Mult6~48\ : std_logic;
SIGNAL \p2|Mult6~49\ : std_logic;
SIGNAL \p2|Mult6~50\ : std_logic;
SIGNAL \p2|Mult6~51\ : std_logic;
SIGNAL \p2|Mult6~52\ : std_logic;
SIGNAL \p2|Mult6~53\ : std_logic;
SIGNAL \p2|Mult6~54\ : std_logic;
SIGNAL \p2|Mult6~55\ : std_logic;
SIGNAL \p2|Mult6~56\ : std_logic;
SIGNAL \p2|Mult6~57\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \ps2|PS2|ps2_clk_reg~0_combout\ : std_logic;
SIGNAL \ps2|PS2|ps2_clk_reg~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~21_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~50\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~57_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~10\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~13_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~14\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~25_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~26\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~45_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~46\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~53_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~54\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~33_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal3~1_combout\ : std_logic;
SIGNAL \ps2|PS2|last_ps2_clk~0_combout\ : std_logic;
SIGNAL \ps2|PS2|last_ps2_clk~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal3~3_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector5~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|always5~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~58\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~61_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~62\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~5_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~6\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~65_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~66\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~1_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~2\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~17_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~18\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~41_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~42\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~29_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~30\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~9_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector4~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|cur_bit~4_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|cur_bit~3_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add3~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|cur_bit~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|always1~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector4~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~22\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~37_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~38\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add2~49_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal3~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~37_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal0~3_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~6\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~33_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal0~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~38\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~41_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~42\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~45_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~46\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~49_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~50\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~53_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~54\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~57_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~58\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~61_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~62\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~65_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~66\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~69_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~70\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~73_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~74\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~77_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~78\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~9_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~10\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~13_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~14\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~17_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~18\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~21_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~22\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~25_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~26\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~29_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~30\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~1_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~2\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add1~5_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector2~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~29_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal2~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal2~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~30\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~25_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~26\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~21_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~22\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~17_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~18\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~13_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~14\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~9_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~10\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~49_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~50\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~45_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~46\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~41_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~42\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~37_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~38\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~33_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~34\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~5_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~6\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add0~1_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Equal2~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector2~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Selector3~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|Add3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|cur_bit~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|PS2_DAT~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|PS2_DAT~2_combout\ : std_logic;
SIGNAL \d1|Add0~89_sumout\ : std_logic;
SIGNAL \d4|Add0~97_sumout\ : std_logic;
SIGNAL \d4|LessThan0~3_combout\ : std_logic;
SIGNAL \d4|LessThan0~4_combout\ : std_logic;
SIGNAL \d4|LessThan0~0_combout\ : std_logic;
SIGNAL \d4|LessThan0~1_combout\ : std_logic;
SIGNAL \d4|LessThan0~2_combout\ : std_logic;
SIGNAL \d4|count[22]~0_combout\ : std_logic;
SIGNAL \d4|Add0~98\ : std_logic;
SIGNAL \d4|Add0~41_sumout\ : std_logic;
SIGNAL \d4|Add0~42\ : std_logic;
SIGNAL \d4|Add0~45_sumout\ : std_logic;
SIGNAL \d4|Add0~46\ : std_logic;
SIGNAL \d4|Add0~37_sumout\ : std_logic;
SIGNAL \d4|Add0~38\ : std_logic;
SIGNAL \d4|Add0~33_sumout\ : std_logic;
SIGNAL \d4|Add0~34\ : std_logic;
SIGNAL \d4|Add0~29_sumout\ : std_logic;
SIGNAL \d4|Add0~30\ : std_logic;
SIGNAL \d4|Add0~25_sumout\ : std_logic;
SIGNAL \d4|Add0~26\ : std_logic;
SIGNAL \d4|Add0~65_sumout\ : std_logic;
SIGNAL \d4|Add0~66\ : std_logic;
SIGNAL \d4|Add0~61_sumout\ : std_logic;
SIGNAL \d4|Add0~62\ : std_logic;
SIGNAL \d4|Add0~57_sumout\ : std_logic;
SIGNAL \d4|Add0~58\ : std_logic;
SIGNAL \d4|Add0~53_sumout\ : std_logic;
SIGNAL \d4|Add0~54\ : std_logic;
SIGNAL \d4|Add0~49_sumout\ : std_logic;
SIGNAL \d4|Add0~50\ : std_logic;
SIGNAL \d4|Add0~21_sumout\ : std_logic;
SIGNAL \d4|Add0~22\ : std_logic;
SIGNAL \d4|Add0~17_sumout\ : std_logic;
SIGNAL \d4|Add0~18\ : std_logic;
SIGNAL \d4|Add0~13_sumout\ : std_logic;
SIGNAL \d4|Add0~14\ : std_logic;
SIGNAL \d4|Add0~9_sumout\ : std_logic;
SIGNAL \d4|Add0~10\ : std_logic;
SIGNAL \d4|Add0~5_sumout\ : std_logic;
SIGNAL \d4|Add0~6\ : std_logic;
SIGNAL \d4|Add0~77_sumout\ : std_logic;
SIGNAL \d4|Add0~78\ : std_logic;
SIGNAL \d4|Add0~73_sumout\ : std_logic;
SIGNAL \d4|Add0~74\ : std_logic;
SIGNAL \d4|Add0~69_sumout\ : std_logic;
SIGNAL \d4|Add0~70\ : std_logic;
SIGNAL \d4|Add0~93_sumout\ : std_logic;
SIGNAL \d4|Add0~94\ : std_logic;
SIGNAL \d4|Add0~89_sumout\ : std_logic;
SIGNAL \d4|Add0~90\ : std_logic;
SIGNAL \d4|Add0~81_sumout\ : std_logic;
SIGNAL \d4|Add0~82\ : std_logic;
SIGNAL \d4|Add0~85_sumout\ : std_logic;
SIGNAL \d4|Add0~86\ : std_logic;
SIGNAL \d4|Add0~1_sumout\ : std_logic;
SIGNAL \d1|count[15]~0_combout\ : std_logic;
SIGNAL \d1|Add0~90\ : std_logic;
SIGNAL \d1|Add0~17_sumout\ : std_logic;
SIGNAL \d1|Add0~18\ : std_logic;
SIGNAL \d1|Add0~13_sumout\ : std_logic;
SIGNAL \d1|Add0~14\ : std_logic;
SIGNAL \d1|Add0~33_sumout\ : std_logic;
SIGNAL \d1|Add0~34\ : std_logic;
SIGNAL \d1|Add0~21_sumout\ : std_logic;
SIGNAL \d1|Add0~22\ : std_logic;
SIGNAL \d1|Add0~25_sumout\ : std_logic;
SIGNAL \d1|Add0~26\ : std_logic;
SIGNAL \d1|Add0~29_sumout\ : std_logic;
SIGNAL \d1|count[6]~feeder_combout\ : std_logic;
SIGNAL \d1|Add0~30\ : std_logic;
SIGNAL \d1|Add0~37_sumout\ : std_logic;
SIGNAL \d1|Add0~38\ : std_logic;
SIGNAL \d1|Add0~9_sumout\ : std_logic;
SIGNAL \d1|Add0~10\ : std_logic;
SIGNAL \d1|Add0~5_sumout\ : std_logic;
SIGNAL \d1|Add0~6\ : std_logic;
SIGNAL \d1|Add0~1_sumout\ : std_logic;
SIGNAL \d1|Add0~2\ : std_logic;
SIGNAL \d1|Add0~45_sumout\ : std_logic;
SIGNAL \d1|Add0~46\ : std_logic;
SIGNAL \d1|Add0~41_sumout\ : std_logic;
SIGNAL \d1|Add0~42\ : std_logic;
SIGNAL \d1|Add0~53_sumout\ : std_logic;
SIGNAL \d1|Add0~54\ : std_logic;
SIGNAL \d1|Add0~49_sumout\ : std_logic;
SIGNAL \d1|LessThan0~0_combout\ : std_logic;
SIGNAL \d1|LessThan0~1_combout\ : std_logic;
SIGNAL \d1|Add0~50\ : std_logic;
SIGNAL \d1|Add0~65_sumout\ : std_logic;
SIGNAL \d1|Add0~66\ : std_logic;
SIGNAL \d1|Add0~69_sumout\ : std_logic;
SIGNAL \d1|Add0~70\ : std_logic;
SIGNAL \d1|Add0~61_sumout\ : std_logic;
SIGNAL \d1|Add0~62\ : std_logic;
SIGNAL \d1|Add0~57_sumout\ : std_logic;
SIGNAL \d1|Add0~58\ : std_logic;
SIGNAL \d1|Add0~81_sumout\ : std_logic;
SIGNAL \d1|Add0~82\ : std_logic;
SIGNAL \d1|Add0~85_sumout\ : std_logic;
SIGNAL \d1|Add0~86\ : std_logic;
SIGNAL \d1|Add0~77_sumout\ : std_logic;
SIGNAL \d1|Add0~78\ : std_logic;
SIGNAL \d1|Add0~73_sumout\ : std_logic;
SIGNAL \d1|LessThan0~3_combout\ : std_logic;
SIGNAL \d1|LessThan0~2_combout\ : std_logic;
SIGNAL \d1|LessThan0~combout\ : std_logic;
SIGNAL \d2|count~2_combout\ : std_logic;
SIGNAL \d2|count~3_combout\ : std_logic;
SIGNAL \d2|count~1_combout\ : std_logic;
SIGNAL \d2|count~0_combout\ : std_logic;
SIGNAL \d2|LessThan0~combout\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \ps2|PS2|ps2_data_reg~0_combout\ : std_logic;
SIGNAL \ps2|PS2|ps2_data_reg~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_count~3_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_count~4_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|Add0~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_count~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|Add0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_count~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|always1~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|Selector3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|Selector4~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|always5~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|received_data_en~q\ : std_logic;
SIGNAL \ps2|PS2|Selector0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|s_ps2_transceiver~9_combout\ : std_logic;
SIGNAL \ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \ps2|PS2|Selector1~0_combout\ : std_logic;
SIGNAL \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|Selector2~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|Selector2~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|received_data[1]~feeder_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\ : std_logic;
SIGNAL \ps2|last_data_received[1]~0_combout\ : std_logic;
SIGNAL \c1|WideOr2~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|received_data[6]~feeder_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \c1|WideOr2~0_combout\ : std_logic;
SIGNAL \c1|move[0]~0_combout\ : std_logic;
SIGNAL \c1|move[0]~1_combout\ : std_logic;
SIGNAL \c1|WideOr2~1_combout\ : std_logic;
SIGNAL \p1|always0~0_combout\ : std_logic;
SIGNAL \c1|move[0]~2_combout\ : std_logic;
SIGNAL \c1|WideOr1~1_combout\ : std_logic;
SIGNAL \c1|WideOr1~0_combout\ : std_logic;
SIGNAL \c1|WideOr1~2_combout\ : std_logic;
SIGNAL \c1|WideOr0~0_combout\ : std_logic;
SIGNAL \c1|Decoder0~0_combout\ : std_logic;
SIGNAL \p1|always0~2_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \c1|Decoder0~1_combout\ : std_logic;
SIGNAL \c1|WideOr0~1_combout\ : std_logic;
SIGNAL \p1|Equal0~1_combout\ : std_logic;
SIGNAL \p1|WideOr6~0_combout\ : std_logic;
SIGNAL \p1|next.check1~q\ : std_logic;
SIGNAL \p2|Add3~21_sumout\ : std_logic;
SIGNAL \p2|Add9~21_sumout\ : std_logic;
SIGNAL \p1|next~36_combout\ : std_logic;
SIGNAL \p1|next.right1~q\ : std_logic;
SIGNAL \p1|present~11_combout\ : std_logic;
SIGNAL \p1|WideOr5~0_combout\ : std_logic;
SIGNAL \p1|next.startGame1~q\ : std_logic;
SIGNAL \p1|next~33_combout\ : std_logic;
SIGNAL \p1|next.left1~q\ : std_logic;
SIGNAL \p1|next~37_combout\ : std_logic;
SIGNAL \p1|next.down2~q\ : std_logic;
SIGNAL \p1|next~38_combout\ : std_logic;
SIGNAL \p1|next.updateRam2~q\ : std_logic;
SIGNAL \p1|Mux0~0_combout\ : std_logic;
SIGNAL \p1|next.winnerFound~q\ : std_logic;
SIGNAL \p1|next~39_combout\ : std_logic;
SIGNAL \p1|next.up1~q\ : std_logic;
SIGNAL \p1|WideOr3~0_combout\ : std_logic;
SIGNAL \p1|Decoder0~1_combout\ : std_logic;
SIGNAL \p1|next.winCheck1~q\ : std_logic;
SIGNAL \p1|WideOr3~combout\ : std_logic;
SIGNAL \p2|yOut[6]~0_combout\ : std_logic;
SIGNAL \p1|player1.down1~q\ : std_logic;
SIGNAL \c1|WideOr2~3_combout\ : std_logic;
SIGNAL \p1|always0~7_combout\ : std_logic;
SIGNAL \p1|present[1]~4_combout\ : std_logic;
SIGNAL \p1|present~10_combout\ : std_logic;
SIGNAL \p1|next~34_combout\ : std_logic;
SIGNAL \p1|next.down1~q\ : std_logic;
SIGNAL \p1|WideOr2~0_combout\ : std_logic;
SIGNAL \p1|Decoder0~0_combout\ : std_logic;
SIGNAL \p1|Selector4~1_combout\ : std_logic;
SIGNAL \p1|player2.up2~q\ : std_logic;
SIGNAL \p1|next~32_combout\ : std_logic;
SIGNAL \p1|next.up2~q\ : std_logic;
SIGNAL \p1|WideOr7~0_combout\ : std_logic;
SIGNAL \p1|next.check2~q\ : std_logic;
SIGNAL \p1|WideOr4~combout\ : std_logic;
SIGNAL \p1|WideOr5~1_combout\ : std_logic;
SIGNAL \p2|Selector14~0_combout\ : std_logic;
SIGNAL \p2|yOut1[0]~0_combout\ : std_logic;
SIGNAL \p2|Add9~22\ : std_logic;
SIGNAL \p2|Add9~25_sumout\ : std_logic;
SIGNAL \p2|Add3~22\ : std_logic;
SIGNAL \p2|Add3~25_sumout\ : std_logic;
SIGNAL \p2|Selector13~0_combout\ : std_logic;
SIGNAL \p2|Add3~26\ : std_logic;
SIGNAL \p2|Add3~17_sumout\ : std_logic;
SIGNAL \p2|Selector12~0_combout\ : std_logic;
SIGNAL \p2|Add9~26\ : std_logic;
SIGNAL \p2|Add9~17_sumout\ : std_logic;
SIGNAL \p2|Add10~26_cout\ : std_logic;
SIGNAL \p2|Add10~1_sumout\ : std_logic;
SIGNAL \p2|Add3~18\ : std_logic;
SIGNAL \p2|Add3~13_sumout\ : std_logic;
SIGNAL \p2|Selector11~0_combout\ : std_logic;
SIGNAL \p2|Add9~18\ : std_logic;
SIGNAL \p2|Add9~13_sumout\ : std_logic;
SIGNAL \p2|Add10~2\ : std_logic;
SIGNAL \p2|Add10~5_sumout\ : std_logic;
SIGNAL \p2|Add3~14\ : std_logic;
SIGNAL \p2|Add3~9_sumout\ : std_logic;
SIGNAL \p2|Selector10~0_combout\ : std_logic;
SIGNAL \p2|Add9~14\ : std_logic;
SIGNAL \p2|Add9~9_sumout\ : std_logic;
SIGNAL \p2|Add10~6\ : std_logic;
SIGNAL \p2|Add10~9_sumout\ : std_logic;
SIGNAL \p2|Add3~10\ : std_logic;
SIGNAL \p2|Add3~5_sumout\ : std_logic;
SIGNAL \p2|Selector9~0_combout\ : std_logic;
SIGNAL \p2|Add9~10\ : std_logic;
SIGNAL \p2|Add9~5_sumout\ : std_logic;
SIGNAL \p2|Add10~10\ : std_logic;
SIGNAL \p2|Add10~13_sumout\ : std_logic;
SIGNAL \p2|Add3~6\ : std_logic;
SIGNAL \p2|Add3~1_sumout\ : std_logic;
SIGNAL \p2|Selector8~0_combout\ : std_logic;
SIGNAL \p2|Add9~6\ : std_logic;
SIGNAL \p2|Add9~1_sumout\ : std_logic;
SIGNAL \p2|Add10~14\ : std_logic;
SIGNAL \p2|Add10~17_sumout\ : std_logic;
SIGNAL \p2|Add10~18\ : std_logic;
SIGNAL \p2|Add10~21_sumout\ : std_logic;
SIGNAL \p2|Add0~13_sumout\ : std_logic;
SIGNAL \p1|Selector6~0_combout\ : std_logic;
SIGNAL \p1|player2.left2~q\ : std_logic;
SIGNAL \p1|next~40_combout\ : std_logic;
SIGNAL \p1|next.left2~q\ : std_logic;
SIGNAL \p1|Decoder0~2_combout\ : std_logic;
SIGNAL \p1|next.startGame2~q\ : std_logic;
SIGNAL \p1|WideOr1~0_combout\ : std_logic;
SIGNAL \p1|WideOr1~combout\ : std_logic;
SIGNAL \p2|Mux2~1_combout\ : std_logic;
SIGNAL \p2|Add6~13_sumout\ : std_logic;
SIGNAL \p1|WideOr2~combout\ : std_logic;
SIGNAL \p2|Selector36~2_combout\ : std_logic;
SIGNAL \p2|Selector7~0_combout\ : std_logic;
SIGNAL \p2|xOut1[2]~0_combout\ : std_logic;
SIGNAL \p2|Add27~1_sumout\ : std_logic;
SIGNAL \p2|Add0~14\ : std_logic;
SIGNAL \p2|Add0~17_sumout\ : std_logic;
SIGNAL \p2|Add6~14\ : std_logic;
SIGNAL \p2|Add6~17_sumout\ : std_logic;
SIGNAL \p2|Selector6~0_combout\ : std_logic;
SIGNAL \p2|Add27~2\ : std_logic;
SIGNAL \p2|Add27~5_sumout\ : std_logic;
SIGNAL \p2|Add6~18\ : std_logic;
SIGNAL \p2|Add6~21_sumout\ : std_logic;
SIGNAL \p2|Add0~18\ : std_logic;
SIGNAL \p2|Add0~21_sumout\ : std_logic;
SIGNAL \p2|Selector5~0_combout\ : std_logic;
SIGNAL \p2|Add27~6\ : std_logic;
SIGNAL \p2|Add27~9_sumout\ : std_logic;
SIGNAL \p2|Add6~22\ : std_logic;
SIGNAL \p2|Add6~25_sumout\ : std_logic;
SIGNAL \p2|Add0~22\ : std_logic;
SIGNAL \p2|Add0~25_sumout\ : std_logic;
SIGNAL \p2|Selector4~0_combout\ : std_logic;
SIGNAL \p2|Add27~10\ : std_logic;
SIGNAL \p2|Add27~13_sumout\ : std_logic;
SIGNAL \p2|Add6~26\ : std_logic;
SIGNAL \p2|Add6~29_sumout\ : std_logic;
SIGNAL \p2|Add0~26\ : std_logic;
SIGNAL \p2|Add0~29_sumout\ : std_logic;
SIGNAL \p2|Selector3~0_combout\ : std_logic;
SIGNAL \p2|Add27~14\ : std_logic;
SIGNAL \p2|Add27~17_sumout\ : std_logic;
SIGNAL \p2|Add6~30\ : std_logic;
SIGNAL \p2|Add6~9_sumout\ : std_logic;
SIGNAL \p2|Add0~30\ : std_logic;
SIGNAL \p2|Add0~9_sumout\ : std_logic;
SIGNAL \p2|Selector2~0_combout\ : std_logic;
SIGNAL \p2|Add27~18\ : std_logic;
SIGNAL \p2|Add27~21_sumout\ : std_logic;
SIGNAL \p2|Add0~10\ : std_logic;
SIGNAL \p2|Add0~5_sumout\ : std_logic;
SIGNAL \p2|Add6~10\ : std_logic;
SIGNAL \p2|Add6~5_sumout\ : std_logic;
SIGNAL \p2|Selector1~0_combout\ : std_logic;
SIGNAL \p2|Add27~22\ : std_logic;
SIGNAL \p2|Add27~25_sumout\ : std_logic;
SIGNAL \p2|Add6~6\ : std_logic;
SIGNAL \p2|Add6~1_sumout\ : std_logic;
SIGNAL \p2|Add0~6\ : std_logic;
SIGNAL \p2|Add0~1_sumout\ : std_logic;
SIGNAL \p2|Selector0~0_combout\ : std_logic;
SIGNAL \p2|Add27~26\ : std_logic;
SIGNAL \p2|Add27~29_sumout\ : std_logic;
SIGNAL \p2|Add27~30\ : std_logic;
SIGNAL \p2|Add27~33_sumout\ : std_logic;
SIGNAL \p2|Mult3~339\ : std_logic;
SIGNAL \p2|colAddress[5]~0_combout\ : std_logic;
SIGNAL \p1|Selector5~1_combout\ : std_logic;
SIGNAL \p2|Add15~45_sumout\ : std_logic;
SIGNAL \p2|Selector29~0_combout\ : std_logic;
SIGNAL \p2|yOut2[0]~0_combout\ : std_logic;
SIGNAL \p2|Add29~1_sumout\ : std_logic;
SIGNAL \p2|Add15~46\ : std_logic;
SIGNAL \p2|Add15~49_sumout\ : std_logic;
SIGNAL \p2|Selector28~0_combout\ : std_logic;
SIGNAL \p2|Add29~2\ : std_logic;
SIGNAL \p2|Add29~5_sumout\ : std_logic;
SIGNAL \p2|Add15~50\ : std_logic;
SIGNAL \p2|Add15~53_sumout\ : std_logic;
SIGNAL \p2|Selector27~0_combout\ : std_logic;
SIGNAL \p2|Add29~6\ : std_logic;
SIGNAL \p2|Add29~9_sumout\ : std_logic;
SIGNAL \p2|Add15~54\ : std_logic;
SIGNAL \p2|Add15~29_sumout\ : std_logic;
SIGNAL \p2|Selector26~0_combout\ : std_logic;
SIGNAL \p2|Add29~10\ : std_logic;
SIGNAL \p2|Add29~13_sumout\ : std_logic;
SIGNAL \p2|Add15~30\ : std_logic;
SIGNAL \p2|Add15~25_sumout\ : std_logic;
SIGNAL \p2|Selector25~0_combout\ : std_logic;
SIGNAL \p2|Add29~14\ : std_logic;
SIGNAL \p2|Add29~17_sumout\ : std_logic;
SIGNAL \p2|Add15~26\ : std_logic;
SIGNAL \p2|Add15~21_sumout\ : std_logic;
SIGNAL \p2|Selector24~0_combout\ : std_logic;
SIGNAL \p2|Add29~18\ : std_logic;
SIGNAL \p2|Add29~21_sumout\ : std_logic;
SIGNAL \p2|Add15~22\ : std_logic;
SIGNAL \p2|Add15~17_sumout\ : std_logic;
SIGNAL \p2|Selector23~0_combout\ : std_logic;
SIGNAL \p2|Add29~22\ : std_logic;
SIGNAL \p2|Add29~25_sumout\ : std_logic;
SIGNAL \p2|Add29~26\ : std_logic;
SIGNAL \p2|Add29~29_sumout\ : std_logic;
SIGNAL \p2|Add18~45_sumout\ : std_logic;
SIGNAL \p2|Selector22~0_combout\ : std_logic;
SIGNAL \p2|xOut2[0]~0_combout\ : std_logic;
SIGNAL \p2|Add30~1_sumout\ : std_logic;
SIGNAL \p2|Add18~46\ : std_logic;
SIGNAL \p2|Add18~49_sumout\ : std_logic;
SIGNAL \p2|Selector21~0_combout\ : std_logic;
SIGNAL \p2|Add30~2\ : std_logic;
SIGNAL \p2|Add30~5_sumout\ : std_logic;
SIGNAL \p2|Add18~50\ : std_logic;
SIGNAL \p2|Add18~53_sumout\ : std_logic;
SIGNAL \p2|Selector20~0_combout\ : std_logic;
SIGNAL \p2|Add30~6\ : std_logic;
SIGNAL \p2|Add30~9_sumout\ : std_logic;
SIGNAL \p2|Add18~54\ : std_logic;
SIGNAL \p2|Add18~57_sumout\ : std_logic;
SIGNAL \p2|Selector19~0_combout\ : std_logic;
SIGNAL \p2|Add30~10\ : std_logic;
SIGNAL \p2|Add30~13_sumout\ : std_logic;
SIGNAL \p2|Add18~58\ : std_logic;
SIGNAL \p2|Add18~61_sumout\ : std_logic;
SIGNAL \p2|Selector18~0_combout\ : std_logic;
SIGNAL \p2|Add30~14\ : std_logic;
SIGNAL \p2|Add30~17_sumout\ : std_logic;
SIGNAL \p2|Add18~62\ : std_logic;
SIGNAL \p2|Add18~41_sumout\ : std_logic;
SIGNAL \p2|Selector17~0_combout\ : std_logic;
SIGNAL \p2|Add30~18\ : std_logic;
SIGNAL \p2|Add30~21_sumout\ : std_logic;
SIGNAL \p2|Add18~42\ : std_logic;
SIGNAL \p2|Add18~37_sumout\ : std_logic;
SIGNAL \p2|Selector16~0_combout\ : std_logic;
SIGNAL \p2|Add30~22\ : std_logic;
SIGNAL \p2|Add30~25_sumout\ : std_logic;
SIGNAL \p2|Add18~38\ : std_logic;
SIGNAL \p2|Add18~33_sumout\ : std_logic;
SIGNAL \p2|Selector15~0_combout\ : std_logic;
SIGNAL \p2|Add30~26\ : std_logic;
SIGNAL \p2|Add30~29_sumout\ : std_logic;
SIGNAL \p2|Add30~30\ : std_logic;
SIGNAL \p2|Add30~33_sumout\ : std_logic;
SIGNAL \p2|Mult9~339\ : std_logic;
SIGNAL \p2|Add26~1_sumout\ : std_logic;
SIGNAL \p2|Add26~2\ : std_logic;
SIGNAL \p2|Add26~5_sumout\ : std_logic;
SIGNAL \p2|Add26~6\ : std_logic;
SIGNAL \p2|Add26~9_sumout\ : std_logic;
SIGNAL \p2|Add26~10\ : std_logic;
SIGNAL \p2|Add26~13_sumout\ : std_logic;
SIGNAL \p2|Add26~14\ : std_logic;
SIGNAL \p2|Add26~17_sumout\ : std_logic;
SIGNAL \p2|Add26~18\ : std_logic;
SIGNAL \p2|Add26~21_sumout\ : std_logic;
SIGNAL \p2|Add26~22\ : std_logic;
SIGNAL \p2|Add26~25_sumout\ : std_logic;
SIGNAL \p2|Add26~26\ : std_logic;
SIGNAL \p2|Add26~29_sumout\ : std_logic;
SIGNAL \p2|Mult10~339\ : std_logic;
SIGNAL \p2|Mult8~339\ : std_logic;
SIGNAL \p2|Mult11~339\ : std_logic;
SIGNAL \p2|Mux15~0_combout\ : std_logic;
SIGNAL \p2|colAddress[5]~2_combout\ : std_logic;
SIGNAL \p2|colAddress[5]~3_combout\ : std_logic;
SIGNAL \p2|Add12~14\ : std_logic;
SIGNAL \p2|Add12~18\ : std_logic;
SIGNAL \p2|Add12~21_sumout\ : std_logic;
SIGNAL \p2|Add12~13_sumout\ : std_logic;
SIGNAL \p2|Add12~17_sumout\ : std_logic;
SIGNAL \p2|Add13~30_cout\ : std_logic;
SIGNAL \p2|Add13~1_sumout\ : std_logic;
SIGNAL \p2|Add12~22\ : std_logic;
SIGNAL \p2|Add12~25_sumout\ : std_logic;
SIGNAL \p2|Add13~2\ : std_logic;
SIGNAL \p2|Add13~5_sumout\ : std_logic;
SIGNAL \p2|Add12~26\ : std_logic;
SIGNAL \p2|Add12~29_sumout\ : std_logic;
SIGNAL \p2|Add13~6\ : std_logic;
SIGNAL \p2|Add13~9_sumout\ : std_logic;
SIGNAL \p2|Add12~30\ : std_logic;
SIGNAL \p2|Add12~9_sumout\ : std_logic;
SIGNAL \p2|Add13~10\ : std_logic;
SIGNAL \p2|Add13~13_sumout\ : std_logic;
SIGNAL \p2|Add12~10\ : std_logic;
SIGNAL \p2|Add12~5_sumout\ : std_logic;
SIGNAL \p2|Add13~14\ : std_logic;
SIGNAL \p2|Add13~17_sumout\ : std_logic;
SIGNAL \p2|Add12~6\ : std_logic;
SIGNAL \p2|Add12~1_sumout\ : std_logic;
SIGNAL \p2|Add13~18\ : std_logic;
SIGNAL \p2|Add13~21_sumout\ : std_logic;
SIGNAL \p2|Add13~22\ : std_logic;
SIGNAL \p2|Add13~25_sumout\ : std_logic;
SIGNAL \p2|Mult4~339\ : std_logic;
SIGNAL \p2|Add15~38\ : std_logic;
SIGNAL \p2|Add15~42\ : std_logic;
SIGNAL \p2|Add15~34\ : std_logic;
SIGNAL \p2|Add15~13_sumout\ : std_logic;
SIGNAL \p2|Add15~33_sumout\ : std_logic;
SIGNAL \p2|Add15~37_sumout\ : std_logic;
SIGNAL \p2|Add15~41_sumout\ : std_logic;
SIGNAL \p2|Add16~26_cout\ : std_logic;
SIGNAL \p2|Add16~22_cout\ : std_logic;
SIGNAL \p2|Add16~1_sumout\ : std_logic;
SIGNAL \p2|Add15~14\ : std_logic;
SIGNAL \p2|Add15~9_sumout\ : std_logic;
SIGNAL \p2|Add16~2\ : std_logic;
SIGNAL \p2|Add16~5_sumout\ : std_logic;
SIGNAL \p2|Add15~10\ : std_logic;
SIGNAL \p2|Add15~5_sumout\ : std_logic;
SIGNAL \p2|Add16~6\ : std_logic;
SIGNAL \p2|Add16~9_sumout\ : std_logic;
SIGNAL \p2|Add15~6\ : std_logic;
SIGNAL \p2|Add15~1_sumout\ : std_logic;
SIGNAL \p2|Add16~10\ : std_logic;
SIGNAL \p2|Add16~13_sumout\ : std_logic;
SIGNAL \p2|Add16~14\ : std_logic;
SIGNAL \p2|Add16~17_sumout\ : std_logic;
SIGNAL \p2|Mult5~339\ : std_logic;
SIGNAL \p2|Add1~30_cout\ : std_logic;
SIGNAL \p2|Add1~1_sumout\ : std_logic;
SIGNAL \p2|Add1~2\ : std_logic;
SIGNAL \p2|Add1~5_sumout\ : std_logic;
SIGNAL \p2|Add1~6\ : std_logic;
SIGNAL \p2|Add1~9_sumout\ : std_logic;
SIGNAL \p2|Add1~10\ : std_logic;
SIGNAL \p2|Add1~13_sumout\ : std_logic;
SIGNAL \p2|Add1~14\ : std_logic;
SIGNAL \p2|Add1~17_sumout\ : std_logic;
SIGNAL \p2|Add1~18\ : std_logic;
SIGNAL \p2|Add1~21_sumout\ : std_logic;
SIGNAL \p2|Add1~22\ : std_logic;
SIGNAL \p2|Add1~25_sumout\ : std_logic;
SIGNAL \p2|Mult0~339\ : std_logic;
SIGNAL \p2|Add18~14\ : std_logic;
SIGNAL \p2|Add18~18\ : std_logic;
SIGNAL \p2|Add18~22\ : std_logic;
SIGNAL \p2|Add18~25_sumout\ : std_logic;
SIGNAL \p2|Add18~21_sumout\ : std_logic;
SIGNAL \p2|Add18~13_sumout\ : std_logic;
SIGNAL \p2|Add18~17_sumout\ : std_logic;
SIGNAL \p2|Add19~30_cout\ : std_logic;
SIGNAL \p2|Add19~26_cout\ : std_logic;
SIGNAL \p2|Add19~1_sumout\ : std_logic;
SIGNAL \p2|Add18~26\ : std_logic;
SIGNAL \p2|Add18~29_sumout\ : std_logic;
SIGNAL \p2|Add19~2\ : std_logic;
SIGNAL \p2|Add19~5_sumout\ : std_logic;
SIGNAL \p2|Add18~30\ : std_logic;
SIGNAL \p2|Add18~9_sumout\ : std_logic;
SIGNAL \p2|Add19~6\ : std_logic;
SIGNAL \p2|Add19~9_sumout\ : std_logic;
SIGNAL \p2|Add18~10\ : std_logic;
SIGNAL \p2|Add18~5_sumout\ : std_logic;
SIGNAL \p2|Add19~10\ : std_logic;
SIGNAL \p2|Add19~13_sumout\ : std_logic;
SIGNAL \p2|Add18~6\ : std_logic;
SIGNAL \p2|Add18~1_sumout\ : std_logic;
SIGNAL \p2|Add19~14\ : std_logic;
SIGNAL \p2|Add19~17_sumout\ : std_logic;
SIGNAL \p2|Add19~18\ : std_logic;
SIGNAL \p2|Add19~21_sumout\ : std_logic;
SIGNAL \p2|Mult6~339\ : std_logic;
SIGNAL \p2|Add21~22\ : std_logic;
SIGNAL \p2|Add21~26\ : std_logic;
SIGNAL \p2|Add21~17_sumout\ : std_logic;
SIGNAL \p2|Add21~21_sumout\ : std_logic;
SIGNAL \p2|Add21~25_sumout\ : std_logic;
SIGNAL \p2|Add22~26_cout\ : std_logic;
SIGNAL \p2|Add22~1_sumout\ : std_logic;
SIGNAL \p2|Add21~18\ : std_logic;
SIGNAL \p2|Add21~13_sumout\ : std_logic;
SIGNAL \p2|Add22~2\ : std_logic;
SIGNAL \p2|Add22~5_sumout\ : std_logic;
SIGNAL \p2|Add21~14\ : std_logic;
SIGNAL \p2|Add21~9_sumout\ : std_logic;
SIGNAL \p2|Add22~6\ : std_logic;
SIGNAL \p2|Add22~9_sumout\ : std_logic;
SIGNAL \p2|Add21~10\ : std_logic;
SIGNAL \p2|Add21~5_sumout\ : std_logic;
SIGNAL \p2|Add22~10\ : std_logic;
SIGNAL \p2|Add22~13_sumout\ : std_logic;
SIGNAL \p2|Add21~6\ : std_logic;
SIGNAL \p2|Add21~1_sumout\ : std_logic;
SIGNAL \p2|Add22~14\ : std_logic;
SIGNAL \p2|Add22~17_sumout\ : std_logic;
SIGNAL \p2|Add22~18\ : std_logic;
SIGNAL \p2|Add22~21_sumout\ : std_logic;
SIGNAL \p2|Mult7~339\ : std_logic;
SIGNAL \p2|Mux15~1_combout\ : std_logic;
SIGNAL \p2|Mux15~4_combout\ : std_logic;
SIGNAL \p1|Equal0~2_combout\ : std_logic;
SIGNAL \p2|Add7~30_cout\ : std_logic;
SIGNAL \p2|Add7~26_cout\ : std_logic;
SIGNAL \p2|Add7~1_sumout\ : std_logic;
SIGNAL \p2|Add7~2\ : std_logic;
SIGNAL \p2|Add7~5_sumout\ : std_logic;
SIGNAL \p2|Add7~6\ : std_logic;
SIGNAL \p2|Add7~9_sumout\ : std_logic;
SIGNAL \p2|Add7~10\ : std_logic;
SIGNAL \p2|Add7~13_sumout\ : std_logic;
SIGNAL \p2|Add7~14\ : std_logic;
SIGNAL \p2|Add7~17_sumout\ : std_logic;
SIGNAL \p2|Add7~18\ : std_logic;
SIGNAL \p2|Add7~21_sumout\ : std_logic;
SIGNAL \p2|Mult2~339\ : std_logic;
SIGNAL \p2|colAddress[5]~1_combout\ : std_logic;
SIGNAL \p2|Add4~26_cout\ : std_logic;
SIGNAL \p2|Add4~22_cout\ : std_logic;
SIGNAL \p2|Add4~1_sumout\ : std_logic;
SIGNAL \p2|Add4~2\ : std_logic;
SIGNAL \p2|Add4~5_sumout\ : std_logic;
SIGNAL \p2|Add4~6\ : std_logic;
SIGNAL \p2|Add4~9_sumout\ : std_logic;
SIGNAL \p2|Add4~10\ : std_logic;
SIGNAL \p2|Add4~13_sumout\ : std_logic;
SIGNAL \p2|Add4~14\ : std_logic;
SIGNAL \p2|Add4~17_sumout\ : std_logic;
SIGNAL \p2|Mult1~339\ : std_logic;
SIGNAL \p2|Mux15~3_combout\ : std_logic;
SIGNAL \p2|Mux15~2_combout\ : std_logic;
SIGNAL \p2|colAddress[5]~4_combout\ : std_logic;
SIGNAL \clear1|Add0~5_sumout\ : std_logic;
SIGNAL \clear1|LessThan0~0_combout\ : std_logic;
SIGNAL \clear1|always0~0_combout\ : std_logic;
SIGNAL \clear1|LessThan0~1_combout\ : std_logic;
SIGNAL \clear1|Add0~6\ : std_logic;
SIGNAL \clear1|Add0~9_sumout\ : std_logic;
SIGNAL \clear1|Add0~10\ : std_logic;
SIGNAL \clear1|Add0~13_sumout\ : std_logic;
SIGNAL \clear1|Add0~14\ : std_logic;
SIGNAL \clear1|Add0~17_sumout\ : std_logic;
SIGNAL \clear1|Add0~18\ : std_logic;
SIGNAL \clear1|Add0~21_sumout\ : std_logic;
SIGNAL \clear1|Add0~22\ : std_logic;
SIGNAL \clear1|Add0~25_sumout\ : std_logic;
SIGNAL \clear1|Add0~26\ : std_logic;
SIGNAL \clear1|Add0~29_sumout\ : std_logic;
SIGNAL \clear1|Add0~30\ : std_logic;
SIGNAL \clear1|Add0~33_sumout\ : std_logic;
SIGNAL \clear1|Add0~34\ : std_logic;
SIGNAL \clear1|Add0~37_sumout\ : std_logic;
SIGNAL \clear1|Add0~38\ : std_logic;
SIGNAL \clear1|Add0~41_sumout\ : std_logic;
SIGNAL \clear1|Add0~42\ : std_logic;
SIGNAL \clear1|Add0~45_sumout\ : std_logic;
SIGNAL \clear1|Add0~46\ : std_logic;
SIGNAL \clear1|Add0~49_sumout\ : std_logic;
SIGNAL \clear1|Add0~50\ : std_logic;
SIGNAL \clear1|Add0~53_sumout\ : std_logic;
SIGNAL \clear1|Add0~54\ : std_logic;
SIGNAL \clear1|Add0~1_sumout\ : std_logic;
SIGNAL \colAddressFinal[13]~0_combout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \col2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \colDataInputFinal~0_combout\ : std_logic;
SIGNAL \p2|Mult7~mac_resulta\ : std_logic;
SIGNAL \p2|Mult5~mac_resulta\ : std_logic;
SIGNAL \p2|Mult4~mac_resulta\ : std_logic;
SIGNAL \p2|Mult0~mac_resulta\ : std_logic;
SIGNAL \p2|Mult6~mac_resulta\ : std_logic;
SIGNAL \p2|Mux28~2_combout\ : std_logic;
SIGNAL \p2|Mux28~9_combout\ : std_logic;
SIGNAL \p2|Mult9~mac_resulta\ : std_logic;
SIGNAL \p2|Mult8~mac_resulta\ : std_logic;
SIGNAL \p2|Mult10~mac_resulta\ : std_logic;
SIGNAL \p2|Mult11~mac_resulta\ : std_logic;
SIGNAL \p2|Mux28~0_combout\ : std_logic;
SIGNAL \p2|Mux28~1_combout\ : std_logic;
SIGNAL \p2|Mult3~mac_resulta\ : std_logic;
SIGNAL \p2|Mux28~4_combout\ : std_logic;
SIGNAL \p2|Mult2~mac_resulta\ : std_logic;
SIGNAL \p2|Mult1~mac_resulta\ : std_logic;
SIGNAL \p2|Mux28~3_combout\ : std_logic;
SIGNAL \p2|Mux28~5_combout\ : std_logic;
SIGNAL \colAddressFinal[0]~1_combout\ : std_logic;
SIGNAL \p2|Mult3~327\ : std_logic;
SIGNAL \p2|Mux27~3_combout\ : std_logic;
SIGNAL \p2|Mult8~327\ : std_logic;
SIGNAL \p2|Mult9~327\ : std_logic;
SIGNAL \p2|Mult10~327\ : std_logic;
SIGNAL \p2|Mult11~327\ : std_logic;
SIGNAL \p2|Mux27~0_combout\ : std_logic;
SIGNAL \p2|Mult2~327\ : std_logic;
SIGNAL \p2|Mult1~327\ : std_logic;
SIGNAL \p2|Mux27~2_combout\ : std_logic;
SIGNAL \p2|Mult7~327\ : std_logic;
SIGNAL \p2|Mult5~327\ : std_logic;
SIGNAL \p2|Mult4~327\ : std_logic;
SIGNAL \p2|Mult0~327\ : std_logic;
SIGNAL \p2|Mult6~327\ : std_logic;
SIGNAL \p2|Mux27~1_combout\ : std_logic;
SIGNAL \p2|Mux27~8_combout\ : std_logic;
SIGNAL \p2|Mux27~4_combout\ : std_logic;
SIGNAL \colAddressFinal[1]~2_combout\ : std_logic;
SIGNAL \p2|Mult5~328\ : std_logic;
SIGNAL \p2|Mult4~328\ : std_logic;
SIGNAL \p2|Mult7~328\ : std_logic;
SIGNAL \p2|Mult0~328\ : std_logic;
SIGNAL \p2|Mult6~328\ : std_logic;
SIGNAL \p2|Mux26~1_combout\ : std_logic;
SIGNAL \p2|Mux26~4_combout\ : std_logic;
SIGNAL \p2|Mult3~328\ : std_logic;
SIGNAL \p2|Mult2~328\ : std_logic;
SIGNAL \p2|Mult1~328\ : std_logic;
SIGNAL \p2|Mux26~3_combout\ : std_logic;
SIGNAL \p2|Mult9~328\ : std_logic;
SIGNAL \p2|Mult10~328\ : std_logic;
SIGNAL \p2|Mult8~328\ : std_logic;
SIGNAL \p2|Mult11~328\ : std_logic;
SIGNAL \p2|Mux26~0_combout\ : std_logic;
SIGNAL \p2|Mux26~2_combout\ : std_logic;
SIGNAL \colAddressFinal[2]~3_combout\ : std_logic;
SIGNAL \p2|Mult3~329\ : std_logic;
SIGNAL \p2|Mult8~329\ : std_logic;
SIGNAL \p2|Mult9~329\ : std_logic;
SIGNAL \p2|Mult10~329\ : std_logic;
SIGNAL \p2|Mult11~329\ : std_logic;
SIGNAL \p2|Mux25~0_combout\ : std_logic;
SIGNAL \p2|Mult5~329\ : std_logic;
SIGNAL \p2|Mult4~329\ : std_logic;
SIGNAL \p2|Mult0~329\ : std_logic;
SIGNAL \p2|Mult7~329\ : std_logic;
SIGNAL \p2|Mult6~329\ : std_logic;
SIGNAL \p2|Mux25~1_combout\ : std_logic;
SIGNAL \p2|Mux25~4_combout\ : std_logic;
SIGNAL \p2|Mult2~329\ : std_logic;
SIGNAL \p2|Mult1~329\ : std_logic;
SIGNAL \p2|Mux25~3_combout\ : std_logic;
SIGNAL \p2|Mux25~2_combout\ : std_logic;
SIGNAL \colAddressFinal[3]~4_combout\ : std_logic;
SIGNAL \p2|Mult2~330\ : std_logic;
SIGNAL \p2|Mult1~330\ : std_logic;
SIGNAL \p2|Mux24~2_combout\ : std_logic;
SIGNAL \p2|Mult8~330\ : std_logic;
SIGNAL \p2|Mult9~330\ : std_logic;
SIGNAL \p2|Mult10~330\ : std_logic;
SIGNAL \p2|Mult11~330\ : std_logic;
SIGNAL \p2|Mux24~0_combout\ : std_logic;
SIGNAL \p2|Mult3~330\ : std_logic;
SIGNAL \p2|Mux24~3_combout\ : std_logic;
SIGNAL \p2|Mult5~330\ : std_logic;
SIGNAL \p2|Mult7~330\ : std_logic;
SIGNAL \p2|Mult4~330\ : std_logic;
SIGNAL \p2|Mult0~330\ : std_logic;
SIGNAL \p2|Mult6~330\ : std_logic;
SIGNAL \p2|Mux24~1_combout\ : std_logic;
SIGNAL \p2|Mux24~8_combout\ : std_logic;
SIGNAL \p2|Mux24~4_combout\ : std_logic;
SIGNAL \colAddressFinal[4]~5_combout\ : std_logic;
SIGNAL \p2|Mult2~331\ : std_logic;
SIGNAL \p2|Mult1~331\ : std_logic;
SIGNAL \p2|Mux23~2_combout\ : std_logic;
SIGNAL \p2|Mult10~331\ : std_logic;
SIGNAL \p2|Mult9~331\ : std_logic;
SIGNAL \p2|Mult8~331\ : std_logic;
SIGNAL \p2|Mult11~331\ : std_logic;
SIGNAL \p2|Mux23~0_combout\ : std_logic;
SIGNAL \p2|Mult3~331\ : std_logic;
SIGNAL \p2|Mux23~3_combout\ : std_logic;
SIGNAL \p2|Mult7~331\ : std_logic;
SIGNAL \p2|Mult4~331\ : std_logic;
SIGNAL \p2|Mult5~331\ : std_logic;
SIGNAL \p2|Mult0~331\ : std_logic;
SIGNAL \p2|Mult6~331\ : std_logic;
SIGNAL \p2|Mux23~1_combout\ : std_logic;
SIGNAL \p2|Mux23~8_combout\ : std_logic;
SIGNAL \p2|Mux23~4_combout\ : std_logic;
SIGNAL \colAddressFinal[5]~6_combout\ : std_logic;
SIGNAL \p2|Mult9~332\ : std_logic;
SIGNAL \p2|Mult10~332\ : std_logic;
SIGNAL \p2|Mult8~332\ : std_logic;
SIGNAL \p2|Mult11~332\ : std_logic;
SIGNAL \p2|Mux22~0_combout\ : std_logic;
SIGNAL \p2|Mult3~332\ : std_logic;
SIGNAL \p2|Mult5~332\ : std_logic;
SIGNAL \p2|Mult4~332\ : std_logic;
SIGNAL \p2|Mult0~332\ : std_logic;
SIGNAL \p2|Mult6~332\ : std_logic;
SIGNAL \p2|Mult7~332\ : std_logic;
SIGNAL \p2|Mux22~1_combout\ : std_logic;
SIGNAL \p2|Mux22~4_combout\ : std_logic;
SIGNAL \p2|Mult2~332\ : std_logic;
SIGNAL \p2|Mult1~332\ : std_logic;
SIGNAL \p2|Mux22~3_combout\ : std_logic;
SIGNAL \p2|Mux22~2_combout\ : std_logic;
SIGNAL \colAddressFinal[6]~7_combout\ : std_logic;
SIGNAL \p2|Mult8~333\ : std_logic;
SIGNAL \p2|Mult9~333\ : std_logic;
SIGNAL \p2|Mult10~333\ : std_logic;
SIGNAL \p2|Mult11~333\ : std_logic;
SIGNAL \p2|Mux21~0_combout\ : std_logic;
SIGNAL \p2|Mult3~333\ : std_logic;
SIGNAL \p2|Mult5~333\ : std_logic;
SIGNAL \p2|Mult4~333\ : std_logic;
SIGNAL \p2|Mult0~333\ : std_logic;
SIGNAL \p2|Mult6~333\ : std_logic;
SIGNAL \p2|Mult7~333\ : std_logic;
SIGNAL \p2|Mux21~1_combout\ : std_logic;
SIGNAL \p2|Mux21~4_combout\ : std_logic;
SIGNAL \p2|Mult2~333\ : std_logic;
SIGNAL \p2|Mult1~333\ : std_logic;
SIGNAL \p2|Mux21~3_combout\ : std_logic;
SIGNAL \p2|Mux21~2_combout\ : std_logic;
SIGNAL \colAddressFinal[7]~8_combout\ : std_logic;
SIGNAL \p2|Mult11~334\ : std_logic;
SIGNAL \p2|Mult8~334\ : std_logic;
SIGNAL \p2|Mult9~334\ : std_logic;
SIGNAL \p2|Mult10~334\ : std_logic;
SIGNAL \p2|Mux20~0_combout\ : std_logic;
SIGNAL \p2|Mult3~334\ : std_logic;
SIGNAL \p2|Mult5~334\ : std_logic;
SIGNAL \p2|Mult4~334\ : std_logic;
SIGNAL \p2|Mult0~334\ : std_logic;
SIGNAL \p2|Mult6~334\ : std_logic;
SIGNAL \p2|Mult7~334\ : std_logic;
SIGNAL \p2|Mux20~1_combout\ : std_logic;
SIGNAL \p2|Mux20~4_combout\ : std_logic;
SIGNAL \p2|Mult2~334\ : std_logic;
SIGNAL \p2|Mult1~334\ : std_logic;
SIGNAL \p2|Mux20~3_combout\ : std_logic;
SIGNAL \p2|Mux20~2_combout\ : std_logic;
SIGNAL \colAddressFinal[8]~9_combout\ : std_logic;
SIGNAL \p2|Mult10~335\ : std_logic;
SIGNAL \p2|Mult9~335\ : std_logic;
SIGNAL \p2|Mult8~335\ : std_logic;
SIGNAL \p2|Mult11~335\ : std_logic;
SIGNAL \p2|Mux19~0_combout\ : std_logic;
SIGNAL \p2|Mult3~335\ : std_logic;
SIGNAL \p2|Mult2~335\ : std_logic;
SIGNAL \p2|Mult1~335\ : std_logic;
SIGNAL \p2|Mux19~3_combout\ : std_logic;
SIGNAL \p2|Mult5~335\ : std_logic;
SIGNAL \p2|Mult4~335\ : std_logic;
SIGNAL \p2|Mult0~335\ : std_logic;
SIGNAL \p2|Mult6~335\ : std_logic;
SIGNAL \p2|Mult7~335\ : std_logic;
SIGNAL \p2|Mux19~1_combout\ : std_logic;
SIGNAL \p2|Mux19~4_combout\ : std_logic;
SIGNAL \p2|Mux19~2_combout\ : std_logic;
SIGNAL \colAddressFinal[9]~10_combout\ : std_logic;
SIGNAL \p2|Mult10~336\ : std_logic;
SIGNAL \p2|Mult9~336\ : std_logic;
SIGNAL \p2|Mult8~336\ : std_logic;
SIGNAL \p2|Mult11~336\ : std_logic;
SIGNAL \p2|Mux18~0_combout\ : std_logic;
SIGNAL \p2|Mult3~336\ : std_logic;
SIGNAL \p2|Mult2~336\ : std_logic;
SIGNAL \p2|Mult1~336\ : std_logic;
SIGNAL \p2|Mux18~3_combout\ : std_logic;
SIGNAL \p2|Mult5~336\ : std_logic;
SIGNAL \p2|Mult4~336\ : std_logic;
SIGNAL \p2|Mult0~336\ : std_logic;
SIGNAL \p2|Mult6~336\ : std_logic;
SIGNAL \p2|Mult7~336\ : std_logic;
SIGNAL \p2|Mux18~1_combout\ : std_logic;
SIGNAL \p2|Mux18~4_combout\ : std_logic;
SIGNAL \p2|Mux18~2_combout\ : std_logic;
SIGNAL \colAddressFinal[10]~11_combout\ : std_logic;
SIGNAL \p2|Mult7~337\ : std_logic;
SIGNAL \p2|Mult5~337\ : std_logic;
SIGNAL \p2|Mult4~337\ : std_logic;
SIGNAL \p2|Mult0~337\ : std_logic;
SIGNAL \p2|Mult6~337\ : std_logic;
SIGNAL \p2|Mux17~1_combout\ : std_logic;
SIGNAL \p2|Mux17~8_combout\ : std_logic;
SIGNAL \p2|Mult10~337\ : std_logic;
SIGNAL \p2|Mult8~337\ : std_logic;
SIGNAL \p2|Mult9~337\ : std_logic;
SIGNAL \p2|Mult11~337\ : std_logic;
SIGNAL \p2|Mux17~0_combout\ : std_logic;
SIGNAL \p2|Mult2~337\ : std_logic;
SIGNAL \p2|Mult1~337\ : std_logic;
SIGNAL \p2|Mux17~2_combout\ : std_logic;
SIGNAL \p2|Mult3~337\ : std_logic;
SIGNAL \p2|Mux17~3_combout\ : std_logic;
SIGNAL \p2|Mux17~4_combout\ : std_logic;
SIGNAL \colAddressFinal[11]~12_combout\ : std_logic;
SIGNAL \p2|Mult3~338\ : std_logic;
SIGNAL \p2|Mux16~3_combout\ : std_logic;
SIGNAL \p2|Mult9~338\ : std_logic;
SIGNAL \p2|Mult10~338\ : std_logic;
SIGNAL \p2|Mult8~338\ : std_logic;
SIGNAL \p2|Mult11~338\ : std_logic;
SIGNAL \p2|Mux16~0_combout\ : std_logic;
SIGNAL \p2|Mult2~338\ : std_logic;
SIGNAL \p2|Mult1~338\ : std_logic;
SIGNAL \p2|Mux16~2_combout\ : std_logic;
SIGNAL \p2|Mult7~338\ : std_logic;
SIGNAL \p2|Mult5~338\ : std_logic;
SIGNAL \p2|Mult4~338\ : std_logic;
SIGNAL \p2|Mult0~338\ : std_logic;
SIGNAL \p2|Mult6~338\ : std_logic;
SIGNAL \p2|Mux16~1_combout\ : std_logic;
SIGNAL \p2|Mux16~8_combout\ : std_logic;
SIGNAL \p2|Mux16~4_combout\ : std_logic;
SIGNAL \colAddressFinal[12]~13_combout\ : std_logic;
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \p2|Selector36~0_combout\ : std_logic;
SIGNAL \p2|Selector36~3_combout\ : std_logic;
SIGNAL \p2|Selector36~1_combout\ : std_logic;
SIGNAL \p2|winner2~q\ : std_logic;
SIGNAL \p2|Selector35~0_combout\ : std_logic;
SIGNAL \p2|Selector35~1_combout\ : std_logic;
SIGNAL \p2|winner1~q\ : std_logic;
SIGNAL \p1|Equal9~0_combout\ : std_logic;
SIGNAL \p1|next~35_combout\ : std_logic;
SIGNAL \p1|next.updateRam1~q\ : std_logic;
SIGNAL \p1|Decoder0~3_combout\ : std_logic;
SIGNAL \p1|next.winCheck2~q\ : std_logic;
SIGNAL \p1|WideOr0~0_combout\ : std_logic;
SIGNAL \p1|WideOr0~combout\ : std_logic;
SIGNAL \p1|present[4]~9_combout\ : std_logic;
SIGNAL \p1|Selector3~0_combout\ : std_logic;
SIGNAL \p1|player1.up1~q\ : std_logic;
SIGNAL \p1|always0~5_combout\ : std_logic;
SIGNAL \p1|present~2_combout\ : std_logic;
SIGNAL \p1|present~3_combout\ : std_logic;
SIGNAL \p1|Selector0~0_combout\ : std_logic;
SIGNAL \p1|player1.right1~q\ : std_logic;
SIGNAL \p1|always0~1_combout\ : std_logic;
SIGNAL \p1|player2.right2~q\ : std_logic;
SIGNAL \p1|always0~4_combout\ : std_logic;
SIGNAL \p1|present[2]~6_combout\ : std_logic;
SIGNAL \p1|present[2]~7_combout\ : std_logic;
SIGNAL \p1|Selector5~0_combout\ : std_logic;
SIGNAL \p1|player2.down2~q\ : std_logic;
SIGNAL \p1|always0~3_combout\ : std_logic;
SIGNAL \p2|Mux2~0_combout\ : std_logic;
SIGNAL \p1|Selector4~0_combout\ : std_logic;
SIGNAL \p1|player1.left1~q\ : std_logic;
SIGNAL \p1|always0~6_combout\ : std_logic;
SIGNAL \p1|present~12_combout\ : std_logic;
SIGNAL \p1|present[3]~8_combout\ : std_logic;
SIGNAL \p1|Equal0~3_combout\ : std_logic;
SIGNAL \p1|Equal0~0_combout\ : std_logic;
SIGNAL \p1|present[1]~5_combout\ : std_logic;
SIGNAL \p2|colourOut~0_combout\ : std_logic;
SIGNAL \p2|clearObjects~q\ : std_logic;
SIGNAL \p2|colWrite~0_combout\ : std_logic;
SIGNAL \p2|colWrite~feeder_combout\ : std_logic;
SIGNAL \p2|colWrite~q\ : std_logic;
SIGNAL \colWriteFinal~0_combout\ : std_logic;
SIGNAL \col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \col1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \score12|p1score[0]~0_combout\ : std_logic;
SIGNAL \score12|Add0~17_sumout\ : std_logic;
SIGNAL \score12|Add0~18\ : std_logic;
SIGNAL \score12|Add0~21_sumout\ : std_logic;
SIGNAL \score12|Add0~22\ : std_logic;
SIGNAL \score12|Add0~25_sumout\ : std_logic;
SIGNAL \score12|Add0~26\ : std_logic;
SIGNAL \score12|Add0~1_sumout\ : std_logic;
SIGNAL \score12|Add0~2\ : std_logic;
SIGNAL \score12|Add0~5_sumout\ : std_logic;
SIGNAL \score12|Add0~6\ : std_logic;
SIGNAL \score12|Add0~9_sumout\ : std_logic;
SIGNAL \score12|Add0~10\ : std_logic;
SIGNAL \score12|Add0~13_sumout\ : std_logic;
SIGNAL \h5|WideOr6~0_combout\ : std_logic;
SIGNAL \h5|WideOr5~0_combout\ : std_logic;
SIGNAL \h5|WideOr4~0_combout\ : std_logic;
SIGNAL \h5|WideOr3~0_combout\ : std_logic;
SIGNAL \h5|WideOr2~0_combout\ : std_logic;
SIGNAL \h5|WideOr1~0_combout\ : std_logic;
SIGNAL \h5|WideOr0~0_combout\ : std_logic;
SIGNAL \h4|WideOr6~0_combout\ : std_logic;
SIGNAL \h4|WideOr5~0_combout\ : std_logic;
SIGNAL \h4|WideOr4~0_combout\ : std_logic;
SIGNAL \h4|WideOr3~0_combout\ : std_logic;
SIGNAL \h4|WideOr2~0_combout\ : std_logic;
SIGNAL \h4|WideOr1~0_combout\ : std_logic;
SIGNAL \h4|WideOr0~0_combout\ : std_logic;
SIGNAL \score12|p2score[0]~0_combout\ : std_logic;
SIGNAL \score12|Add1~17_sumout\ : std_logic;
SIGNAL \score12|Add1~18\ : std_logic;
SIGNAL \score12|Add1~21_sumout\ : std_logic;
SIGNAL \score12|Add1~22\ : std_logic;
SIGNAL \score12|Add1~25_sumout\ : std_logic;
SIGNAL \score12|Add1~26\ : std_logic;
SIGNAL \score12|Add1~1_sumout\ : std_logic;
SIGNAL \score12|Add1~2\ : std_logic;
SIGNAL \score12|Add1~5_sumout\ : std_logic;
SIGNAL \score12|Add1~6\ : std_logic;
SIGNAL \score12|Add1~9_sumout\ : std_logic;
SIGNAL \score12|Add1~10\ : std_logic;
SIGNAL \score12|Add1~13_sumout\ : std_logic;
SIGNAL \h1|WideOr6~0_combout\ : std_logic;
SIGNAL \h1|WideOr5~0_combout\ : std_logic;
SIGNAL \h1|WideOr4~0_combout\ : std_logic;
SIGNAL \h1|WideOr3~0_combout\ : std_logic;
SIGNAL \h1|WideOr2~0_combout\ : std_logic;
SIGNAL \h1|WideOr1~0_combout\ : std_logic;
SIGNAL \h1|WideOr0~0_combout\ : std_logic;
SIGNAL \h0|WideOr6~0_combout\ : std_logic;
SIGNAL \h0|WideOr5~0_combout\ : std_logic;
SIGNAL \h0|WideOr4~0_combout\ : std_logic;
SIGNAL \h0|WideOr3~0_combout\ : std_logic;
SIGNAL \h0|WideOr2~0_combout\ : std_logic;
SIGNAL \h0|WideOr1~0_combout\ : std_logic;
SIGNAL \h0|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~26\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~6\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \VGA|controller|xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \p2|WideOr0~0_combout\ : std_logic;
SIGNAL \p2|printWinner~q\ : std_logic;
SIGNAL \draw1|Add0~17_sumout\ : std_logic;
SIGNAL \draw1|LessThan0~0_combout\ : std_logic;
SIGNAL \draw1|Add0~18\ : std_logic;
SIGNAL \draw1|Add0~21_sumout\ : std_logic;
SIGNAL \draw1|Add0~22\ : std_logic;
SIGNAL \draw1|Add0~25_sumout\ : std_logic;
SIGNAL \draw1|Add0~26\ : std_logic;
SIGNAL \draw1|Add0~29_sumout\ : std_logic;
SIGNAL \draw1|Add0~30\ : std_logic;
SIGNAL \draw1|Add0~33_sumout\ : std_logic;
SIGNAL \draw1|Add0~34\ : std_logic;
SIGNAL \draw1|Add0~37_sumout\ : std_logic;
SIGNAL \draw1|Add0~38\ : std_logic;
SIGNAL \draw1|Add0~13_sumout\ : std_logic;
SIGNAL \draw1|Add0~14\ : std_logic;
SIGNAL \draw1|Add0~9_sumout\ : std_logic;
SIGNAL \draw1|Add0~10\ : std_logic;
SIGNAL \draw1|Add0~5_sumout\ : std_logic;
SIGNAL \draw1|Add0~6\ : std_logic;
SIGNAL \draw1|Add0~1_sumout\ : std_logic;
SIGNAL \draw1|addressOut[6]~DUPLICATE_q\ : std_logic;
SIGNAL \draw1|addressOut[5]~DUPLICATE_q\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[33]~5_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~30_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \draw1|Add1~0_combout\ : std_logic;
SIGNAL \p2|yOut[6]~2_combout\ : std_logic;
SIGNAL \p2|yOut[6]~1_combout\ : std_logic;
SIGNAL \p2|Mux8~0_combout\ : std_logic;
SIGNAL \p2|yOut[6]~3_combout\ : std_logic;
SIGNAL \p2|yOut[6]~4_combout\ : std_logic;
SIGNAL \p2|Mux8~1_combout\ : std_logic;
SIGNAL \p2|Mux8~2_combout\ : std_logic;
SIGNAL \p2|yOut[6]~5_combout\ : std_logic;
SIGNAL \yFinal[6]~0_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~27\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[61]~5_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[69]~6_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[69]~12_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[77]~18_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[77]~19_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[85]~29_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[85]~38_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[93]~20_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[93]~28_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[92]~39_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[92]~45_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[91]~50_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[90]~51_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[90]~54_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[89]~56_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|StageOut[88]~57_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \clear1|Add2~22\ : std_logic;
SIGNAL \clear1|Add2~26\ : std_logic;
SIGNAL \clear1|Add2~18\ : std_logic;
SIGNAL \clear1|Add2~14\ : std_logic;
SIGNAL \clear1|Add2~10\ : std_logic;
SIGNAL \clear1|Add2~6\ : std_logic;
SIGNAL \clear1|Add2~1_sumout\ : std_logic;
SIGNAL \clear1|Add2~5_sumout\ : std_logic;
SIGNAL \draw1|Add1~1_combout\ : std_logic;
SIGNAL \p2|Mux9~0_combout\ : std_logic;
SIGNAL \p2|Mux9~1_combout\ : std_logic;
SIGNAL \p2|Mux9~2_combout\ : std_logic;
SIGNAL \yFinal[5]~1_combout\ : std_logic;
SIGNAL \p2|Mux10~0_combout\ : std_logic;
SIGNAL \p2|Mux10~1_combout\ : std_logic;
SIGNAL \p2|Mux10~2_combout\ : std_logic;
SIGNAL \draw1|Add1~2_combout\ : std_logic;
SIGNAL \yFinal[4]~8_combout\ : std_logic;
SIGNAL \clear1|Add2~9_sumout\ : std_logic;
SIGNAL \clear1|Add2~13_sumout\ : std_logic;
SIGNAL \draw1|Add1~3_combout\ : std_logic;
SIGNAL \p2|Mux11~0_combout\ : std_logic;
SIGNAL \p2|Mux11~1_combout\ : std_logic;
SIGNAL \p2|Mux11~2_combout\ : std_logic;
SIGNAL \yFinal[3]~7_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~30\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~31\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~14_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~10_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~18_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~14_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~60_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~63_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~18_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~55_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~59_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~48_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~54_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~30_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~40_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~47_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~34_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~30_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~31_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~39_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0_combout\ : std_logic;
SIGNAL \clear1|Add1~30_cout\ : std_logic;
SIGNAL \clear1|Add1~14\ : std_logic;
SIGNAL \clear1|Add1~18\ : std_logic;
SIGNAL \clear1|Add1~22\ : std_logic;
SIGNAL \clear1|Add1~26\ : std_logic;
SIGNAL \clear1|Add1~10\ : std_logic;
SIGNAL \clear1|Add1~6\ : std_logic;
SIGNAL \clear1|Add1~1_sumout\ : std_logic;
SIGNAL \clear1|Add2~17_sumout\ : std_logic;
SIGNAL \draw1|Add1~4_combout\ : std_logic;
SIGNAL \draw1|yOut[2]~feeder_combout\ : std_logic;
SIGNAL \p2|Mux12~0_combout\ : std_logic;
SIGNAL \p2|Mux12~1_combout\ : std_logic;
SIGNAL \p2|Mux12~2_combout\ : std_logic;
SIGNAL \yFinal[2]~9_combout\ : std_logic;
SIGNAL \p2|xOut[2]~0_combout\ : std_logic;
SIGNAL \p2|xOut[2]~1_combout\ : std_logic;
SIGNAL \p2|xOut[2]~2_combout\ : std_logic;
SIGNAL \p2|colAddress[5]~5_combout\ : std_logic;
SIGNAL \p2|Mux0~0_combout\ : std_logic;
SIGNAL \p2|Mux0~1_combout\ : std_logic;
SIGNAL \p2|Mux0~2_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~2\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~13_sumout\ : std_logic;
SIGNAL \yFinal[2]~6_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~9_sumout\ : std_logic;
SIGNAL \clear1|Add2~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~5_sumout\ : std_logic;
SIGNAL \p2|Mux13~0_combout\ : std_logic;
SIGNAL \p2|Mux13~1_combout\ : std_logic;
SIGNAL \p2|Mux13~2_combout\ : std_logic;
SIGNAL \yFinal[1]~5_combout\ : std_logic;
SIGNAL \clear1|Add2~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[45]~18_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[44]~21_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[43]~24_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|StageOut[42]~25_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \draw1|yOut[0]~1_combout\ : std_logic;
SIGNAL \p2|Mux14~0_combout\ : std_logic;
SIGNAL \p2|Mux14~1_combout\ : std_logic;
SIGNAL \p2|Mux14~2_combout\ : std_logic;
SIGNAL \yFinal[0]~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~1_sumout\ : std_logic;
SIGNAL \clear1|Add1~5_sumout\ : std_logic;
SIGNAL \yFinal[1]~3_combout\ : std_logic;
SIGNAL \p2|Mux1~0_combout\ : std_logic;
SIGNAL \p2|xOut[2]~3_combout\ : std_logic;
SIGNAL \p2|Mux1~1_combout\ : std_logic;
SIGNAL \p2|Mux1~2_combout\ : std_logic;
SIGNAL \clear1|Add1~9_sumout\ : std_logic;
SIGNAL \yFinal[0]~2_combout\ : std_logic;
SIGNAL \p2|Mux2~2_combout\ : std_logic;
SIGNAL \p2|Mux2~3_combout\ : std_logic;
SIGNAL \p2|Mux2~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~5_sumout\ : std_logic;
SIGNAL \p2|Selector30~0_combout\ : std_logic;
SIGNAL \p2|writeEn1~q\ : std_logic;
SIGNAL \VGA|writeEn~1_combout\ : std_logic;
SIGNAL \VGA|writeEn~0_combout\ : std_logic;
SIGNAL \clear1|yOut[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|writeEn~2_combout\ : std_logic;
SIGNAL \VGA|writeEn~3_combout\ : std_logic;
SIGNAL \VGA|writeEn~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \p2|Selector31~0_combout\ : std_logic;
SIGNAL \p2|colourOut[2]~1_combout\ : std_logic;
SIGNAL \draw1|colourOut~0_combout\ : std_logic;
SIGNAL \clear1|Equal0~0_combout\ : std_logic;
SIGNAL \clear1|always0~1_combout\ : std_logic;
SIGNAL \clear1|Equal0~1_combout\ : std_logic;
SIGNAL \clear1|Equal1~0_combout\ : std_logic;
SIGNAL \colourFinal[2]~0_combout\ : std_logic;
SIGNAL \p2|Mux7~0_combout\ : std_logic;
SIGNAL \p2|Mux7~1_combout\ : std_logic;
SIGNAL \p2|Mux7~2_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~18\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~19\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~22\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~23\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~25_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~28_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \draw1|addressOut[1]~DUPLICATE_q\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~18_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~24_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~12_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~17_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \clear1|xOut[0]~0_combout\ : std_logic;
SIGNAL \xFinal[0]~0_combout\ : std_logic;
SIGNAL \p2|Mux6~0_combout\ : std_logic;
SIGNAL \p2|Mux6~1_combout\ : std_logic;
SIGNAL \p2|Mux6~2_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[55]~1_combout\ : std_logic;
SIGNAL \clear1|Add1~13_sumout\ : std_logic;
SIGNAL \xFinal[1]~1_combout\ : std_logic;
SIGNAL \p2|Mux5~0_combout\ : std_logic;
SIGNAL \p2|Mux5~1_combout\ : std_logic;
SIGNAL \p2|Mux5~2_combout\ : std_logic;
SIGNAL \clear1|Add1~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[56]~3_combout\ : std_logic;
SIGNAL \xFinal[2]~2_combout\ : std_logic;
SIGNAL \p2|Mux4~0_combout\ : std_logic;
SIGNAL \p2|Mux4~1_combout\ : std_logic;
SIGNAL \p2|Mux4~2_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[57]~6_combout\ : std_logic;
SIGNAL \clear1|Add1~21_sumout\ : std_logic;
SIGNAL \xFinal[3]~3_combout\ : std_logic;
SIGNAL \p2|Mux3~0_combout\ : std_logic;
SIGNAL \p2|Mux3~1_combout\ : std_logic;
SIGNAL \p2|Mux3~2_combout\ : std_logic;
SIGNAL \clear1|Add1~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|StageOut[58]~11_combout\ : std_logic;
SIGNAL \xFinal[4]~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|xCounter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \clear1|Equal0~2_combout\ : std_logic;
SIGNAL \clear1|Add0~2\ : std_logic;
SIGNAL \clear1|Add0~57_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~38_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~34_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~14_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~10_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~18_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~60_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~14_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~45_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~52_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~56_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~18_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~51_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~30_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~28_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~37_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~44_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~36_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~34_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~2\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \clear1|colourOut~0_combout\ : std_logic;
SIGNAL \clear1|LessThan1~0_combout\ : std_logic;
SIGNAL \clear1|LessThan1~1_combout\ : std_logic;
SIGNAL \clear1|always0~2_combout\ : std_logic;
SIGNAL \clear1|always0~3_combout\ : std_logic;
SIGNAL \clear1|always0~4_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~38_cout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \clear1|colourOut~1_combout\ : std_logic;
SIGNAL \clear1|colourOut~4_combout\ : std_logic;
SIGNAL \clear1|colourOut~2_combout\ : std_logic;
SIGNAL \clear1|colourOut~3_combout\ : std_logic;
SIGNAL \clear1|colourOut~6_combout\ : std_logic;
SIGNAL \clear1|colourOut~7_combout\ : std_logic;
SIGNAL \clear1|colourOut~5_combout\ : std_logic;
SIGNAL \clear1|colourOut~8_combout\ : std_logic;
SIGNAL \clear1|colourOut~9_combout\ : std_logic;
SIGNAL \clear1|colourOut~10_combout\ : std_logic;
SIGNAL \draw1|colourOut~1_combout\ : std_logic;
SIGNAL \colourFinal[1]~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \clear1|colourOut~11_combout\ : std_logic;
SIGNAL \draw1|colourOut~2_combout\ : std_logic;
SIGNAL \colourFinal[0]~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \ps2|last_data_received\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|waiting_counter\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \clear1|addressOut\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Data_In|received_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Data_In|data_shift_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \p2|yOut1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \player2win|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \player1win|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|command_initiate_counter\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \draw1|addressOut\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \draw1|xOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|ps2_command\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \draw1|yOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|transfer_counter\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \ps2|PS2|PS2_Data_In|data_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \d1|count\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \p2|xOut2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \d4|count\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \p2|xOut1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \score12|p2score\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p2|colAddress\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \p2|yOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \score12|p1score\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p2|xOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clear1|yOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clear1|xOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode126w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \clear1|colourOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|cur_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \draw1|colourOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \p2|colourOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode118w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode105w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d2|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \p2|yOut2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clear1|ALT_INV_yOut[5]~DUPLICATE_q\ : std_logic;
SIGNAL \draw1|ALT_INV_addressOut[5]~DUPLICATE_q\ : std_logic;
SIGNAL \draw1|ALT_INV_addressOut[1]~DUPLICATE_q\ : std_logic;
SIGNAL \draw1|ALT_INV_addressOut[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_CLK~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_DAT~input_o\ : std_logic;
SIGNAL \score12|ALT_INV_p1score\ : std_logic_vector(7 DOWNTO 1);
SIGNAL \p2|ALT_INV_colWrite~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \p1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[88]~57_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~56_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~55_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~54_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~53_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~52_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~51_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~25_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~50_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~49_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~47_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~46_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~24_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~45_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~44_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~43_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~42_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~41_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~40_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~39_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~23_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~38_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~37_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~36_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~35_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~34_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~33_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~32_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~30_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~29_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~21_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~28_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~27_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~26_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~25_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~23_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~22_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~20_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~19_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~17_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~16_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~15_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~14_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~13_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~20_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~19_combout\ : std_logic;
SIGNAL \ps2|PS2|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~66_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~65_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~64_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~63_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~69_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~68_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~67_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~66_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~18_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~12_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~11_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~7_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~6_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~5_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~3_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~1_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~0_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\ : std_logic;
SIGNAL \d4|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \d4|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \d4|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \d4|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \d4|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Add3~1_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~61_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~60_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~59_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~58_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~57_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~56_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~55_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~54_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~53_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~52_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~51_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~50_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~49_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~48_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~47_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~46_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~45_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~43_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~42_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~41_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~40_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~39_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~38_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~36_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~35_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~34_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~32_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~31_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~30_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~29_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~28_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~65_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~64_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~63_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~62_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~61_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~60_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[69]~59_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~58_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~57_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~56_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[69]~55_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~54_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~53_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[59]~52_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~51_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~50_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~49_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~48_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~47_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~46_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~44_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~43_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~41_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~40_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~26_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~25_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~23_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~22_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~21_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~20_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~28_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~25_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~24_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~22_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~21_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~20_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~19_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~18_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~12_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[93]~39_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~37_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[48]~34_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~32_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[93]~31_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~10_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~9_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~5_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~4_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~3_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~1_combout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~0_combout\ : std_logic;
SIGNAL \d1|ALT_INV_LessThan0~combout\ : std_logic;
SIGNAL \d1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \d1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \d1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \d1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_data_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter[1]~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~18_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~16_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \draw1|ALT_INV_Add1~4_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[2]~9_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~30_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~29_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~28_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~27_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~26_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Selector36~2_combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr5~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \ps2|PS2|ALT_INV_ps2_data_reg~q\ : std_logic;
SIGNAL \p2|ALT_INV_yOut2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|ALT_INV_yOut1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ : std_logic;
SIGNAL \clear1|ALT_INV_always0~4_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_always0~3_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~9_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~8_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~7_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~6_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~15_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~14_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~13_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~12_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~11_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~10_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~9_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~8_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~7_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~6_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~5_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~4_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~3_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[97]~2_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~1_combout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~0_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~5_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~4_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~25_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~24_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~23_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~21_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~20_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[91]~19_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~18_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~17_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~15_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~3_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~13_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[83]~12_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~10_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~9_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~8_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~7_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~2_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~6_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~5_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~4_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~3_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~2_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~1_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_colourOut~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[4]~8_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[3]~7_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[2]~6_combout\ : std_logic;
SIGNAL \p2|ALT_INV_yOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \draw1|ALT_INV_yOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clear1|ALT_INV_yOut\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_yFinal[1]~5_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[1]~3_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[0]~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_xOut1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p2|ALT_INV_xOut2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~10_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~9_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~8_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~7_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~5_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_xOut[2]~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_xOut[2]~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colAddress[5]~5_combout\ : std_logic;
SIGNAL \p2|ALT_INV_xOut[2]~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_xOut[2]~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_yOut[6]~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_yOut[6]~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_yOut[6]~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_yOut[6]~1_combout\ : std_logic;
SIGNAL \draw1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Selector35~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \d2|ALT_INV_LessThan0~combout\ : std_logic;
SIGNAL \d2|ALT_INV_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ps2|PS2|ALT_INV_last_ps2_clk~q\ : std_logic;
SIGNAL \ps2|PS2|ALT_INV_ps2_clk_reg~q\ : std_logic;
SIGNAL \p2|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colAddress[5]~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colAddress[5]~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colAddress[5]~1_combout\ : std_logic;
SIGNAL \p1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_Selector5~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colAddress[5]~0_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \clear1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colourOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \draw1|ALT_INV_colourOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \clear1|ALT_INV_colourOut\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \p2|ALT_INV_xOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \draw1|ALT_INV_xOut\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \clear1|ALT_INV_xOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|ALT_INV_writeEn~4_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~3_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~2_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_writeEn1~q\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~0_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[5]~1_combout\ : std_logic;
SIGNAL \ALT_INV_yFinal[6]~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_printWinner~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_BLANK1~q\ : std_logic;
SIGNAL \score12|ALT_INV_p1score[0]~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_present~11_combout\ : std_logic;
SIGNAL \p1|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_winner1~q\ : std_logic;
SIGNAL \p2|ALT_INV_winner2~q\ : std_logic;
SIGNAL \p1|ALT_INV_present~10_combout\ : std_logic;
SIGNAL \p1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_colAddress\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_colAddressFinal[13]~0_combout\ : std_logic;
SIGNAL \ALT_INV_colWriteFinal~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_clearObjects~q\ : std_logic;
SIGNAL \p2|ALT_INV_colWrite~q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \h0|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \score12|ALT_INV_p2score\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \h1|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \h4|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \h5|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_present[4]~9_combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_next.winCheck2~q\ : std_logic;
SIGNAL \p1|ALT_INV_present[3]~8_combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_next.startGame2~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.check1~q\ : std_logic;
SIGNAL \p1|ALT_INV_present[2]~7_combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr2~combout\ : std_logic;
SIGNAL \p1|ALT_INV_next.left2~q\ : std_logic;
SIGNAL \p1|ALT_INV_present[2]~6_combout\ : std_logic;
SIGNAL \p1|ALT_INV_present[1]~5_combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr3~combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_next.winnerFound~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.up1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.updateRam2~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.down2~q\ : std_logic;
SIGNAL \p1|ALT_INV_present[1]~4_combout\ : std_logic;
SIGNAL \p1|ALT_INV_present~3_combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr4~combout\ : std_logic;
SIGNAL \p1|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_next.winCheck1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.startGame1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.right1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.updateRam1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.down1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.check2~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.left1~q\ : std_logic;
SIGNAL \p1|ALT_INV_next.up2~q\ : std_logic;
SIGNAL \p1|ALT_INV_present~2_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~7_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~6_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~5_combout\ : std_logic;
SIGNAL \p1|ALT_INV_player1.down1~q\ : std_logic;
SIGNAL \p1|ALT_INV_player1.up1~q\ : std_logic;
SIGNAL \p2|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~4_combout\ : std_logic;
SIGNAL \p1|ALT_INV_player2.right2~q\ : std_logic;
SIGNAL \p1|ALT_INV_player2.left2~q\ : std_logic;
SIGNAL \p1|ALT_INV_always0~3_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \p1|ALT_INV_player2.down2~q\ : std_logic;
SIGNAL \p1|ALT_INV_player2.up2~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr2~3_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr2~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr2~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_player1.right1~q\ : std_logic;
SIGNAL \p1|ALT_INV_player1.left1~q\ : std_logic;
SIGNAL \c1|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_move[0]~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_move[0]~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_move[0]~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr1~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \col1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \p1|ALT_INV_present~12_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \p2|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \d4|ALT_INV_count\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \d1|ALT_INV_count\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \clear1|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~25_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult5~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult4~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult1~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult2~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult3~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult10~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult11~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult9~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult8~mac_resulta\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \score12|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\ : std_logic;
SIGNAL \clear1|ALT_INV_addressOut\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \col2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \col2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \ps2|ALT_INV_last_data_received\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~29_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \d1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~53_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~49_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~45_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \p2|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~41_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~37_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~61_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~57_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~53_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~49_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~45_sumout\ : std_logic;
SIGNAL \draw1|ALT_INV_addressOut\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~41_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~37_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~33_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~33_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ : std_logic;
SIGNAL \ps2|PS2|PS2_Command_Out|ALT_INV_ps2_command\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \player1win|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \player2win|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~29_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~29_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~25_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~21_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~17_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add12~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add21~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\ : std_logic_vector(6 DOWNTO 1);
SIGNAL \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \clear1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult6~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult7~mac_resulta\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~339\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~338\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~337\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~336\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~335\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~334\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~333\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~332\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~331\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~330\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~329\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~328\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~327\ : std_logic;
SIGNAL \p2|ALT_INV_Mult0~mac_resulta\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
PS2_DAT <= ww_PS2_DAT;
PS2_CLK <= ww_PS2_CLK;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\col1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \colDataInputFinal~0_combout\;

\col1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\colAddressFinal[12]~13_combout\ & \colAddressFinal[11]~12_combout\ & \colAddressFinal[10]~11_combout\ & \colAddressFinal[9]~10_combout\ & \colAddressFinal[8]~9_combout\ & 
\colAddressFinal[7]~8_combout\ & \colAddressFinal[6]~7_combout\ & \colAddressFinal[5]~6_combout\ & \colAddressFinal[4]~5_combout\ & \colAddressFinal[3]~4_combout\ & \colAddressFinal[2]~3_combout\ & \colAddressFinal[1]~2_combout\ & 
\colAddressFinal[0]~1_combout\);

\col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \col1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\col1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \colDataInputFinal~0_combout\;

\col1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\colAddressFinal[12]~13_combout\ & \colAddressFinal[11]~12_combout\ & \colAddressFinal[10]~11_combout\ & \colAddressFinal[9]~10_combout\ & \colAddressFinal[8]~9_combout\ & 
\colAddressFinal[7]~8_combout\ & \colAddressFinal[6]~7_combout\ & \colAddressFinal[5]~6_combout\ & \colAddressFinal[4]~5_combout\ & \colAddressFinal[3]~4_combout\ & \colAddressFinal[2]~3_combout\ & \colAddressFinal[1]~2_combout\ & 
\colAddressFinal[0]~1_combout\);

\col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \col1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \colourFinal[2]~0_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & 
\xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \colourFinal[2]~0_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & 
\xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\colourFinal[2]~0_combout\ & \colourFinal[1]~1_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & \VGA|user_input_translator|Add0~21_sumout\ & 
\VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & \xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a8\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \colourFinal[1]~1_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & 
\xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \colourFinal[1]~1_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & 
\xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \colourFinal[0]~2_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & \VGA|user_input_translator|Add0~21_sumout\ & 
\VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & \xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \colourFinal[0]~2_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & 
\xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \colourFinal[0]~2_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add0~37_sumout\ & \VGA|user_input_translator|Add0~33_sumout\ & \VGA|user_input_translator|Add0~29_sumout\ & \VGA|user_input_translator|Add0~25_sumout\ & 
\VGA|user_input_translator|Add0~21_sumout\ & \VGA|user_input_translator|Add0~17_sumout\ & \VGA|user_input_translator|Add0~13_sumout\ & \VGA|user_input_translator|Add0~9_sumout\ & \xFinal[4]~4_combout\ & \xFinal[3]~3_combout\ & \xFinal[2]~2_combout\ & 
\xFinal[1]~1_combout\ & \xFinal[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\col2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Add0~53_sumout\ & \Add0~49_sumout\ & \Add0~45_sumout\ & \Add0~41_sumout\ & \Add0~37_sumout\ & \Add0~33_sumout\ & \Add0~29_sumout\ & \Add0~25_sumout\ & \Add0~21_sumout\ & 
\Add0~17_sumout\ & \Add0~13_sumout\ & \Add0~9_sumout\ & \Add0~5_sumout\);

\col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \col2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\col2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Add0~53_sumout\ & \Add0~49_sumout\ & \Add0~45_sumout\ & \Add0~41_sumout\ & \Add0~37_sumout\ & \Add0~33_sumout\ & \Add0~29_sumout\ & \Add0~25_sumout\ & \Add0~21_sumout\ & 
\Add0~17_sumout\ & \Add0~13_sumout\ & \Add0~9_sumout\ & \Add0~5_sumout\);

\col2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \col2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\p2|Mult8~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult8~mac_AY_bus\ <= (\p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~25_sumout\ & \p2|Add26~21_sumout\ & \p2|Add26~17_sumout\
& \p2|Add26~13_sumout\ & \p2|Add26~9_sumout\ & \p2|Add26~5_sumout\ & \p2|Add26~1_sumout\);

\p2|Mult8~mac_BX_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\);

\p2|Mult8~mac_BY_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~29_sumout\ & \p2|Add27~25_sumout\ & \p2|Add27~21_sumout\ & \p2|Add27~17_sumout\ & \p2|Add27~13_sumout\ & \p2|Add27~9_sumout\ & \p2|Add27~5_sumout\ & \p2|Add27~1_sumout\);

\p2|Mult8~mac_resulta\ <= \p2|Mult8~mac_RESULTA_bus\(0);
\p2|Mult8~327\ <= \p2|Mult8~mac_RESULTA_bus\(1);
\p2|Mult8~328\ <= \p2|Mult8~mac_RESULTA_bus\(2);
\p2|Mult8~329\ <= \p2|Mult8~mac_RESULTA_bus\(3);
\p2|Mult8~330\ <= \p2|Mult8~mac_RESULTA_bus\(4);
\p2|Mult8~331\ <= \p2|Mult8~mac_RESULTA_bus\(5);
\p2|Mult8~332\ <= \p2|Mult8~mac_RESULTA_bus\(6);
\p2|Mult8~333\ <= \p2|Mult8~mac_RESULTA_bus\(7);
\p2|Mult8~334\ <= \p2|Mult8~mac_RESULTA_bus\(8);
\p2|Mult8~335\ <= \p2|Mult8~mac_RESULTA_bus\(9);
\p2|Mult8~336\ <= \p2|Mult8~mac_RESULTA_bus\(10);
\p2|Mult8~337\ <= \p2|Mult8~mac_RESULTA_bus\(11);
\p2|Mult8~338\ <= \p2|Mult8~mac_RESULTA_bus\(12);
\p2|Mult8~339\ <= \p2|Mult8~mac_RESULTA_bus\(13);
\p2|Mult8~8\ <= \p2|Mult8~mac_RESULTA_bus\(14);
\p2|Mult8~9\ <= \p2|Mult8~mac_RESULTA_bus\(15);
\p2|Mult8~10\ <= \p2|Mult8~mac_RESULTA_bus\(16);
\p2|Mult8~11\ <= \p2|Mult8~mac_RESULTA_bus\(17);
\p2|Mult8~12\ <= \p2|Mult8~mac_RESULTA_bus\(18);
\p2|Mult8~13\ <= \p2|Mult8~mac_RESULTA_bus\(19);
\p2|Mult8~14\ <= \p2|Mult8~mac_RESULTA_bus\(20);
\p2|Mult8~15\ <= \p2|Mult8~mac_RESULTA_bus\(21);
\p2|Mult8~16\ <= \p2|Mult8~mac_RESULTA_bus\(22);
\p2|Mult8~17\ <= \p2|Mult8~mac_RESULTA_bus\(23);
\p2|Mult8~18\ <= \p2|Mult8~mac_RESULTA_bus\(24);
\p2|Mult8~19\ <= \p2|Mult8~mac_RESULTA_bus\(25);
\p2|Mult8~20\ <= \p2|Mult8~mac_RESULTA_bus\(26);
\p2|Mult8~21\ <= \p2|Mult8~mac_RESULTA_bus\(27);
\p2|Mult8~22\ <= \p2|Mult8~mac_RESULTA_bus\(28);
\p2|Mult8~23\ <= \p2|Mult8~mac_RESULTA_bus\(29);
\p2|Mult8~24\ <= \p2|Mult8~mac_RESULTA_bus\(30);
\p2|Mult8~25\ <= \p2|Mult8~mac_RESULTA_bus\(31);
\p2|Mult8~26\ <= \p2|Mult8~mac_RESULTA_bus\(32);
\p2|Mult8~27\ <= \p2|Mult8~mac_RESULTA_bus\(33);
\p2|Mult8~28\ <= \p2|Mult8~mac_RESULTA_bus\(34);
\p2|Mult8~29\ <= \p2|Mult8~mac_RESULTA_bus\(35);
\p2|Mult8~30\ <= \p2|Mult8~mac_RESULTA_bus\(36);
\p2|Mult8~31\ <= \p2|Mult8~mac_RESULTA_bus\(37);
\p2|Mult8~32\ <= \p2|Mult8~mac_RESULTA_bus\(38);
\p2|Mult8~33\ <= \p2|Mult8~mac_RESULTA_bus\(39);
\p2|Mult8~34\ <= \p2|Mult8~mac_RESULTA_bus\(40);
\p2|Mult8~35\ <= \p2|Mult8~mac_RESULTA_bus\(41);
\p2|Mult8~36\ <= \p2|Mult8~mac_RESULTA_bus\(42);
\p2|Mult8~37\ <= \p2|Mult8~mac_RESULTA_bus\(43);
\p2|Mult8~38\ <= \p2|Mult8~mac_RESULTA_bus\(44);
\p2|Mult8~39\ <= \p2|Mult8~mac_RESULTA_bus\(45);
\p2|Mult8~40\ <= \p2|Mult8~mac_RESULTA_bus\(46);
\p2|Mult8~41\ <= \p2|Mult8~mac_RESULTA_bus\(47);
\p2|Mult8~42\ <= \p2|Mult8~mac_RESULTA_bus\(48);
\p2|Mult8~43\ <= \p2|Mult8~mac_RESULTA_bus\(49);
\p2|Mult8~44\ <= \p2|Mult8~mac_RESULTA_bus\(50);
\p2|Mult8~45\ <= \p2|Mult8~mac_RESULTA_bus\(51);
\p2|Mult8~46\ <= \p2|Mult8~mac_RESULTA_bus\(52);
\p2|Mult8~47\ <= \p2|Mult8~mac_RESULTA_bus\(53);
\p2|Mult8~48\ <= \p2|Mult8~mac_RESULTA_bus\(54);
\p2|Mult8~49\ <= \p2|Mult8~mac_RESULTA_bus\(55);
\p2|Mult8~50\ <= \p2|Mult8~mac_RESULTA_bus\(56);
\p2|Mult8~51\ <= \p2|Mult8~mac_RESULTA_bus\(57);
\p2|Mult8~52\ <= \p2|Mult8~mac_RESULTA_bus\(58);
\p2|Mult8~53\ <= \p2|Mult8~mac_RESULTA_bus\(59);
\p2|Mult8~54\ <= \p2|Mult8~mac_RESULTA_bus\(60);
\p2|Mult8~55\ <= \p2|Mult8~mac_RESULTA_bus\(61);
\p2|Mult8~56\ <= \p2|Mult8~mac_RESULTA_bus\(62);
\p2|Mult8~57\ <= \p2|Mult8~mac_RESULTA_bus\(63);

\p2|Mult9~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult9~mac_AY_bus\ <= (\p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~25_sumout\ & \p2|Add29~21_sumout\ & \p2|Add29~17_sumout\
& \p2|Add29~13_sumout\ & \p2|Add29~9_sumout\ & \p2|Add29~5_sumout\ & \p2|Add29~1_sumout\);

\p2|Mult9~mac_BX_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\);

\p2|Mult9~mac_BY_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~29_sumout\ & \p2|Add30~25_sumout\ & \p2|Add30~21_sumout\ & \p2|Add30~17_sumout\ & \p2|Add30~13_sumout\ & \p2|Add30~9_sumout\ & \p2|Add30~5_sumout\ & \p2|Add30~1_sumout\);

\p2|Mult9~mac_resulta\ <= \p2|Mult9~mac_RESULTA_bus\(0);
\p2|Mult9~327\ <= \p2|Mult9~mac_RESULTA_bus\(1);
\p2|Mult9~328\ <= \p2|Mult9~mac_RESULTA_bus\(2);
\p2|Mult9~329\ <= \p2|Mult9~mac_RESULTA_bus\(3);
\p2|Mult9~330\ <= \p2|Mult9~mac_RESULTA_bus\(4);
\p2|Mult9~331\ <= \p2|Mult9~mac_RESULTA_bus\(5);
\p2|Mult9~332\ <= \p2|Mult9~mac_RESULTA_bus\(6);
\p2|Mult9~333\ <= \p2|Mult9~mac_RESULTA_bus\(7);
\p2|Mult9~334\ <= \p2|Mult9~mac_RESULTA_bus\(8);
\p2|Mult9~335\ <= \p2|Mult9~mac_RESULTA_bus\(9);
\p2|Mult9~336\ <= \p2|Mult9~mac_RESULTA_bus\(10);
\p2|Mult9~337\ <= \p2|Mult9~mac_RESULTA_bus\(11);
\p2|Mult9~338\ <= \p2|Mult9~mac_RESULTA_bus\(12);
\p2|Mult9~339\ <= \p2|Mult9~mac_RESULTA_bus\(13);
\p2|Mult9~8\ <= \p2|Mult9~mac_RESULTA_bus\(14);
\p2|Mult9~9\ <= \p2|Mult9~mac_RESULTA_bus\(15);
\p2|Mult9~10\ <= \p2|Mult9~mac_RESULTA_bus\(16);
\p2|Mult9~11\ <= \p2|Mult9~mac_RESULTA_bus\(17);
\p2|Mult9~12\ <= \p2|Mult9~mac_RESULTA_bus\(18);
\p2|Mult9~13\ <= \p2|Mult9~mac_RESULTA_bus\(19);
\p2|Mult9~14\ <= \p2|Mult9~mac_RESULTA_bus\(20);
\p2|Mult9~15\ <= \p2|Mult9~mac_RESULTA_bus\(21);
\p2|Mult9~16\ <= \p2|Mult9~mac_RESULTA_bus\(22);
\p2|Mult9~17\ <= \p2|Mult9~mac_RESULTA_bus\(23);
\p2|Mult9~18\ <= \p2|Mult9~mac_RESULTA_bus\(24);
\p2|Mult9~19\ <= \p2|Mult9~mac_RESULTA_bus\(25);
\p2|Mult9~20\ <= \p2|Mult9~mac_RESULTA_bus\(26);
\p2|Mult9~21\ <= \p2|Mult9~mac_RESULTA_bus\(27);
\p2|Mult9~22\ <= \p2|Mult9~mac_RESULTA_bus\(28);
\p2|Mult9~23\ <= \p2|Mult9~mac_RESULTA_bus\(29);
\p2|Mult9~24\ <= \p2|Mult9~mac_RESULTA_bus\(30);
\p2|Mult9~25\ <= \p2|Mult9~mac_RESULTA_bus\(31);
\p2|Mult9~26\ <= \p2|Mult9~mac_RESULTA_bus\(32);
\p2|Mult9~27\ <= \p2|Mult9~mac_RESULTA_bus\(33);
\p2|Mult9~28\ <= \p2|Mult9~mac_RESULTA_bus\(34);
\p2|Mult9~29\ <= \p2|Mult9~mac_RESULTA_bus\(35);
\p2|Mult9~30\ <= \p2|Mult9~mac_RESULTA_bus\(36);
\p2|Mult9~31\ <= \p2|Mult9~mac_RESULTA_bus\(37);
\p2|Mult9~32\ <= \p2|Mult9~mac_RESULTA_bus\(38);
\p2|Mult9~33\ <= \p2|Mult9~mac_RESULTA_bus\(39);
\p2|Mult9~34\ <= \p2|Mult9~mac_RESULTA_bus\(40);
\p2|Mult9~35\ <= \p2|Mult9~mac_RESULTA_bus\(41);
\p2|Mult9~36\ <= \p2|Mult9~mac_RESULTA_bus\(42);
\p2|Mult9~37\ <= \p2|Mult9~mac_RESULTA_bus\(43);
\p2|Mult9~38\ <= \p2|Mult9~mac_RESULTA_bus\(44);
\p2|Mult9~39\ <= \p2|Mult9~mac_RESULTA_bus\(45);
\p2|Mult9~40\ <= \p2|Mult9~mac_RESULTA_bus\(46);
\p2|Mult9~41\ <= \p2|Mult9~mac_RESULTA_bus\(47);
\p2|Mult9~42\ <= \p2|Mult9~mac_RESULTA_bus\(48);
\p2|Mult9~43\ <= \p2|Mult9~mac_RESULTA_bus\(49);
\p2|Mult9~44\ <= \p2|Mult9~mac_RESULTA_bus\(50);
\p2|Mult9~45\ <= \p2|Mult9~mac_RESULTA_bus\(51);
\p2|Mult9~46\ <= \p2|Mult9~mac_RESULTA_bus\(52);
\p2|Mult9~47\ <= \p2|Mult9~mac_RESULTA_bus\(53);
\p2|Mult9~48\ <= \p2|Mult9~mac_RESULTA_bus\(54);
\p2|Mult9~49\ <= \p2|Mult9~mac_RESULTA_bus\(55);
\p2|Mult9~50\ <= \p2|Mult9~mac_RESULTA_bus\(56);
\p2|Mult9~51\ <= \p2|Mult9~mac_RESULTA_bus\(57);
\p2|Mult9~52\ <= \p2|Mult9~mac_RESULTA_bus\(58);
\p2|Mult9~53\ <= \p2|Mult9~mac_RESULTA_bus\(59);
\p2|Mult9~54\ <= \p2|Mult9~mac_RESULTA_bus\(60);
\p2|Mult9~55\ <= \p2|Mult9~mac_RESULTA_bus\(61);
\p2|Mult9~56\ <= \p2|Mult9~mac_RESULTA_bus\(62);
\p2|Mult9~57\ <= \p2|Mult9~mac_RESULTA_bus\(63);

\p2|Mult11~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult11~mac_AY_bus\ <= (\p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~25_sumout\ & \p2|Add29~21_sumout\ & \p2|Add29~17_sumout\
& \p2|Add29~13_sumout\ & \p2|Add29~9_sumout\ & \p2|Add29~5_sumout\ & \p2|Add29~1_sumout\);

\p2|Mult11~mac_BX_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\);

\p2|Mult11~mac_BY_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~29_sumout\ & \p2|Add30~25_sumout\ & \p2|Add30~21_sumout\ & \p2|Add30~17_sumout\ & \p2|Add30~13_sumout\ & \p2|Add30~9_sumout\ & \p2|Add30~5_sumout\ & \p2|Add30~1_sumout\);

\p2|Mult11~mac_resulta\ <= \p2|Mult11~mac_RESULTA_bus\(0);
\p2|Mult11~327\ <= \p2|Mult11~mac_RESULTA_bus\(1);
\p2|Mult11~328\ <= \p2|Mult11~mac_RESULTA_bus\(2);
\p2|Mult11~329\ <= \p2|Mult11~mac_RESULTA_bus\(3);
\p2|Mult11~330\ <= \p2|Mult11~mac_RESULTA_bus\(4);
\p2|Mult11~331\ <= \p2|Mult11~mac_RESULTA_bus\(5);
\p2|Mult11~332\ <= \p2|Mult11~mac_RESULTA_bus\(6);
\p2|Mult11~333\ <= \p2|Mult11~mac_RESULTA_bus\(7);
\p2|Mult11~334\ <= \p2|Mult11~mac_RESULTA_bus\(8);
\p2|Mult11~335\ <= \p2|Mult11~mac_RESULTA_bus\(9);
\p2|Mult11~336\ <= \p2|Mult11~mac_RESULTA_bus\(10);
\p2|Mult11~337\ <= \p2|Mult11~mac_RESULTA_bus\(11);
\p2|Mult11~338\ <= \p2|Mult11~mac_RESULTA_bus\(12);
\p2|Mult11~339\ <= \p2|Mult11~mac_RESULTA_bus\(13);
\p2|Mult11~8\ <= \p2|Mult11~mac_RESULTA_bus\(14);
\p2|Mult11~9\ <= \p2|Mult11~mac_RESULTA_bus\(15);
\p2|Mult11~10\ <= \p2|Mult11~mac_RESULTA_bus\(16);
\p2|Mult11~11\ <= \p2|Mult11~mac_RESULTA_bus\(17);
\p2|Mult11~12\ <= \p2|Mult11~mac_RESULTA_bus\(18);
\p2|Mult11~13\ <= \p2|Mult11~mac_RESULTA_bus\(19);
\p2|Mult11~14\ <= \p2|Mult11~mac_RESULTA_bus\(20);
\p2|Mult11~15\ <= \p2|Mult11~mac_RESULTA_bus\(21);
\p2|Mult11~16\ <= \p2|Mult11~mac_RESULTA_bus\(22);
\p2|Mult11~17\ <= \p2|Mult11~mac_RESULTA_bus\(23);
\p2|Mult11~18\ <= \p2|Mult11~mac_RESULTA_bus\(24);
\p2|Mult11~19\ <= \p2|Mult11~mac_RESULTA_bus\(25);
\p2|Mult11~20\ <= \p2|Mult11~mac_RESULTA_bus\(26);
\p2|Mult11~21\ <= \p2|Mult11~mac_RESULTA_bus\(27);
\p2|Mult11~22\ <= \p2|Mult11~mac_RESULTA_bus\(28);
\p2|Mult11~23\ <= \p2|Mult11~mac_RESULTA_bus\(29);
\p2|Mult11~24\ <= \p2|Mult11~mac_RESULTA_bus\(30);
\p2|Mult11~25\ <= \p2|Mult11~mac_RESULTA_bus\(31);
\p2|Mult11~26\ <= \p2|Mult11~mac_RESULTA_bus\(32);
\p2|Mult11~27\ <= \p2|Mult11~mac_RESULTA_bus\(33);
\p2|Mult11~28\ <= \p2|Mult11~mac_RESULTA_bus\(34);
\p2|Mult11~29\ <= \p2|Mult11~mac_RESULTA_bus\(35);
\p2|Mult11~30\ <= \p2|Mult11~mac_RESULTA_bus\(36);
\p2|Mult11~31\ <= \p2|Mult11~mac_RESULTA_bus\(37);
\p2|Mult11~32\ <= \p2|Mult11~mac_RESULTA_bus\(38);
\p2|Mult11~33\ <= \p2|Mult11~mac_RESULTA_bus\(39);
\p2|Mult11~34\ <= \p2|Mult11~mac_RESULTA_bus\(40);
\p2|Mult11~35\ <= \p2|Mult11~mac_RESULTA_bus\(41);
\p2|Mult11~36\ <= \p2|Mult11~mac_RESULTA_bus\(42);
\p2|Mult11~37\ <= \p2|Mult11~mac_RESULTA_bus\(43);
\p2|Mult11~38\ <= \p2|Mult11~mac_RESULTA_bus\(44);
\p2|Mult11~39\ <= \p2|Mult11~mac_RESULTA_bus\(45);
\p2|Mult11~40\ <= \p2|Mult11~mac_RESULTA_bus\(46);
\p2|Mult11~41\ <= \p2|Mult11~mac_RESULTA_bus\(47);
\p2|Mult11~42\ <= \p2|Mult11~mac_RESULTA_bus\(48);
\p2|Mult11~43\ <= \p2|Mult11~mac_RESULTA_bus\(49);
\p2|Mult11~44\ <= \p2|Mult11~mac_RESULTA_bus\(50);
\p2|Mult11~45\ <= \p2|Mult11~mac_RESULTA_bus\(51);
\p2|Mult11~46\ <= \p2|Mult11~mac_RESULTA_bus\(52);
\p2|Mult11~47\ <= \p2|Mult11~mac_RESULTA_bus\(53);
\p2|Mult11~48\ <= \p2|Mult11~mac_RESULTA_bus\(54);
\p2|Mult11~49\ <= \p2|Mult11~mac_RESULTA_bus\(55);
\p2|Mult11~50\ <= \p2|Mult11~mac_RESULTA_bus\(56);
\p2|Mult11~51\ <= \p2|Mult11~mac_RESULTA_bus\(57);
\p2|Mult11~52\ <= \p2|Mult11~mac_RESULTA_bus\(58);
\p2|Mult11~53\ <= \p2|Mult11~mac_RESULTA_bus\(59);
\p2|Mult11~54\ <= \p2|Mult11~mac_RESULTA_bus\(60);
\p2|Mult11~55\ <= \p2|Mult11~mac_RESULTA_bus\(61);
\p2|Mult11~56\ <= \p2|Mult11~mac_RESULTA_bus\(62);
\p2|Mult11~57\ <= \p2|Mult11~mac_RESULTA_bus\(63);

\p2|Mult10~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult10~mac_AY_bus\ <= (\p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~25_sumout\ & \p2|Add26~21_sumout\ & \p2|Add26~17_sumout\
& \p2|Add26~13_sumout\ & \p2|Add26~9_sumout\ & \p2|Add26~5_sumout\ & \p2|Add26~1_sumout\);

\p2|Mult10~mac_BX_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\);

\p2|Mult10~mac_BY_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~29_sumout\ & \p2|Add27~25_sumout\ & \p2|Add27~21_sumout\ & \p2|Add27~17_sumout\ & \p2|Add27~13_sumout\ & \p2|Add27~9_sumout\ & \p2|Add27~5_sumout\ & \p2|Add27~1_sumout\);

\p2|Mult10~mac_resulta\ <= \p2|Mult10~mac_RESULTA_bus\(0);
\p2|Mult10~327\ <= \p2|Mult10~mac_RESULTA_bus\(1);
\p2|Mult10~328\ <= \p2|Mult10~mac_RESULTA_bus\(2);
\p2|Mult10~329\ <= \p2|Mult10~mac_RESULTA_bus\(3);
\p2|Mult10~330\ <= \p2|Mult10~mac_RESULTA_bus\(4);
\p2|Mult10~331\ <= \p2|Mult10~mac_RESULTA_bus\(5);
\p2|Mult10~332\ <= \p2|Mult10~mac_RESULTA_bus\(6);
\p2|Mult10~333\ <= \p2|Mult10~mac_RESULTA_bus\(7);
\p2|Mult10~334\ <= \p2|Mult10~mac_RESULTA_bus\(8);
\p2|Mult10~335\ <= \p2|Mult10~mac_RESULTA_bus\(9);
\p2|Mult10~336\ <= \p2|Mult10~mac_RESULTA_bus\(10);
\p2|Mult10~337\ <= \p2|Mult10~mac_RESULTA_bus\(11);
\p2|Mult10~338\ <= \p2|Mult10~mac_RESULTA_bus\(12);
\p2|Mult10~339\ <= \p2|Mult10~mac_RESULTA_bus\(13);
\p2|Mult10~8\ <= \p2|Mult10~mac_RESULTA_bus\(14);
\p2|Mult10~9\ <= \p2|Mult10~mac_RESULTA_bus\(15);
\p2|Mult10~10\ <= \p2|Mult10~mac_RESULTA_bus\(16);
\p2|Mult10~11\ <= \p2|Mult10~mac_RESULTA_bus\(17);
\p2|Mult10~12\ <= \p2|Mult10~mac_RESULTA_bus\(18);
\p2|Mult10~13\ <= \p2|Mult10~mac_RESULTA_bus\(19);
\p2|Mult10~14\ <= \p2|Mult10~mac_RESULTA_bus\(20);
\p2|Mult10~15\ <= \p2|Mult10~mac_RESULTA_bus\(21);
\p2|Mult10~16\ <= \p2|Mult10~mac_RESULTA_bus\(22);
\p2|Mult10~17\ <= \p2|Mult10~mac_RESULTA_bus\(23);
\p2|Mult10~18\ <= \p2|Mult10~mac_RESULTA_bus\(24);
\p2|Mult10~19\ <= \p2|Mult10~mac_RESULTA_bus\(25);
\p2|Mult10~20\ <= \p2|Mult10~mac_RESULTA_bus\(26);
\p2|Mult10~21\ <= \p2|Mult10~mac_RESULTA_bus\(27);
\p2|Mult10~22\ <= \p2|Mult10~mac_RESULTA_bus\(28);
\p2|Mult10~23\ <= \p2|Mult10~mac_RESULTA_bus\(29);
\p2|Mult10~24\ <= \p2|Mult10~mac_RESULTA_bus\(30);
\p2|Mult10~25\ <= \p2|Mult10~mac_RESULTA_bus\(31);
\p2|Mult10~26\ <= \p2|Mult10~mac_RESULTA_bus\(32);
\p2|Mult10~27\ <= \p2|Mult10~mac_RESULTA_bus\(33);
\p2|Mult10~28\ <= \p2|Mult10~mac_RESULTA_bus\(34);
\p2|Mult10~29\ <= \p2|Mult10~mac_RESULTA_bus\(35);
\p2|Mult10~30\ <= \p2|Mult10~mac_RESULTA_bus\(36);
\p2|Mult10~31\ <= \p2|Mult10~mac_RESULTA_bus\(37);
\p2|Mult10~32\ <= \p2|Mult10~mac_RESULTA_bus\(38);
\p2|Mult10~33\ <= \p2|Mult10~mac_RESULTA_bus\(39);
\p2|Mult10~34\ <= \p2|Mult10~mac_RESULTA_bus\(40);
\p2|Mult10~35\ <= \p2|Mult10~mac_RESULTA_bus\(41);
\p2|Mult10~36\ <= \p2|Mult10~mac_RESULTA_bus\(42);
\p2|Mult10~37\ <= \p2|Mult10~mac_RESULTA_bus\(43);
\p2|Mult10~38\ <= \p2|Mult10~mac_RESULTA_bus\(44);
\p2|Mult10~39\ <= \p2|Mult10~mac_RESULTA_bus\(45);
\p2|Mult10~40\ <= \p2|Mult10~mac_RESULTA_bus\(46);
\p2|Mult10~41\ <= \p2|Mult10~mac_RESULTA_bus\(47);
\p2|Mult10~42\ <= \p2|Mult10~mac_RESULTA_bus\(48);
\p2|Mult10~43\ <= \p2|Mult10~mac_RESULTA_bus\(49);
\p2|Mult10~44\ <= \p2|Mult10~mac_RESULTA_bus\(50);
\p2|Mult10~45\ <= \p2|Mult10~mac_RESULTA_bus\(51);
\p2|Mult10~46\ <= \p2|Mult10~mac_RESULTA_bus\(52);
\p2|Mult10~47\ <= \p2|Mult10~mac_RESULTA_bus\(53);
\p2|Mult10~48\ <= \p2|Mult10~mac_RESULTA_bus\(54);
\p2|Mult10~49\ <= \p2|Mult10~mac_RESULTA_bus\(55);
\p2|Mult10~50\ <= \p2|Mult10~mac_RESULTA_bus\(56);
\p2|Mult10~51\ <= \p2|Mult10~mac_RESULTA_bus\(57);
\p2|Mult10~52\ <= \p2|Mult10~mac_RESULTA_bus\(58);
\p2|Mult10~53\ <= \p2|Mult10~mac_RESULTA_bus\(59);
\p2|Mult10~54\ <= \p2|Mult10~mac_RESULTA_bus\(60);
\p2|Mult10~55\ <= \p2|Mult10~mac_RESULTA_bus\(61);
\p2|Mult10~56\ <= \p2|Mult10~mac_RESULTA_bus\(62);
\p2|Mult10~57\ <= \p2|Mult10~mac_RESULTA_bus\(63);

\p2|Mult3~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult3~mac_AY_bus\ <= (\p2|Add10~21_sumout\ & \p2|Add10~21_sumout\ & \p2|Add10~21_sumout\ & \p2|Add10~21_sumout\ & \p2|Add10~21_sumout\ & \p2|Add10~21_sumout\ & \p2|Add10~21_sumout\ & \p2|Add10~17_sumout\ & \p2|Add10~13_sumout\ & \p2|Add10~9_sumout\ & 
\p2|Add10~5_sumout\ & \p2|Add10~1_sumout\ & NOT \p2|yOut1\(1) & \p2|yOut1\(0));

\p2|Mult3~mac_BX_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\);

\p2|Mult3~mac_BY_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~29_sumout\ & \p2|Add27~25_sumout\ & \p2|Add27~21_sumout\ & \p2|Add27~17_sumout\ & \p2|Add27~13_sumout\ & \p2|Add27~9_sumout\ & \p2|Add27~5_sumout\ & \p2|Add27~1_sumout\);

\p2|Mult3~mac_resulta\ <= \p2|Mult3~mac_RESULTA_bus\(0);
\p2|Mult3~327\ <= \p2|Mult3~mac_RESULTA_bus\(1);
\p2|Mult3~328\ <= \p2|Mult3~mac_RESULTA_bus\(2);
\p2|Mult3~329\ <= \p2|Mult3~mac_RESULTA_bus\(3);
\p2|Mult3~330\ <= \p2|Mult3~mac_RESULTA_bus\(4);
\p2|Mult3~331\ <= \p2|Mult3~mac_RESULTA_bus\(5);
\p2|Mult3~332\ <= \p2|Mult3~mac_RESULTA_bus\(6);
\p2|Mult3~333\ <= \p2|Mult3~mac_RESULTA_bus\(7);
\p2|Mult3~334\ <= \p2|Mult3~mac_RESULTA_bus\(8);
\p2|Mult3~335\ <= \p2|Mult3~mac_RESULTA_bus\(9);
\p2|Mult3~336\ <= \p2|Mult3~mac_RESULTA_bus\(10);
\p2|Mult3~337\ <= \p2|Mult3~mac_RESULTA_bus\(11);
\p2|Mult3~338\ <= \p2|Mult3~mac_RESULTA_bus\(12);
\p2|Mult3~339\ <= \p2|Mult3~mac_RESULTA_bus\(13);
\p2|Mult3~8\ <= \p2|Mult3~mac_RESULTA_bus\(14);
\p2|Mult3~9\ <= \p2|Mult3~mac_RESULTA_bus\(15);
\p2|Mult3~10\ <= \p2|Mult3~mac_RESULTA_bus\(16);
\p2|Mult3~11\ <= \p2|Mult3~mac_RESULTA_bus\(17);
\p2|Mult3~12\ <= \p2|Mult3~mac_RESULTA_bus\(18);
\p2|Mult3~13\ <= \p2|Mult3~mac_RESULTA_bus\(19);
\p2|Mult3~14\ <= \p2|Mult3~mac_RESULTA_bus\(20);
\p2|Mult3~15\ <= \p2|Mult3~mac_RESULTA_bus\(21);
\p2|Mult3~16\ <= \p2|Mult3~mac_RESULTA_bus\(22);
\p2|Mult3~17\ <= \p2|Mult3~mac_RESULTA_bus\(23);
\p2|Mult3~18\ <= \p2|Mult3~mac_RESULTA_bus\(24);
\p2|Mult3~19\ <= \p2|Mult3~mac_RESULTA_bus\(25);
\p2|Mult3~20\ <= \p2|Mult3~mac_RESULTA_bus\(26);
\p2|Mult3~21\ <= \p2|Mult3~mac_RESULTA_bus\(27);
\p2|Mult3~22\ <= \p2|Mult3~mac_RESULTA_bus\(28);
\p2|Mult3~23\ <= \p2|Mult3~mac_RESULTA_bus\(29);
\p2|Mult3~24\ <= \p2|Mult3~mac_RESULTA_bus\(30);
\p2|Mult3~25\ <= \p2|Mult3~mac_RESULTA_bus\(31);
\p2|Mult3~26\ <= \p2|Mult3~mac_RESULTA_bus\(32);
\p2|Mult3~27\ <= \p2|Mult3~mac_RESULTA_bus\(33);
\p2|Mult3~28\ <= \p2|Mult3~mac_RESULTA_bus\(34);
\p2|Mult3~29\ <= \p2|Mult3~mac_RESULTA_bus\(35);
\p2|Mult3~30\ <= \p2|Mult3~mac_RESULTA_bus\(36);
\p2|Mult3~31\ <= \p2|Mult3~mac_RESULTA_bus\(37);
\p2|Mult3~32\ <= \p2|Mult3~mac_RESULTA_bus\(38);
\p2|Mult3~33\ <= \p2|Mult3~mac_RESULTA_bus\(39);
\p2|Mult3~34\ <= \p2|Mult3~mac_RESULTA_bus\(40);
\p2|Mult3~35\ <= \p2|Mult3~mac_RESULTA_bus\(41);
\p2|Mult3~36\ <= \p2|Mult3~mac_RESULTA_bus\(42);
\p2|Mult3~37\ <= \p2|Mult3~mac_RESULTA_bus\(43);
\p2|Mult3~38\ <= \p2|Mult3~mac_RESULTA_bus\(44);
\p2|Mult3~39\ <= \p2|Mult3~mac_RESULTA_bus\(45);
\p2|Mult3~40\ <= \p2|Mult3~mac_RESULTA_bus\(46);
\p2|Mult3~41\ <= \p2|Mult3~mac_RESULTA_bus\(47);
\p2|Mult3~42\ <= \p2|Mult3~mac_RESULTA_bus\(48);
\p2|Mult3~43\ <= \p2|Mult3~mac_RESULTA_bus\(49);
\p2|Mult3~44\ <= \p2|Mult3~mac_RESULTA_bus\(50);
\p2|Mult3~45\ <= \p2|Mult3~mac_RESULTA_bus\(51);
\p2|Mult3~46\ <= \p2|Mult3~mac_RESULTA_bus\(52);
\p2|Mult3~47\ <= \p2|Mult3~mac_RESULTA_bus\(53);
\p2|Mult3~48\ <= \p2|Mult3~mac_RESULTA_bus\(54);
\p2|Mult3~49\ <= \p2|Mult3~mac_RESULTA_bus\(55);
\p2|Mult3~50\ <= \p2|Mult3~mac_RESULTA_bus\(56);
\p2|Mult3~51\ <= \p2|Mult3~mac_RESULTA_bus\(57);
\p2|Mult3~52\ <= \p2|Mult3~mac_RESULTA_bus\(58);
\p2|Mult3~53\ <= \p2|Mult3~mac_RESULTA_bus\(59);
\p2|Mult3~54\ <= \p2|Mult3~mac_RESULTA_bus\(60);
\p2|Mult3~55\ <= \p2|Mult3~mac_RESULTA_bus\(61);
\p2|Mult3~56\ <= \p2|Mult3~mac_RESULTA_bus\(62);
\p2|Mult3~57\ <= \p2|Mult3~mac_RESULTA_bus\(63);

\p2|Mult2~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult2~mac_AY_bus\ <= (\p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~25_sumout\ & \p2|Add26~21_sumout\ & \p2|Add26~17_sumout\
& \p2|Add26~13_sumout\ & \p2|Add26~9_sumout\ & \p2|Add26~5_sumout\ & \p2|Add26~1_sumout\);

\p2|Mult2~mac_BX_bus\ <= (\p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & 
\p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\);

\p2|Mult2~mac_BY_bus\ <= (\p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & \p2|Add7~21_sumout\ & 
\p2|Add7~17_sumout\ & \p2|Add7~13_sumout\ & \p2|Add7~9_sumout\ & \p2|Add7~5_sumout\ & \p2|Add7~1_sumout\ & NOT \p2|xOut1\(2) & \p2|xOut1\(1) & \p2|xOut1\(0));

\p2|Mult2~mac_resulta\ <= \p2|Mult2~mac_RESULTA_bus\(0);
\p2|Mult2~327\ <= \p2|Mult2~mac_RESULTA_bus\(1);
\p2|Mult2~328\ <= \p2|Mult2~mac_RESULTA_bus\(2);
\p2|Mult2~329\ <= \p2|Mult2~mac_RESULTA_bus\(3);
\p2|Mult2~330\ <= \p2|Mult2~mac_RESULTA_bus\(4);
\p2|Mult2~331\ <= \p2|Mult2~mac_RESULTA_bus\(5);
\p2|Mult2~332\ <= \p2|Mult2~mac_RESULTA_bus\(6);
\p2|Mult2~333\ <= \p2|Mult2~mac_RESULTA_bus\(7);
\p2|Mult2~334\ <= \p2|Mult2~mac_RESULTA_bus\(8);
\p2|Mult2~335\ <= \p2|Mult2~mac_RESULTA_bus\(9);
\p2|Mult2~336\ <= \p2|Mult2~mac_RESULTA_bus\(10);
\p2|Mult2~337\ <= \p2|Mult2~mac_RESULTA_bus\(11);
\p2|Mult2~338\ <= \p2|Mult2~mac_RESULTA_bus\(12);
\p2|Mult2~339\ <= \p2|Mult2~mac_RESULTA_bus\(13);
\p2|Mult2~8\ <= \p2|Mult2~mac_RESULTA_bus\(14);
\p2|Mult2~9\ <= \p2|Mult2~mac_RESULTA_bus\(15);
\p2|Mult2~10\ <= \p2|Mult2~mac_RESULTA_bus\(16);
\p2|Mult2~11\ <= \p2|Mult2~mac_RESULTA_bus\(17);
\p2|Mult2~12\ <= \p2|Mult2~mac_RESULTA_bus\(18);
\p2|Mult2~13\ <= \p2|Mult2~mac_RESULTA_bus\(19);
\p2|Mult2~14\ <= \p2|Mult2~mac_RESULTA_bus\(20);
\p2|Mult2~15\ <= \p2|Mult2~mac_RESULTA_bus\(21);
\p2|Mult2~16\ <= \p2|Mult2~mac_RESULTA_bus\(22);
\p2|Mult2~17\ <= \p2|Mult2~mac_RESULTA_bus\(23);
\p2|Mult2~18\ <= \p2|Mult2~mac_RESULTA_bus\(24);
\p2|Mult2~19\ <= \p2|Mult2~mac_RESULTA_bus\(25);
\p2|Mult2~20\ <= \p2|Mult2~mac_RESULTA_bus\(26);
\p2|Mult2~21\ <= \p2|Mult2~mac_RESULTA_bus\(27);
\p2|Mult2~22\ <= \p2|Mult2~mac_RESULTA_bus\(28);
\p2|Mult2~23\ <= \p2|Mult2~mac_RESULTA_bus\(29);
\p2|Mult2~24\ <= \p2|Mult2~mac_RESULTA_bus\(30);
\p2|Mult2~25\ <= \p2|Mult2~mac_RESULTA_bus\(31);
\p2|Mult2~26\ <= \p2|Mult2~mac_RESULTA_bus\(32);
\p2|Mult2~27\ <= \p2|Mult2~mac_RESULTA_bus\(33);
\p2|Mult2~28\ <= \p2|Mult2~mac_RESULTA_bus\(34);
\p2|Mult2~29\ <= \p2|Mult2~mac_RESULTA_bus\(35);
\p2|Mult2~30\ <= \p2|Mult2~mac_RESULTA_bus\(36);
\p2|Mult2~31\ <= \p2|Mult2~mac_RESULTA_bus\(37);
\p2|Mult2~32\ <= \p2|Mult2~mac_RESULTA_bus\(38);
\p2|Mult2~33\ <= \p2|Mult2~mac_RESULTA_bus\(39);
\p2|Mult2~34\ <= \p2|Mult2~mac_RESULTA_bus\(40);
\p2|Mult2~35\ <= \p2|Mult2~mac_RESULTA_bus\(41);
\p2|Mult2~36\ <= \p2|Mult2~mac_RESULTA_bus\(42);
\p2|Mult2~37\ <= \p2|Mult2~mac_RESULTA_bus\(43);
\p2|Mult2~38\ <= \p2|Mult2~mac_RESULTA_bus\(44);
\p2|Mult2~39\ <= \p2|Mult2~mac_RESULTA_bus\(45);
\p2|Mult2~40\ <= \p2|Mult2~mac_RESULTA_bus\(46);
\p2|Mult2~41\ <= \p2|Mult2~mac_RESULTA_bus\(47);
\p2|Mult2~42\ <= \p2|Mult2~mac_RESULTA_bus\(48);
\p2|Mult2~43\ <= \p2|Mult2~mac_RESULTA_bus\(49);
\p2|Mult2~44\ <= \p2|Mult2~mac_RESULTA_bus\(50);
\p2|Mult2~45\ <= \p2|Mult2~mac_RESULTA_bus\(51);
\p2|Mult2~46\ <= \p2|Mult2~mac_RESULTA_bus\(52);
\p2|Mult2~47\ <= \p2|Mult2~mac_RESULTA_bus\(53);
\p2|Mult2~48\ <= \p2|Mult2~mac_RESULTA_bus\(54);
\p2|Mult2~49\ <= \p2|Mult2~mac_RESULTA_bus\(55);
\p2|Mult2~50\ <= \p2|Mult2~mac_RESULTA_bus\(56);
\p2|Mult2~51\ <= \p2|Mult2~mac_RESULTA_bus\(57);
\p2|Mult2~52\ <= \p2|Mult2~mac_RESULTA_bus\(58);
\p2|Mult2~53\ <= \p2|Mult2~mac_RESULTA_bus\(59);
\p2|Mult2~54\ <= \p2|Mult2~mac_RESULTA_bus\(60);
\p2|Mult2~55\ <= \p2|Mult2~mac_RESULTA_bus\(61);
\p2|Mult2~56\ <= \p2|Mult2~mac_RESULTA_bus\(62);
\p2|Mult2~57\ <= \p2|Mult2~mac_RESULTA_bus\(63);

\p2|Mult1~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult1~mac_AY_bus\ <= (\p2|Add4~17_sumout\ & \p2|Add4~17_sumout\ & \p2|Add4~17_sumout\ & \p2|Add4~17_sumout\ & \p2|Add4~17_sumout\ & \p2|Add4~17_sumout\ & \p2|Add4~17_sumout\ & \p2|Add4~13_sumout\ & \p2|Add4~9_sumout\ & \p2|Add4~5_sumout\ & 
\p2|Add4~1_sumout\ & \p2|yOut1\(2) & \p2|yOut1\(1) & \p2|yOut1\(0));

\p2|Mult1~mac_BX_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\);

\p2|Mult1~mac_BY_bus\ <= (\p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\ & \p2|Add27~33_sumout\
& \p2|Add27~29_sumout\ & \p2|Add27~25_sumout\ & \p2|Add27~21_sumout\ & \p2|Add27~17_sumout\ & \p2|Add27~13_sumout\ & \p2|Add27~9_sumout\ & \p2|Add27~5_sumout\ & \p2|Add27~1_sumout\);

\p2|Mult1~mac_resulta\ <= \p2|Mult1~mac_RESULTA_bus\(0);
\p2|Mult1~327\ <= \p2|Mult1~mac_RESULTA_bus\(1);
\p2|Mult1~328\ <= \p2|Mult1~mac_RESULTA_bus\(2);
\p2|Mult1~329\ <= \p2|Mult1~mac_RESULTA_bus\(3);
\p2|Mult1~330\ <= \p2|Mult1~mac_RESULTA_bus\(4);
\p2|Mult1~331\ <= \p2|Mult1~mac_RESULTA_bus\(5);
\p2|Mult1~332\ <= \p2|Mult1~mac_RESULTA_bus\(6);
\p2|Mult1~333\ <= \p2|Mult1~mac_RESULTA_bus\(7);
\p2|Mult1~334\ <= \p2|Mult1~mac_RESULTA_bus\(8);
\p2|Mult1~335\ <= \p2|Mult1~mac_RESULTA_bus\(9);
\p2|Mult1~336\ <= \p2|Mult1~mac_RESULTA_bus\(10);
\p2|Mult1~337\ <= \p2|Mult1~mac_RESULTA_bus\(11);
\p2|Mult1~338\ <= \p2|Mult1~mac_RESULTA_bus\(12);
\p2|Mult1~339\ <= \p2|Mult1~mac_RESULTA_bus\(13);
\p2|Mult1~8\ <= \p2|Mult1~mac_RESULTA_bus\(14);
\p2|Mult1~9\ <= \p2|Mult1~mac_RESULTA_bus\(15);
\p2|Mult1~10\ <= \p2|Mult1~mac_RESULTA_bus\(16);
\p2|Mult1~11\ <= \p2|Mult1~mac_RESULTA_bus\(17);
\p2|Mult1~12\ <= \p2|Mult1~mac_RESULTA_bus\(18);
\p2|Mult1~13\ <= \p2|Mult1~mac_RESULTA_bus\(19);
\p2|Mult1~14\ <= \p2|Mult1~mac_RESULTA_bus\(20);
\p2|Mult1~15\ <= \p2|Mult1~mac_RESULTA_bus\(21);
\p2|Mult1~16\ <= \p2|Mult1~mac_RESULTA_bus\(22);
\p2|Mult1~17\ <= \p2|Mult1~mac_RESULTA_bus\(23);
\p2|Mult1~18\ <= \p2|Mult1~mac_RESULTA_bus\(24);
\p2|Mult1~19\ <= \p2|Mult1~mac_RESULTA_bus\(25);
\p2|Mult1~20\ <= \p2|Mult1~mac_RESULTA_bus\(26);
\p2|Mult1~21\ <= \p2|Mult1~mac_RESULTA_bus\(27);
\p2|Mult1~22\ <= \p2|Mult1~mac_RESULTA_bus\(28);
\p2|Mult1~23\ <= \p2|Mult1~mac_RESULTA_bus\(29);
\p2|Mult1~24\ <= \p2|Mult1~mac_RESULTA_bus\(30);
\p2|Mult1~25\ <= \p2|Mult1~mac_RESULTA_bus\(31);
\p2|Mult1~26\ <= \p2|Mult1~mac_RESULTA_bus\(32);
\p2|Mult1~27\ <= \p2|Mult1~mac_RESULTA_bus\(33);
\p2|Mult1~28\ <= \p2|Mult1~mac_RESULTA_bus\(34);
\p2|Mult1~29\ <= \p2|Mult1~mac_RESULTA_bus\(35);
\p2|Mult1~30\ <= \p2|Mult1~mac_RESULTA_bus\(36);
\p2|Mult1~31\ <= \p2|Mult1~mac_RESULTA_bus\(37);
\p2|Mult1~32\ <= \p2|Mult1~mac_RESULTA_bus\(38);
\p2|Mult1~33\ <= \p2|Mult1~mac_RESULTA_bus\(39);
\p2|Mult1~34\ <= \p2|Mult1~mac_RESULTA_bus\(40);
\p2|Mult1~35\ <= \p2|Mult1~mac_RESULTA_bus\(41);
\p2|Mult1~36\ <= \p2|Mult1~mac_RESULTA_bus\(42);
\p2|Mult1~37\ <= \p2|Mult1~mac_RESULTA_bus\(43);
\p2|Mult1~38\ <= \p2|Mult1~mac_RESULTA_bus\(44);
\p2|Mult1~39\ <= \p2|Mult1~mac_RESULTA_bus\(45);
\p2|Mult1~40\ <= \p2|Mult1~mac_RESULTA_bus\(46);
\p2|Mult1~41\ <= \p2|Mult1~mac_RESULTA_bus\(47);
\p2|Mult1~42\ <= \p2|Mult1~mac_RESULTA_bus\(48);
\p2|Mult1~43\ <= \p2|Mult1~mac_RESULTA_bus\(49);
\p2|Mult1~44\ <= \p2|Mult1~mac_RESULTA_bus\(50);
\p2|Mult1~45\ <= \p2|Mult1~mac_RESULTA_bus\(51);
\p2|Mult1~46\ <= \p2|Mult1~mac_RESULTA_bus\(52);
\p2|Mult1~47\ <= \p2|Mult1~mac_RESULTA_bus\(53);
\p2|Mult1~48\ <= \p2|Mult1~mac_RESULTA_bus\(54);
\p2|Mult1~49\ <= \p2|Mult1~mac_RESULTA_bus\(55);
\p2|Mult1~50\ <= \p2|Mult1~mac_RESULTA_bus\(56);
\p2|Mult1~51\ <= \p2|Mult1~mac_RESULTA_bus\(57);
\p2|Mult1~52\ <= \p2|Mult1~mac_RESULTA_bus\(58);
\p2|Mult1~53\ <= \p2|Mult1~mac_RESULTA_bus\(59);
\p2|Mult1~54\ <= \p2|Mult1~mac_RESULTA_bus\(60);
\p2|Mult1~55\ <= \p2|Mult1~mac_RESULTA_bus\(61);
\p2|Mult1~56\ <= \p2|Mult1~mac_RESULTA_bus\(62);
\p2|Mult1~57\ <= \p2|Mult1~mac_RESULTA_bus\(63);

\p2|Mult4~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult4~mac_AY_bus\ <= (\p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~25_sumout\ & \p2|Add29~21_sumout\ & \p2|Add29~17_sumout\
& \p2|Add29~13_sumout\ & \p2|Add29~9_sumout\ & \p2|Add29~5_sumout\ & \p2|Add29~1_sumout\);

\p2|Mult4~mac_BX_bus\ <= (\p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\
& \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\);

\p2|Mult4~mac_BY_bus\ <= (\p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\ & \p2|Add13~25_sumout\
& \p2|Add13~21_sumout\ & \p2|Add13~17_sumout\ & \p2|Add13~13_sumout\ & \p2|Add13~9_sumout\ & \p2|Add13~5_sumout\ & \p2|Add13~1_sumout\ & NOT \p2|xOut2\(1) & \p2|xOut2\(0));

\p2|Mult4~mac_resulta\ <= \p2|Mult4~mac_RESULTA_bus\(0);
\p2|Mult4~327\ <= \p2|Mult4~mac_RESULTA_bus\(1);
\p2|Mult4~328\ <= \p2|Mult4~mac_RESULTA_bus\(2);
\p2|Mult4~329\ <= \p2|Mult4~mac_RESULTA_bus\(3);
\p2|Mult4~330\ <= \p2|Mult4~mac_RESULTA_bus\(4);
\p2|Mult4~331\ <= \p2|Mult4~mac_RESULTA_bus\(5);
\p2|Mult4~332\ <= \p2|Mult4~mac_RESULTA_bus\(6);
\p2|Mult4~333\ <= \p2|Mult4~mac_RESULTA_bus\(7);
\p2|Mult4~334\ <= \p2|Mult4~mac_RESULTA_bus\(8);
\p2|Mult4~335\ <= \p2|Mult4~mac_RESULTA_bus\(9);
\p2|Mult4~336\ <= \p2|Mult4~mac_RESULTA_bus\(10);
\p2|Mult4~337\ <= \p2|Mult4~mac_RESULTA_bus\(11);
\p2|Mult4~338\ <= \p2|Mult4~mac_RESULTA_bus\(12);
\p2|Mult4~339\ <= \p2|Mult4~mac_RESULTA_bus\(13);
\p2|Mult4~8\ <= \p2|Mult4~mac_RESULTA_bus\(14);
\p2|Mult4~9\ <= \p2|Mult4~mac_RESULTA_bus\(15);
\p2|Mult4~10\ <= \p2|Mult4~mac_RESULTA_bus\(16);
\p2|Mult4~11\ <= \p2|Mult4~mac_RESULTA_bus\(17);
\p2|Mult4~12\ <= \p2|Mult4~mac_RESULTA_bus\(18);
\p2|Mult4~13\ <= \p2|Mult4~mac_RESULTA_bus\(19);
\p2|Mult4~14\ <= \p2|Mult4~mac_RESULTA_bus\(20);
\p2|Mult4~15\ <= \p2|Mult4~mac_RESULTA_bus\(21);
\p2|Mult4~16\ <= \p2|Mult4~mac_RESULTA_bus\(22);
\p2|Mult4~17\ <= \p2|Mult4~mac_RESULTA_bus\(23);
\p2|Mult4~18\ <= \p2|Mult4~mac_RESULTA_bus\(24);
\p2|Mult4~19\ <= \p2|Mult4~mac_RESULTA_bus\(25);
\p2|Mult4~20\ <= \p2|Mult4~mac_RESULTA_bus\(26);
\p2|Mult4~21\ <= \p2|Mult4~mac_RESULTA_bus\(27);
\p2|Mult4~22\ <= \p2|Mult4~mac_RESULTA_bus\(28);
\p2|Mult4~23\ <= \p2|Mult4~mac_RESULTA_bus\(29);
\p2|Mult4~24\ <= \p2|Mult4~mac_RESULTA_bus\(30);
\p2|Mult4~25\ <= \p2|Mult4~mac_RESULTA_bus\(31);
\p2|Mult4~26\ <= \p2|Mult4~mac_RESULTA_bus\(32);
\p2|Mult4~27\ <= \p2|Mult4~mac_RESULTA_bus\(33);
\p2|Mult4~28\ <= \p2|Mult4~mac_RESULTA_bus\(34);
\p2|Mult4~29\ <= \p2|Mult4~mac_RESULTA_bus\(35);
\p2|Mult4~30\ <= \p2|Mult4~mac_RESULTA_bus\(36);
\p2|Mult4~31\ <= \p2|Mult4~mac_RESULTA_bus\(37);
\p2|Mult4~32\ <= \p2|Mult4~mac_RESULTA_bus\(38);
\p2|Mult4~33\ <= \p2|Mult4~mac_RESULTA_bus\(39);
\p2|Mult4~34\ <= \p2|Mult4~mac_RESULTA_bus\(40);
\p2|Mult4~35\ <= \p2|Mult4~mac_RESULTA_bus\(41);
\p2|Mult4~36\ <= \p2|Mult4~mac_RESULTA_bus\(42);
\p2|Mult4~37\ <= \p2|Mult4~mac_RESULTA_bus\(43);
\p2|Mult4~38\ <= \p2|Mult4~mac_RESULTA_bus\(44);
\p2|Mult4~39\ <= \p2|Mult4~mac_RESULTA_bus\(45);
\p2|Mult4~40\ <= \p2|Mult4~mac_RESULTA_bus\(46);
\p2|Mult4~41\ <= \p2|Mult4~mac_RESULTA_bus\(47);
\p2|Mult4~42\ <= \p2|Mult4~mac_RESULTA_bus\(48);
\p2|Mult4~43\ <= \p2|Mult4~mac_RESULTA_bus\(49);
\p2|Mult4~44\ <= \p2|Mult4~mac_RESULTA_bus\(50);
\p2|Mult4~45\ <= \p2|Mult4~mac_RESULTA_bus\(51);
\p2|Mult4~46\ <= \p2|Mult4~mac_RESULTA_bus\(52);
\p2|Mult4~47\ <= \p2|Mult4~mac_RESULTA_bus\(53);
\p2|Mult4~48\ <= \p2|Mult4~mac_RESULTA_bus\(54);
\p2|Mult4~49\ <= \p2|Mult4~mac_RESULTA_bus\(55);
\p2|Mult4~50\ <= \p2|Mult4~mac_RESULTA_bus\(56);
\p2|Mult4~51\ <= \p2|Mult4~mac_RESULTA_bus\(57);
\p2|Mult4~52\ <= \p2|Mult4~mac_RESULTA_bus\(58);
\p2|Mult4~53\ <= \p2|Mult4~mac_RESULTA_bus\(59);
\p2|Mult4~54\ <= \p2|Mult4~mac_RESULTA_bus\(60);
\p2|Mult4~55\ <= \p2|Mult4~mac_RESULTA_bus\(61);
\p2|Mult4~56\ <= \p2|Mult4~mac_RESULTA_bus\(62);
\p2|Mult4~57\ <= \p2|Mult4~mac_RESULTA_bus\(63);

\p2|Mult5~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult5~mac_AY_bus\ <= (\p2|Add16~17_sumout\ & \p2|Add16~17_sumout\ & \p2|Add16~17_sumout\ & \p2|Add16~17_sumout\ & \p2|Add16~17_sumout\ & \p2|Add16~17_sumout\ & \p2|Add16~17_sumout\ & \p2|Add16~13_sumout\ & \p2|Add16~9_sumout\ & \p2|Add16~5_sumout\ & 
\p2|Add16~1_sumout\ & \p2|yOut2\(2) & \p2|yOut2\(1) & \p2|yOut2\(0));

\p2|Mult5~mac_BX_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\);

\p2|Mult5~mac_BY_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~29_sumout\ & \p2|Add30~25_sumout\ & \p2|Add30~21_sumout\ & \p2|Add30~17_sumout\ & \p2|Add30~13_sumout\ & \p2|Add30~9_sumout\ & \p2|Add30~5_sumout\ & \p2|Add30~1_sumout\);

\p2|Mult5~mac_resulta\ <= \p2|Mult5~mac_RESULTA_bus\(0);
\p2|Mult5~327\ <= \p2|Mult5~mac_RESULTA_bus\(1);
\p2|Mult5~328\ <= \p2|Mult5~mac_RESULTA_bus\(2);
\p2|Mult5~329\ <= \p2|Mult5~mac_RESULTA_bus\(3);
\p2|Mult5~330\ <= \p2|Mult5~mac_RESULTA_bus\(4);
\p2|Mult5~331\ <= \p2|Mult5~mac_RESULTA_bus\(5);
\p2|Mult5~332\ <= \p2|Mult5~mac_RESULTA_bus\(6);
\p2|Mult5~333\ <= \p2|Mult5~mac_RESULTA_bus\(7);
\p2|Mult5~334\ <= \p2|Mult5~mac_RESULTA_bus\(8);
\p2|Mult5~335\ <= \p2|Mult5~mac_RESULTA_bus\(9);
\p2|Mult5~336\ <= \p2|Mult5~mac_RESULTA_bus\(10);
\p2|Mult5~337\ <= \p2|Mult5~mac_RESULTA_bus\(11);
\p2|Mult5~338\ <= \p2|Mult5~mac_RESULTA_bus\(12);
\p2|Mult5~339\ <= \p2|Mult5~mac_RESULTA_bus\(13);
\p2|Mult5~8\ <= \p2|Mult5~mac_RESULTA_bus\(14);
\p2|Mult5~9\ <= \p2|Mult5~mac_RESULTA_bus\(15);
\p2|Mult5~10\ <= \p2|Mult5~mac_RESULTA_bus\(16);
\p2|Mult5~11\ <= \p2|Mult5~mac_RESULTA_bus\(17);
\p2|Mult5~12\ <= \p2|Mult5~mac_RESULTA_bus\(18);
\p2|Mult5~13\ <= \p2|Mult5~mac_RESULTA_bus\(19);
\p2|Mult5~14\ <= \p2|Mult5~mac_RESULTA_bus\(20);
\p2|Mult5~15\ <= \p2|Mult5~mac_RESULTA_bus\(21);
\p2|Mult5~16\ <= \p2|Mult5~mac_RESULTA_bus\(22);
\p2|Mult5~17\ <= \p2|Mult5~mac_RESULTA_bus\(23);
\p2|Mult5~18\ <= \p2|Mult5~mac_RESULTA_bus\(24);
\p2|Mult5~19\ <= \p2|Mult5~mac_RESULTA_bus\(25);
\p2|Mult5~20\ <= \p2|Mult5~mac_RESULTA_bus\(26);
\p2|Mult5~21\ <= \p2|Mult5~mac_RESULTA_bus\(27);
\p2|Mult5~22\ <= \p2|Mult5~mac_RESULTA_bus\(28);
\p2|Mult5~23\ <= \p2|Mult5~mac_RESULTA_bus\(29);
\p2|Mult5~24\ <= \p2|Mult5~mac_RESULTA_bus\(30);
\p2|Mult5~25\ <= \p2|Mult5~mac_RESULTA_bus\(31);
\p2|Mult5~26\ <= \p2|Mult5~mac_RESULTA_bus\(32);
\p2|Mult5~27\ <= \p2|Mult5~mac_RESULTA_bus\(33);
\p2|Mult5~28\ <= \p2|Mult5~mac_RESULTA_bus\(34);
\p2|Mult5~29\ <= \p2|Mult5~mac_RESULTA_bus\(35);
\p2|Mult5~30\ <= \p2|Mult5~mac_RESULTA_bus\(36);
\p2|Mult5~31\ <= \p2|Mult5~mac_RESULTA_bus\(37);
\p2|Mult5~32\ <= \p2|Mult5~mac_RESULTA_bus\(38);
\p2|Mult5~33\ <= \p2|Mult5~mac_RESULTA_bus\(39);
\p2|Mult5~34\ <= \p2|Mult5~mac_RESULTA_bus\(40);
\p2|Mult5~35\ <= \p2|Mult5~mac_RESULTA_bus\(41);
\p2|Mult5~36\ <= \p2|Mult5~mac_RESULTA_bus\(42);
\p2|Mult5~37\ <= \p2|Mult5~mac_RESULTA_bus\(43);
\p2|Mult5~38\ <= \p2|Mult5~mac_RESULTA_bus\(44);
\p2|Mult5~39\ <= \p2|Mult5~mac_RESULTA_bus\(45);
\p2|Mult5~40\ <= \p2|Mult5~mac_RESULTA_bus\(46);
\p2|Mult5~41\ <= \p2|Mult5~mac_RESULTA_bus\(47);
\p2|Mult5~42\ <= \p2|Mult5~mac_RESULTA_bus\(48);
\p2|Mult5~43\ <= \p2|Mult5~mac_RESULTA_bus\(49);
\p2|Mult5~44\ <= \p2|Mult5~mac_RESULTA_bus\(50);
\p2|Mult5~45\ <= \p2|Mult5~mac_RESULTA_bus\(51);
\p2|Mult5~46\ <= \p2|Mult5~mac_RESULTA_bus\(52);
\p2|Mult5~47\ <= \p2|Mult5~mac_RESULTA_bus\(53);
\p2|Mult5~48\ <= \p2|Mult5~mac_RESULTA_bus\(54);
\p2|Mult5~49\ <= \p2|Mult5~mac_RESULTA_bus\(55);
\p2|Mult5~50\ <= \p2|Mult5~mac_RESULTA_bus\(56);
\p2|Mult5~51\ <= \p2|Mult5~mac_RESULTA_bus\(57);
\p2|Mult5~52\ <= \p2|Mult5~mac_RESULTA_bus\(58);
\p2|Mult5~53\ <= \p2|Mult5~mac_RESULTA_bus\(59);
\p2|Mult5~54\ <= \p2|Mult5~mac_RESULTA_bus\(60);
\p2|Mult5~55\ <= \p2|Mult5~mac_RESULTA_bus\(61);
\p2|Mult5~56\ <= \p2|Mult5~mac_RESULTA_bus\(62);
\p2|Mult5~57\ <= \p2|Mult5~mac_RESULTA_bus\(63);

\p2|Mult0~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult0~mac_AY_bus\ <= (\p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~29_sumout\ & \p2|Add26~25_sumout\ & \p2|Add26~21_sumout\ & \p2|Add26~17_sumout\
& \p2|Add26~13_sumout\ & \p2|Add26~9_sumout\ & \p2|Add26~5_sumout\ & \p2|Add26~1_sumout\);

\p2|Mult0~mac_BX_bus\ <= (\p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & 
\p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\);

\p2|Mult0~mac_BY_bus\ <= (\p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & \p2|Add1~25_sumout\ & 
\p2|Add1~21_sumout\ & \p2|Add1~17_sumout\ & \p2|Add1~13_sumout\ & \p2|Add1~9_sumout\ & \p2|Add1~5_sumout\ & \p2|Add1~1_sumout\ & NOT \p2|xOut1\(1) & \p2|xOut1\(0));

\p2|Mult0~mac_resulta\ <= \p2|Mult0~mac_RESULTA_bus\(0);
\p2|Mult0~327\ <= \p2|Mult0~mac_RESULTA_bus\(1);
\p2|Mult0~328\ <= \p2|Mult0~mac_RESULTA_bus\(2);
\p2|Mult0~329\ <= \p2|Mult0~mac_RESULTA_bus\(3);
\p2|Mult0~330\ <= \p2|Mult0~mac_RESULTA_bus\(4);
\p2|Mult0~331\ <= \p2|Mult0~mac_RESULTA_bus\(5);
\p2|Mult0~332\ <= \p2|Mult0~mac_RESULTA_bus\(6);
\p2|Mult0~333\ <= \p2|Mult0~mac_RESULTA_bus\(7);
\p2|Mult0~334\ <= \p2|Mult0~mac_RESULTA_bus\(8);
\p2|Mult0~335\ <= \p2|Mult0~mac_RESULTA_bus\(9);
\p2|Mult0~336\ <= \p2|Mult0~mac_RESULTA_bus\(10);
\p2|Mult0~337\ <= \p2|Mult0~mac_RESULTA_bus\(11);
\p2|Mult0~338\ <= \p2|Mult0~mac_RESULTA_bus\(12);
\p2|Mult0~339\ <= \p2|Mult0~mac_RESULTA_bus\(13);
\p2|Mult0~8\ <= \p2|Mult0~mac_RESULTA_bus\(14);
\p2|Mult0~9\ <= \p2|Mult0~mac_RESULTA_bus\(15);
\p2|Mult0~10\ <= \p2|Mult0~mac_RESULTA_bus\(16);
\p2|Mult0~11\ <= \p2|Mult0~mac_RESULTA_bus\(17);
\p2|Mult0~12\ <= \p2|Mult0~mac_RESULTA_bus\(18);
\p2|Mult0~13\ <= \p2|Mult0~mac_RESULTA_bus\(19);
\p2|Mult0~14\ <= \p2|Mult0~mac_RESULTA_bus\(20);
\p2|Mult0~15\ <= \p2|Mult0~mac_RESULTA_bus\(21);
\p2|Mult0~16\ <= \p2|Mult0~mac_RESULTA_bus\(22);
\p2|Mult0~17\ <= \p2|Mult0~mac_RESULTA_bus\(23);
\p2|Mult0~18\ <= \p2|Mult0~mac_RESULTA_bus\(24);
\p2|Mult0~19\ <= \p2|Mult0~mac_RESULTA_bus\(25);
\p2|Mult0~20\ <= \p2|Mult0~mac_RESULTA_bus\(26);
\p2|Mult0~21\ <= \p2|Mult0~mac_RESULTA_bus\(27);
\p2|Mult0~22\ <= \p2|Mult0~mac_RESULTA_bus\(28);
\p2|Mult0~23\ <= \p2|Mult0~mac_RESULTA_bus\(29);
\p2|Mult0~24\ <= \p2|Mult0~mac_RESULTA_bus\(30);
\p2|Mult0~25\ <= \p2|Mult0~mac_RESULTA_bus\(31);
\p2|Mult0~26\ <= \p2|Mult0~mac_RESULTA_bus\(32);
\p2|Mult0~27\ <= \p2|Mult0~mac_RESULTA_bus\(33);
\p2|Mult0~28\ <= \p2|Mult0~mac_RESULTA_bus\(34);
\p2|Mult0~29\ <= \p2|Mult0~mac_RESULTA_bus\(35);
\p2|Mult0~30\ <= \p2|Mult0~mac_RESULTA_bus\(36);
\p2|Mult0~31\ <= \p2|Mult0~mac_RESULTA_bus\(37);
\p2|Mult0~32\ <= \p2|Mult0~mac_RESULTA_bus\(38);
\p2|Mult0~33\ <= \p2|Mult0~mac_RESULTA_bus\(39);
\p2|Mult0~34\ <= \p2|Mult0~mac_RESULTA_bus\(40);
\p2|Mult0~35\ <= \p2|Mult0~mac_RESULTA_bus\(41);
\p2|Mult0~36\ <= \p2|Mult0~mac_RESULTA_bus\(42);
\p2|Mult0~37\ <= \p2|Mult0~mac_RESULTA_bus\(43);
\p2|Mult0~38\ <= \p2|Mult0~mac_RESULTA_bus\(44);
\p2|Mult0~39\ <= \p2|Mult0~mac_RESULTA_bus\(45);
\p2|Mult0~40\ <= \p2|Mult0~mac_RESULTA_bus\(46);
\p2|Mult0~41\ <= \p2|Mult0~mac_RESULTA_bus\(47);
\p2|Mult0~42\ <= \p2|Mult0~mac_RESULTA_bus\(48);
\p2|Mult0~43\ <= \p2|Mult0~mac_RESULTA_bus\(49);
\p2|Mult0~44\ <= \p2|Mult0~mac_RESULTA_bus\(50);
\p2|Mult0~45\ <= \p2|Mult0~mac_RESULTA_bus\(51);
\p2|Mult0~46\ <= \p2|Mult0~mac_RESULTA_bus\(52);
\p2|Mult0~47\ <= \p2|Mult0~mac_RESULTA_bus\(53);
\p2|Mult0~48\ <= \p2|Mult0~mac_RESULTA_bus\(54);
\p2|Mult0~49\ <= \p2|Mult0~mac_RESULTA_bus\(55);
\p2|Mult0~50\ <= \p2|Mult0~mac_RESULTA_bus\(56);
\p2|Mult0~51\ <= \p2|Mult0~mac_RESULTA_bus\(57);
\p2|Mult0~52\ <= \p2|Mult0~mac_RESULTA_bus\(58);
\p2|Mult0~53\ <= \p2|Mult0~mac_RESULTA_bus\(59);
\p2|Mult0~54\ <= \p2|Mult0~mac_RESULTA_bus\(60);
\p2|Mult0~55\ <= \p2|Mult0~mac_RESULTA_bus\(61);
\p2|Mult0~56\ <= \p2|Mult0~mac_RESULTA_bus\(62);
\p2|Mult0~57\ <= \p2|Mult0~mac_RESULTA_bus\(63);

\p2|Mult7~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult7~mac_AY_bus\ <= (\p2|Add22~21_sumout\ & \p2|Add22~21_sumout\ & \p2|Add22~21_sumout\ & \p2|Add22~21_sumout\ & \p2|Add22~21_sumout\ & \p2|Add22~21_sumout\ & \p2|Add22~21_sumout\ & \p2|Add22~17_sumout\ & \p2|Add22~13_sumout\ & \p2|Add22~9_sumout\ & 
\p2|Add22~5_sumout\ & \p2|Add22~1_sumout\ & NOT \p2|yOut2\(1) & \p2|yOut2\(0));

\p2|Mult7~mac_BX_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\);

\p2|Mult7~mac_BY_bus\ <= (\p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\ & \p2|Add30~33_sumout\
& \p2|Add30~29_sumout\ & \p2|Add30~25_sumout\ & \p2|Add30~21_sumout\ & \p2|Add30~17_sumout\ & \p2|Add30~13_sumout\ & \p2|Add30~9_sumout\ & \p2|Add30~5_sumout\ & \p2|Add30~1_sumout\);

\p2|Mult7~mac_resulta\ <= \p2|Mult7~mac_RESULTA_bus\(0);
\p2|Mult7~327\ <= \p2|Mult7~mac_RESULTA_bus\(1);
\p2|Mult7~328\ <= \p2|Mult7~mac_RESULTA_bus\(2);
\p2|Mult7~329\ <= \p2|Mult7~mac_RESULTA_bus\(3);
\p2|Mult7~330\ <= \p2|Mult7~mac_RESULTA_bus\(4);
\p2|Mult7~331\ <= \p2|Mult7~mac_RESULTA_bus\(5);
\p2|Mult7~332\ <= \p2|Mult7~mac_RESULTA_bus\(6);
\p2|Mult7~333\ <= \p2|Mult7~mac_RESULTA_bus\(7);
\p2|Mult7~334\ <= \p2|Mult7~mac_RESULTA_bus\(8);
\p2|Mult7~335\ <= \p2|Mult7~mac_RESULTA_bus\(9);
\p2|Mult7~336\ <= \p2|Mult7~mac_RESULTA_bus\(10);
\p2|Mult7~337\ <= \p2|Mult7~mac_RESULTA_bus\(11);
\p2|Mult7~338\ <= \p2|Mult7~mac_RESULTA_bus\(12);
\p2|Mult7~339\ <= \p2|Mult7~mac_RESULTA_bus\(13);
\p2|Mult7~8\ <= \p2|Mult7~mac_RESULTA_bus\(14);
\p2|Mult7~9\ <= \p2|Mult7~mac_RESULTA_bus\(15);
\p2|Mult7~10\ <= \p2|Mult7~mac_RESULTA_bus\(16);
\p2|Mult7~11\ <= \p2|Mult7~mac_RESULTA_bus\(17);
\p2|Mult7~12\ <= \p2|Mult7~mac_RESULTA_bus\(18);
\p2|Mult7~13\ <= \p2|Mult7~mac_RESULTA_bus\(19);
\p2|Mult7~14\ <= \p2|Mult7~mac_RESULTA_bus\(20);
\p2|Mult7~15\ <= \p2|Mult7~mac_RESULTA_bus\(21);
\p2|Mult7~16\ <= \p2|Mult7~mac_RESULTA_bus\(22);
\p2|Mult7~17\ <= \p2|Mult7~mac_RESULTA_bus\(23);
\p2|Mult7~18\ <= \p2|Mult7~mac_RESULTA_bus\(24);
\p2|Mult7~19\ <= \p2|Mult7~mac_RESULTA_bus\(25);
\p2|Mult7~20\ <= \p2|Mult7~mac_RESULTA_bus\(26);
\p2|Mult7~21\ <= \p2|Mult7~mac_RESULTA_bus\(27);
\p2|Mult7~22\ <= \p2|Mult7~mac_RESULTA_bus\(28);
\p2|Mult7~23\ <= \p2|Mult7~mac_RESULTA_bus\(29);
\p2|Mult7~24\ <= \p2|Mult7~mac_RESULTA_bus\(30);
\p2|Mult7~25\ <= \p2|Mult7~mac_RESULTA_bus\(31);
\p2|Mult7~26\ <= \p2|Mult7~mac_RESULTA_bus\(32);
\p2|Mult7~27\ <= \p2|Mult7~mac_RESULTA_bus\(33);
\p2|Mult7~28\ <= \p2|Mult7~mac_RESULTA_bus\(34);
\p2|Mult7~29\ <= \p2|Mult7~mac_RESULTA_bus\(35);
\p2|Mult7~30\ <= \p2|Mult7~mac_RESULTA_bus\(36);
\p2|Mult7~31\ <= \p2|Mult7~mac_RESULTA_bus\(37);
\p2|Mult7~32\ <= \p2|Mult7~mac_RESULTA_bus\(38);
\p2|Mult7~33\ <= \p2|Mult7~mac_RESULTA_bus\(39);
\p2|Mult7~34\ <= \p2|Mult7~mac_RESULTA_bus\(40);
\p2|Mult7~35\ <= \p2|Mult7~mac_RESULTA_bus\(41);
\p2|Mult7~36\ <= \p2|Mult7~mac_RESULTA_bus\(42);
\p2|Mult7~37\ <= \p2|Mult7~mac_RESULTA_bus\(43);
\p2|Mult7~38\ <= \p2|Mult7~mac_RESULTA_bus\(44);
\p2|Mult7~39\ <= \p2|Mult7~mac_RESULTA_bus\(45);
\p2|Mult7~40\ <= \p2|Mult7~mac_RESULTA_bus\(46);
\p2|Mult7~41\ <= \p2|Mult7~mac_RESULTA_bus\(47);
\p2|Mult7~42\ <= \p2|Mult7~mac_RESULTA_bus\(48);
\p2|Mult7~43\ <= \p2|Mult7~mac_RESULTA_bus\(49);
\p2|Mult7~44\ <= \p2|Mult7~mac_RESULTA_bus\(50);
\p2|Mult7~45\ <= \p2|Mult7~mac_RESULTA_bus\(51);
\p2|Mult7~46\ <= \p2|Mult7~mac_RESULTA_bus\(52);
\p2|Mult7~47\ <= \p2|Mult7~mac_RESULTA_bus\(53);
\p2|Mult7~48\ <= \p2|Mult7~mac_RESULTA_bus\(54);
\p2|Mult7~49\ <= \p2|Mult7~mac_RESULTA_bus\(55);
\p2|Mult7~50\ <= \p2|Mult7~mac_RESULTA_bus\(56);
\p2|Mult7~51\ <= \p2|Mult7~mac_RESULTA_bus\(57);
\p2|Mult7~52\ <= \p2|Mult7~mac_RESULTA_bus\(58);
\p2|Mult7~53\ <= \p2|Mult7~mac_RESULTA_bus\(59);
\p2|Mult7~54\ <= \p2|Mult7~mac_RESULTA_bus\(60);
\p2|Mult7~55\ <= \p2|Mult7~mac_RESULTA_bus\(61);
\p2|Mult7~56\ <= \p2|Mult7~mac_RESULTA_bus\(62);
\p2|Mult7~57\ <= \p2|Mult7~mac_RESULTA_bus\(63);

\p2|Mult6~mac_AX_bus\ <= (vcc & vcc & vcc & gnd & gnd & vcc & gnd);

\p2|Mult6~mac_AY_bus\ <= (\p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~29_sumout\ & \p2|Add29~25_sumout\ & \p2|Add29~21_sumout\ & \p2|Add29~17_sumout\
& \p2|Add29~13_sumout\ & \p2|Add29~9_sumout\ & \p2|Add29~5_sumout\ & \p2|Add29~1_sumout\);

\p2|Mult6~mac_BX_bus\ <= (\p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\
& \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\);

\p2|Mult6~mac_BY_bus\ <= (\p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\ & \p2|Add19~21_sumout\
& \p2|Add19~17_sumout\ & \p2|Add19~13_sumout\ & \p2|Add19~9_sumout\ & \p2|Add19~5_sumout\ & \p2|Add19~1_sumout\ & NOT \p2|xOut2\(2) & \p2|xOut2\(1) & \p2|xOut2\(0));

\p2|Mult6~mac_resulta\ <= \p2|Mult6~mac_RESULTA_bus\(0);
\p2|Mult6~327\ <= \p2|Mult6~mac_RESULTA_bus\(1);
\p2|Mult6~328\ <= \p2|Mult6~mac_RESULTA_bus\(2);
\p2|Mult6~329\ <= \p2|Mult6~mac_RESULTA_bus\(3);
\p2|Mult6~330\ <= \p2|Mult6~mac_RESULTA_bus\(4);
\p2|Mult6~331\ <= \p2|Mult6~mac_RESULTA_bus\(5);
\p2|Mult6~332\ <= \p2|Mult6~mac_RESULTA_bus\(6);
\p2|Mult6~333\ <= \p2|Mult6~mac_RESULTA_bus\(7);
\p2|Mult6~334\ <= \p2|Mult6~mac_RESULTA_bus\(8);
\p2|Mult6~335\ <= \p2|Mult6~mac_RESULTA_bus\(9);
\p2|Mult6~336\ <= \p2|Mult6~mac_RESULTA_bus\(10);
\p2|Mult6~337\ <= \p2|Mult6~mac_RESULTA_bus\(11);
\p2|Mult6~338\ <= \p2|Mult6~mac_RESULTA_bus\(12);
\p2|Mult6~339\ <= \p2|Mult6~mac_RESULTA_bus\(13);
\p2|Mult6~8\ <= \p2|Mult6~mac_RESULTA_bus\(14);
\p2|Mult6~9\ <= \p2|Mult6~mac_RESULTA_bus\(15);
\p2|Mult6~10\ <= \p2|Mult6~mac_RESULTA_bus\(16);
\p2|Mult6~11\ <= \p2|Mult6~mac_RESULTA_bus\(17);
\p2|Mult6~12\ <= \p2|Mult6~mac_RESULTA_bus\(18);
\p2|Mult6~13\ <= \p2|Mult6~mac_RESULTA_bus\(19);
\p2|Mult6~14\ <= \p2|Mult6~mac_RESULTA_bus\(20);
\p2|Mult6~15\ <= \p2|Mult6~mac_RESULTA_bus\(21);
\p2|Mult6~16\ <= \p2|Mult6~mac_RESULTA_bus\(22);
\p2|Mult6~17\ <= \p2|Mult6~mac_RESULTA_bus\(23);
\p2|Mult6~18\ <= \p2|Mult6~mac_RESULTA_bus\(24);
\p2|Mult6~19\ <= \p2|Mult6~mac_RESULTA_bus\(25);
\p2|Mult6~20\ <= \p2|Mult6~mac_RESULTA_bus\(26);
\p2|Mult6~21\ <= \p2|Mult6~mac_RESULTA_bus\(27);
\p2|Mult6~22\ <= \p2|Mult6~mac_RESULTA_bus\(28);
\p2|Mult6~23\ <= \p2|Mult6~mac_RESULTA_bus\(29);
\p2|Mult6~24\ <= \p2|Mult6~mac_RESULTA_bus\(30);
\p2|Mult6~25\ <= \p2|Mult6~mac_RESULTA_bus\(31);
\p2|Mult6~26\ <= \p2|Mult6~mac_RESULTA_bus\(32);
\p2|Mult6~27\ <= \p2|Mult6~mac_RESULTA_bus\(33);
\p2|Mult6~28\ <= \p2|Mult6~mac_RESULTA_bus\(34);
\p2|Mult6~29\ <= \p2|Mult6~mac_RESULTA_bus\(35);
\p2|Mult6~30\ <= \p2|Mult6~mac_RESULTA_bus\(36);
\p2|Mult6~31\ <= \p2|Mult6~mac_RESULTA_bus\(37);
\p2|Mult6~32\ <= \p2|Mult6~mac_RESULTA_bus\(38);
\p2|Mult6~33\ <= \p2|Mult6~mac_RESULTA_bus\(39);
\p2|Mult6~34\ <= \p2|Mult6~mac_RESULTA_bus\(40);
\p2|Mult6~35\ <= \p2|Mult6~mac_RESULTA_bus\(41);
\p2|Mult6~36\ <= \p2|Mult6~mac_RESULTA_bus\(42);
\p2|Mult6~37\ <= \p2|Mult6~mac_RESULTA_bus\(43);
\p2|Mult6~38\ <= \p2|Mult6~mac_RESULTA_bus\(44);
\p2|Mult6~39\ <= \p2|Mult6~mac_RESULTA_bus\(45);
\p2|Mult6~40\ <= \p2|Mult6~mac_RESULTA_bus\(46);
\p2|Mult6~41\ <= \p2|Mult6~mac_RESULTA_bus\(47);
\p2|Mult6~42\ <= \p2|Mult6~mac_RESULTA_bus\(48);
\p2|Mult6~43\ <= \p2|Mult6~mac_RESULTA_bus\(49);
\p2|Mult6~44\ <= \p2|Mult6~mac_RESULTA_bus\(50);
\p2|Mult6~45\ <= \p2|Mult6~mac_RESULTA_bus\(51);
\p2|Mult6~46\ <= \p2|Mult6~mac_RESULTA_bus\(52);
\p2|Mult6~47\ <= \p2|Mult6~mac_RESULTA_bus\(53);
\p2|Mult6~48\ <= \p2|Mult6~mac_RESULTA_bus\(54);
\p2|Mult6~49\ <= \p2|Mult6~mac_RESULTA_bus\(55);
\p2|Mult6~50\ <= \p2|Mult6~mac_RESULTA_bus\(56);
\p2|Mult6~51\ <= \p2|Mult6~mac_RESULTA_bus\(57);
\p2|Mult6~52\ <= \p2|Mult6~mac_RESULTA_bus\(58);
\p2|Mult6~53\ <= \p2|Mult6~mac_RESULTA_bus\(59);
\p2|Mult6~54\ <= \p2|Mult6~mac_RESULTA_bus\(60);
\p2|Mult6~55\ <= \p2|Mult6~mac_RESULTA_bus\(61);
\p2|Mult6~56\ <= \p2|Mult6~mac_RESULTA_bus\(62);
\p2|Mult6~57\ <= \p2|Mult6~mac_RESULTA_bus\(63);

\player1win|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\draw1|addressOut\(9) & \draw1|addressOut\(8) & \draw1|addressOut\(7) & \draw1|addressOut[6]~DUPLICATE_q\ & \draw1|addressOut\(5) & \draw1|addressOut\(4) & 
\draw1|addressOut\(3) & \draw1|addressOut\(2) & \draw1|addressOut\(1) & \draw1|addressOut\(0));

\player1win|altsyncram_component|auto_generated|q_a\(0) <= \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\player1win|altsyncram_component|auto_generated|q_a\(1) <= \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\player1win|altsyncram_component|auto_generated|q_a\(2) <= \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\player2win|altsyncram_component|auto_generated|q_a\(0) <= \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\player2win|altsyncram_component|auto_generated|q_a\(1) <= \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\player2win|altsyncram_component|auto_generated|q_a\(2) <= \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\clear1|ALT_INV_yOut[5]~DUPLICATE_q\ <= NOT \clear1|yOut[5]~DUPLICATE_q\;
\draw1|ALT_INV_addressOut[5]~DUPLICATE_q\ <= NOT \draw1|addressOut[5]~DUPLICATE_q\;
\draw1|ALT_INV_addressOut[1]~DUPLICATE_q\ <= NOT \draw1|addressOut[1]~DUPLICATE_q\;
\draw1|ALT_INV_addressOut[6]~DUPLICATE_q\ <= NOT \draw1|addressOut[6]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[8]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[9]~DUPLICATE_q\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_PS2_CLK~input_o\ <= NOT \PS2_CLK~input_o\;
\ALT_INV_PS2_DAT~input_o\ <= NOT \PS2_DAT~input_o\;
\score12|ALT_INV_p1score\(3) <= NOT \score12|p1score\(3);
\score12|ALT_INV_p1score\(2) <= NOT \score12|p1score\(2);
\score12|ALT_INV_p1score\(1) <= NOT \score12|p1score\(1);
\score12|ALT_INV_p1score\(7) <= NOT \score12|p1score\(7);
\score12|ALT_INV_p1score\(6) <= NOT \score12|p1score\(6);
\score12|ALT_INV_p1score\(5) <= NOT \score12|p1score\(5);
\score12|ALT_INV_p1score\(4) <= NOT \score12|p1score\(4);
\p2|ALT_INV_colWrite~0_combout\ <= NOT \p2|colWrite~0_combout\;
\p2|ALT_INV_Mux16~3_combout\ <= NOT \p2|Mux16~3_combout\;
\p2|ALT_INV_Mux16~2_combout\ <= NOT \p2|Mux16~2_combout\;
\p2|ALT_INV_Mux17~3_combout\ <= NOT \p2|Mux17~3_combout\;
\p2|ALT_INV_Mux17~2_combout\ <= NOT \p2|Mux17~2_combout\;
\p2|ALT_INV_Mux18~4_combout\ <= NOT \p2|Mux18~4_combout\;
\p2|ALT_INV_Mux18~3_combout\ <= NOT \p2|Mux18~3_combout\;
\p2|ALT_INV_Mux19~4_combout\ <= NOT \p2|Mux19~4_combout\;
\p2|ALT_INV_Mux19~3_combout\ <= NOT \p2|Mux19~3_combout\;
\p2|ALT_INV_Mux20~4_combout\ <= NOT \p2|Mux20~4_combout\;
\p2|ALT_INV_Mux20~3_combout\ <= NOT \p2|Mux20~3_combout\;
\p2|ALT_INV_Mux21~4_combout\ <= NOT \p2|Mux21~4_combout\;
\p2|ALT_INV_Mux21~3_combout\ <= NOT \p2|Mux21~3_combout\;
\p2|ALT_INV_Mux22~4_combout\ <= NOT \p2|Mux22~4_combout\;
\p2|ALT_INV_Mux22~3_combout\ <= NOT \p2|Mux22~3_combout\;
\p2|ALT_INV_Mux23~3_combout\ <= NOT \p2|Mux23~3_combout\;
\p2|ALT_INV_Mux23~2_combout\ <= NOT \p2|Mux23~2_combout\;
\p2|ALT_INV_Mux24~3_combout\ <= NOT \p2|Mux24~3_combout\;
\p2|ALT_INV_Mux24~2_combout\ <= NOT \p2|Mux24~2_combout\;
\p2|ALT_INV_Mux25~4_combout\ <= NOT \p2|Mux25~4_combout\;
\p2|ALT_INV_Mux25~3_combout\ <= NOT \p2|Mux25~3_combout\;
\p2|ALT_INV_Mux26~4_combout\ <= NOT \p2|Mux26~4_combout\;
\p2|ALT_INV_Mux26~3_combout\ <= NOT \p2|Mux26~3_combout\;
\p2|ALT_INV_Mux27~3_combout\ <= NOT \p2|Mux27~3_combout\;
\p2|ALT_INV_Mux27~2_combout\ <= NOT \p2|Mux27~2_combout\;
\p2|ALT_INV_Mux28~4_combout\ <= NOT \p2|Mux28~4_combout\;
\p2|ALT_INV_Mux28~3_combout\ <= NOT \p2|Mux28~3_combout\;
\p2|ALT_INV_Mux15~4_combout\ <= NOT \p2|Mux15~4_combout\;
\p2|ALT_INV_Mux15~3_combout\ <= NOT \p2|Mux15~3_combout\;
\p2|ALT_INV_Mux16~1_combout\ <= NOT \p2|Mux16~1_combout\;
\p2|ALT_INV_Mux17~1_combout\ <= NOT \p2|Mux17~1_combout\;
\p2|ALT_INV_Mux23~1_combout\ <= NOT \p2|Mux23~1_combout\;
\p2|ALT_INV_Mux24~1_combout\ <= NOT \p2|Mux24~1_combout\;
\p2|ALT_INV_Mux27~1_combout\ <= NOT \p2|Mux27~1_combout\;
\p2|ALT_INV_Mux28~2_combout\ <= NOT \p2|Mux28~2_combout\;
\p1|ALT_INV_Equal0~3_combout\ <= NOT \p1|Equal0~3_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[88]~57_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[88]~57_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~56_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[89]~56_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~55_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~54_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[90]~54_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~53_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~52_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~51_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[90]~51_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~25_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[42]~25_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~50_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[91]~50_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~49_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~47_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~46_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~24_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[43]~24_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~45_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[92]~45_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~44_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~43_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~42_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~41_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~40_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~39_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[92]~39_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~23_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~38_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[85]~38_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~37_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~36_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~35_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~34_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~33_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~32_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~30_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~29_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[85]~29_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~21_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[44]~21_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~28_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[93]~28_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~27_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~26_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~25_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~23_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~22_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~20_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[93]~20_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~19_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[77]~19_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[77]~18_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~17_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~16_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~15_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~14_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~13_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~20_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~19_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\;
\ps2|PS2|ALT_INV_Selector0~0_combout\ <= NOT \ps2|PS2|Selector0~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal3~3_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Selector4~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Selector4~0_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~66_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~65_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~64_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~63_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~69_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~68_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~67_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~66_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~18_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[45]~18_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~12_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[69]~12_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~11_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~7_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~6_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[69]~6_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~5_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[61]~5_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~3_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~1_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~0_combout\ <= NOT \clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\;
\d4|ALT_INV_LessThan0~4_combout\ <= NOT \d4|LessThan0~4_combout\;
\d4|ALT_INV_LessThan0~3_combout\ <= NOT \d4|LessThan0~3_combout\;
\d4|ALT_INV_LessThan0~2_combout\ <= NOT \d4|LessThan0~2_combout\;
\d4|ALT_INV_LessThan0~1_combout\ <= NOT \d4|LessThan0~1_combout\;
\d4|ALT_INV_LessThan0~0_combout\ <= NOT \d4|LessThan0~0_combout\;
\ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\ <= NOT \ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\;
\ps2|PS2|PS2_Data_In|ALT_INV_Selector2~1_combout\ <= NOT \ps2|PS2|PS2_Data_In|Selector2~1_combout\;
\ps2|PS2|PS2_Data_In|ALT_INV_Add0~1_combout\ <= NOT \ps2|PS2|PS2_Data_In|Add0~1_combout\;
\ps2|PS2|PS2_Data_In|ALT_INV_Add0~0_combout\ <= NOT \ps2|PS2|PS2_Data_In|Add0~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_always5~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|always5~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Add3~1_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Add3~1_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~61_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~60_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~60_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~59_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~58_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~57_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~56_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~56_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~55_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~54_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~53_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~52_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~52_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~51_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~51_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~50_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~49_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~48_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~47_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~46_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~45_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~45_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~44_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~43_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~42_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~41_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~40_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~39_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~38_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~37_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~36_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~36_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~35_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~34_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~32_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~31_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~30_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~29_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~28_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~28_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~65_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~64_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~63_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~63_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~62_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~61_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~60_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~60_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[69]~59_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~59_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~58_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~57_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~56_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[69]~55_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~55_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~54_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~54_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~53_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[59]~52_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~51_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~50_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~49_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~48_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~48_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~47_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~47_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~46_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~44_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~43_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~41_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~40_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~40_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~26_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~25_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~23_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~22_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~21_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~20_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~28_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~28_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~25_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~25_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~24_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~24_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~22_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~21_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~20_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~19_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~18_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~18_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~17_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~12_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~12_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[93]~39_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~39_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~37_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[48]~34_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~32_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[93]~31_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~31_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~10_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~9_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~5_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[33]~5_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~4_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~3_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~1_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~0_combout\ <= NOT \draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\;
\d1|ALT_INV_LessThan0~combout\ <= NOT \d1|LessThan0~combout\;
\d1|ALT_INV_LessThan0~3_combout\ <= NOT \d1|LessThan0~3_combout\;
\d1|ALT_INV_LessThan0~2_combout\ <= NOT \d1|LessThan0~2_combout\;
\d1|ALT_INV_LessThan0~1_combout\ <= NOT \d1|LessThan0~1_combout\;
\d1|ALT_INV_LessThan0~0_combout\ <= NOT \d1|LessThan0~0_combout\;
\ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\ <= NOT \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\;
\ps2|PS2|PS2_Data_In|ALT_INV_always1~0_combout\ <= NOT \ps2|PS2|PS2_Data_In|always1~0_combout\;
\ps2|PS2|PS2_Data_In|ALT_INV_data_count\(1) <= NOT \ps2|PS2|PS2_Data_In|data_count\(1);
\ps2|PS2|PS2_Data_In|ALT_INV_data_count\(0) <= NOT \ps2|PS2|PS2_Data_In|data_count\(0);
\ps2|PS2|PS2_Data_In|ALT_INV_data_count\(2) <= NOT \ps2|PS2|PS2_Data_In|data_count\(2);
\ps2|PS2|PS2_Data_In|ALT_INV_data_count\(3) <= NOT \ps2|PS2|PS2_Data_In|data_count\(3);
\ps2|PS2|PS2_Command_Out|ALT_INV_Selector2~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Selector2~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal0~3_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal0~2_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal0~1_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal0~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~2_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal2~2_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter[1]~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal2~1_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal2~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_always1~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|always1~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal3~2_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal3~1_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Equal3~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Selector3~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Selector3~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_Add3~0_combout\ <= NOT \ps2|PS2|PS2_Command_Out|Add3~0_combout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(0) <= NOT \ps2|PS2|PS2_Command_Out|cur_bit\(0);
\ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(1) <= NOT \ps2|PS2|PS2_Command_Out|cur_bit\(1);
\ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(2) <= NOT \ps2|PS2|PS2_Command_Out|cur_bit\(2);
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~18_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~16_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16_combout\;
\p2|ALT_INV_Mux12~1_combout\ <= NOT \p2|Mux12~1_combout\;
\p2|ALT_INV_Mux12~0_combout\ <= NOT \p2|Mux12~0_combout\;
\draw1|ALT_INV_Add1~4_combout\ <= NOT \draw1|Add1~4_combout\;
\ALT_INV_yFinal[2]~9_combout\ <= NOT \yFinal[2]~9_combout\;
\p2|ALT_INV_Mux13~1_combout\ <= NOT \p2|Mux13~1_combout\;
\p2|ALT_INV_Mux13~0_combout\ <= NOT \p2|Mux13~0_combout\;
\p2|ALT_INV_Mux14~1_combout\ <= NOT \p2|Mux14~1_combout\;
\p2|ALT_INV_Mux14~0_combout\ <= NOT \p2|Mux14~0_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~30_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~29_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~28_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~27_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~26_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26_combout\;
\p2|ALT_INV_Selector36~2_combout\ <= NOT \p2|Selector36~2_combout\;
\p1|ALT_INV_WideOr5~1_combout\ <= NOT \p1|WideOr5~1_combout\;
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\ps2|PS2|ALT_INV_ps2_data_reg~q\ <= NOT \ps2|PS2|ps2_data_reg~q\;
\p2|ALT_INV_yOut2\(2) <= NOT \p2|yOut2\(2);
\p2|ALT_INV_yOut2\(1) <= NOT \p2|yOut2\(1);
\p2|ALT_INV_yOut2\(0) <= NOT \p2|yOut2\(0);
\p2|ALT_INV_yOut1\(2) <= NOT \p2|yOut1\(2);
\p2|ALT_INV_yOut1\(1) <= NOT \p2|yOut1\(1);
\p2|ALT_INV_yOut1\(0) <= NOT \p2|yOut1\(0);
\ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ <= NOT \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\;
\ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(3) <= NOT \ps2|PS2|PS2_Command_Out|cur_bit\(3);
\clear1|ALT_INV_always0~4_combout\ <= NOT \clear1|always0~4_combout\;
\clear1|ALT_INV_LessThan1~1_combout\ <= NOT \clear1|LessThan1~1_combout\;
\clear1|ALT_INV_LessThan1~0_combout\ <= NOT \clear1|LessThan1~0_combout\;
\clear1|ALT_INV_always0~3_combout\ <= NOT \clear1|always0~3_combout\;
\clear1|ALT_INV_always0~2_combout\ <= NOT \clear1|always0~2_combout\;
\clear1|ALT_INV_Equal0~2_combout\ <= NOT \clear1|Equal0~2_combout\;
\clear1|ALT_INV_colourOut~9_combout\ <= NOT \clear1|colourOut~9_combout\;
\clear1|ALT_INV_colourOut~8_combout\ <= NOT \clear1|colourOut~8_combout\;
\clear1|ALT_INV_colourOut~7_combout\ <= NOT \clear1|colourOut~7_combout\;
\clear1|ALT_INV_colourOut~6_combout\ <= NOT \clear1|colourOut~6_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~15_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~14_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~13_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~12_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~11_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~10_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~9_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~8_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~7_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~6_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~5_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~4_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~3_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[97]~2_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~1_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~0_combout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\;
\clear1|ALT_INV_colourOut~5_combout\ <= NOT \clear1|colourOut~5_combout\;
\clear1|ALT_INV_colourOut~4_combout\ <= NOT \clear1|colourOut~4_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~25_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~24_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~23_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~21_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~20_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[91]~19_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~18_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~17_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~15_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\;
\clear1|ALT_INV_colourOut~3_combout\ <= NOT \clear1|colourOut~3_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~13_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[83]~12_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~10_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~9_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~8_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~7_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\;
\clear1|ALT_INV_colourOut~2_combout\ <= NOT \clear1|colourOut~2_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~6_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~5_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~4_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~3_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~2_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\;
\clear1|ALT_INV_colourOut~1_combout\ <= NOT \clear1|colourOut~1_combout\;
\clear1|ALT_INV_colourOut~0_combout\ <= NOT \clear1|colourOut~0_combout\;
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\ALT_INV_yFinal[4]~8_combout\ <= NOT \yFinal[4]~8_combout\;
\ALT_INV_yFinal[3]~7_combout\ <= NOT \yFinal[3]~7_combout\;
\ALT_INV_yFinal[2]~6_combout\ <= NOT \yFinal[2]~6_combout\;
\p2|ALT_INV_yOut\(2) <= NOT \p2|yOut\(2);
\draw1|ALT_INV_yOut\(2) <= NOT \draw1|yOut\(2);
\clear1|ALT_INV_yOut\(2) <= NOT \clear1|yOut\(2);
\ALT_INV_yFinal[1]~5_combout\ <= NOT \yFinal[1]~5_combout\;
\ALT_INV_yFinal[0]~4_combout\ <= NOT \yFinal[0]~4_combout\;
\ALT_INV_yFinal[1]~3_combout\ <= NOT \yFinal[1]~3_combout\;
\p2|ALT_INV_yOut\(1) <= NOT \p2|yOut\(1);
\draw1|ALT_INV_yOut\(1) <= NOT \draw1|yOut\(1);
\clear1|ALT_INV_yOut\(1) <= NOT \clear1|yOut\(1);
\ALT_INV_yFinal[0]~2_combout\ <= NOT \yFinal[0]~2_combout\;
\p2|ALT_INV_yOut\(0) <= NOT \p2|yOut\(0);
\draw1|ALT_INV_yOut\(0) <= NOT \draw1|yOut\(0);
\clear1|ALT_INV_yOut\(0) <= NOT \clear1|yOut\(0);
\p2|ALT_INV_Mux3~1_combout\ <= NOT \p2|Mux3~1_combout\;
\p2|ALT_INV_Mux3~0_combout\ <= NOT \p2|Mux3~0_combout\;
\p2|ALT_INV_xOut1\(4) <= NOT \p2|xOut1\(4);
\p2|ALT_INV_xOut2\(4) <= NOT \p2|xOut2\(4);
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~10_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~9_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~8_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~7_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\;
\p2|ALT_INV_Mux4~1_combout\ <= NOT \p2|Mux4~1_combout\;
\p2|ALT_INV_Mux4~0_combout\ <= NOT \p2|Mux4~0_combout\;
\p2|ALT_INV_xOut1\(3) <= NOT \p2|xOut1\(3);
\p2|ALT_INV_xOut2\(3) <= NOT \p2|xOut2\(3);
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~5_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\;
\p2|ALT_INV_Mux5~1_combout\ <= NOT \p2|Mux5~1_combout\;
\p2|ALT_INV_Mux5~0_combout\ <= NOT \p2|Mux5~0_combout\;
\p2|ALT_INV_xOut1\(2) <= NOT \p2|xOut1\(2);
\p2|ALT_INV_xOut2\(2) <= NOT \p2|xOut2\(2);
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~2_combout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\;
\p2|ALT_INV_Mux6~1_combout\ <= NOT \p2|Mux6~1_combout\;
\p2|ALT_INV_Mux6~0_combout\ <= NOT \p2|Mux6~0_combout\;
\p2|ALT_INV_xOut1\(1) <= NOT \p2|xOut1\(1);
\p2|ALT_INV_xOut2\(1) <= NOT \p2|xOut2\(1);
\p2|ALT_INV_Mux7~1_combout\ <= NOT \p2|Mux7~1_combout\;
\p2|ALT_INV_Mux7~0_combout\ <= NOT \p2|Mux7~0_combout\;
\p2|ALT_INV_xOut1\(0) <= NOT \p2|xOut1\(0);
\p2|ALT_INV_xOut2\(0) <= NOT \p2|xOut2\(0);
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~0_combout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0_combout\;
\p2|ALT_INV_Selector31~0_combout\ <= NOT \p2|Selector31~0_combout\;
\clear1|ALT_INV_Equal1~0_combout\ <= NOT \clear1|Equal1~0_combout\;
\clear1|ALT_INV_Equal0~1_combout\ <= NOT \clear1|Equal0~1_combout\;
\clear1|ALT_INV_always0~1_combout\ <= NOT \clear1|always0~1_combout\;
\clear1|ALT_INV_Equal0~0_combout\ <= NOT \clear1|Equal0~0_combout\;
\p2|ALT_INV_Mux2~3_combout\ <= NOT \p2|Mux2~3_combout\;
\p2|ALT_INV_Mux2~2_combout\ <= NOT \p2|Mux2~2_combout\;
\p2|ALT_INV_xOut1\(5) <= NOT \p2|xOut1\(5);
\p2|ALT_INV_xOut2\(5) <= NOT \p2|xOut2\(5);
\p2|ALT_INV_Mux1~1_combout\ <= NOT \p2|Mux1~1_combout\;
\p2|ALT_INV_Mux1~0_combout\ <= NOT \p2|Mux1~0_combout\;
\p2|ALT_INV_xOut[2]~3_combout\ <= NOT \p2|xOut[2]~3_combout\;
\p2|ALT_INV_xOut1\(6) <= NOT \p2|xOut1\(6);
\p2|ALT_INV_xOut2\(6) <= NOT \p2|xOut2\(6);
\p2|ALT_INV_Mux0~1_combout\ <= NOT \p2|Mux0~1_combout\;
\p2|ALT_INV_Mux0~0_combout\ <= NOT \p2|Mux0~0_combout\;
\p2|ALT_INV_Mux2~1_combout\ <= NOT \p2|Mux2~1_combout\;
\p2|ALT_INV_xOut[2]~2_combout\ <= NOT \p2|xOut[2]~2_combout\;
\p2|ALT_INV_colAddress[5]~5_combout\ <= NOT \p2|colAddress[5]~5_combout\;
\p2|ALT_INV_xOut[2]~1_combout\ <= NOT \p2|xOut[2]~1_combout\;
\p2|ALT_INV_xOut2\(7) <= NOT \p2|xOut2\(7);
\p2|ALT_INV_xOut[2]~0_combout\ <= NOT \p2|xOut[2]~0_combout\;
\p2|ALT_INV_xOut1\(7) <= NOT \p2|xOut1\(7);
\p2|ALT_INV_Mux11~1_combout\ <= NOT \p2|Mux11~1_combout\;
\p2|ALT_INV_Mux11~0_combout\ <= NOT \p2|Mux11~0_combout\;
\p2|ALT_INV_yOut1\(3) <= NOT \p2|yOut1\(3);
\p2|ALT_INV_yOut2\(3) <= NOT \p2|yOut2\(3);
\p2|ALT_INV_Mux10~1_combout\ <= NOT \p2|Mux10~1_combout\;
\p2|ALT_INV_Mux10~0_combout\ <= NOT \p2|Mux10~0_combout\;
\p2|ALT_INV_yOut2\(4) <= NOT \p2|yOut2\(4);
\p2|ALT_INV_yOut1\(4) <= NOT \p2|yOut1\(4);
\p2|ALT_INV_Mux9~1_combout\ <= NOT \p2|Mux9~1_combout\;
\p2|ALT_INV_Mux9~0_combout\ <= NOT \p2|Mux9~0_combout\;
\p2|ALT_INV_yOut2\(5) <= NOT \p2|yOut2\(5);
\p2|ALT_INV_yOut1\(5) <= NOT \p2|yOut1\(5);
\p2|ALT_INV_Mux8~1_combout\ <= NOT \p2|Mux8~1_combout\;
\p2|ALT_INV_Mux8~0_combout\ <= NOT \p2|Mux8~0_combout\;
\p2|ALT_INV_yOut[6]~4_combout\ <= NOT \p2|yOut[6]~4_combout\;
\p2|ALT_INV_yOut[6]~3_combout\ <= NOT \p2|yOut[6]~3_combout\;
\p2|ALT_INV_yOut2\(6) <= NOT \p2|yOut2\(6);
\p2|ALT_INV_yOut1\(6) <= NOT \p2|yOut1\(6);
\p2|ALT_INV_yOut[6]~2_combout\ <= NOT \p2|yOut[6]~2_combout\;
\p2|ALT_INV_yOut[6]~1_combout\ <= NOT \p2|yOut[6]~1_combout\;
\draw1|ALT_INV_LessThan0~0_combout\ <= NOT \draw1|LessThan0~0_combout\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_LessThan5~0_combout\ <= NOT \VGA|controller|LessThan5~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\p2|ALT_INV_Selector35~0_combout\ <= NOT \p2|Selector35~0_combout\;
\p2|ALT_INV_Selector36~0_combout\ <= NOT \p2|Selector36~0_combout\;
\d2|ALT_INV_LessThan0~combout\ <= NOT \d2|LessThan0~combout\;
\d2|ALT_INV_count\(1) <= NOT \d2|count\(1);
\d2|ALT_INV_count\(0) <= NOT \d2|count\(0);
\d2|ALT_INV_count\(2) <= NOT \d2|count\(2);
\d2|ALT_INV_count\(3) <= NOT \d2|count\(3);
\ps2|PS2|ALT_INV_last_ps2_clk~q\ <= NOT \ps2|PS2|last_ps2_clk~q\;
\ps2|PS2|ALT_INV_ps2_clk_reg~q\ <= NOT \ps2|PS2|ps2_clk_reg~q\;
\p2|ALT_INV_Mux16~0_combout\ <= NOT \p2|Mux16~0_combout\;
\p2|ALT_INV_Mux17~0_combout\ <= NOT \p2|Mux17~0_combout\;
\p2|ALT_INV_Mux18~1_combout\ <= NOT \p2|Mux18~1_combout\;
\p2|ALT_INV_Mux18~0_combout\ <= NOT \p2|Mux18~0_combout\;
\p2|ALT_INV_Mux19~1_combout\ <= NOT \p2|Mux19~1_combout\;
\p2|ALT_INV_Mux19~0_combout\ <= NOT \p2|Mux19~0_combout\;
\p2|ALT_INV_Mux20~1_combout\ <= NOT \p2|Mux20~1_combout\;
\p2|ALT_INV_Mux20~0_combout\ <= NOT \p2|Mux20~0_combout\;
\p2|ALT_INV_Mux21~1_combout\ <= NOT \p2|Mux21~1_combout\;
\p2|ALT_INV_Mux21~0_combout\ <= NOT \p2|Mux21~0_combout\;
\p2|ALT_INV_Mux22~1_combout\ <= NOT \p2|Mux22~1_combout\;
\p2|ALT_INV_Mux22~0_combout\ <= NOT \p2|Mux22~0_combout\;
\p2|ALT_INV_Mux23~0_combout\ <= NOT \p2|Mux23~0_combout\;
\p2|ALT_INV_Mux24~0_combout\ <= NOT \p2|Mux24~0_combout\;
\p2|ALT_INV_Mux25~1_combout\ <= NOT \p2|Mux25~1_combout\;
\p2|ALT_INV_Mux25~0_combout\ <= NOT \p2|Mux25~0_combout\;
\p2|ALT_INV_Mux26~1_combout\ <= NOT \p2|Mux26~1_combout\;
\p2|ALT_INV_Mux26~0_combout\ <= NOT \p2|Mux26~0_combout\;
\p2|ALT_INV_Mux27~0_combout\ <= NOT \p2|Mux27~0_combout\;
\p2|ALT_INV_Mux28~1_combout\ <= NOT \p2|Mux28~1_combout\;
\p2|ALT_INV_Mux28~0_combout\ <= NOT \p2|Mux28~0_combout\;
\p2|ALT_INV_Mux15~1_combout\ <= NOT \p2|Mux15~1_combout\;
\p2|ALT_INV_colAddress[5]~3_combout\ <= NOT \p2|colAddress[5]~3_combout\;
\p2|ALT_INV_colAddress[5]~2_combout\ <= NOT \p2|colAddress[5]~2_combout\;
\p2|ALT_INV_colAddress[5]~1_combout\ <= NOT \p2|colAddress[5]~1_combout\;
\p1|ALT_INV_Equal0~2_combout\ <= NOT \p1|Equal0~2_combout\;
\p2|ALT_INV_Mux15~0_combout\ <= NOT \p2|Mux15~0_combout\;
\p1|ALT_INV_Selector5~1_combout\ <= NOT \p1|Selector5~1_combout\;
\p2|ALT_INV_colAddress[5]~0_combout\ <= NOT \p2|colAddress[5]~0_combout\;
\clear1|ALT_INV_LessThan0~1_combout\ <= NOT \clear1|LessThan0~1_combout\;
\clear1|ALT_INV_always0~0_combout\ <= NOT \clear1|always0~0_combout\;
\clear1|ALT_INV_LessThan0~0_combout\ <= NOT \clear1|LessThan0~0_combout\;
\p2|ALT_INV_colourOut\(0) <= NOT \p2|colourOut\(0);
\draw1|ALT_INV_colourOut\(0) <= NOT \draw1|colourOut\(0);
\clear1|ALT_INV_colourOut\(0) <= NOT \clear1|colourOut\(0);
\draw1|ALT_INV_colourOut\(1) <= NOT \draw1|colourOut\(1);
\clear1|ALT_INV_colourOut\(1) <= NOT \clear1|colourOut\(1);
\VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|address_reg_b\(1);
\p2|ALT_INV_xOut\(4) <= NOT \p2|xOut\(4);
\draw1|ALT_INV_xOut\(4) <= NOT \draw1|xOut\(4);
\clear1|ALT_INV_xOut\(4) <= NOT \clear1|xOut\(4);
\p2|ALT_INV_xOut\(3) <= NOT \p2|xOut\(3);
\draw1|ALT_INV_xOut\(3) <= NOT \draw1|xOut\(3);
\clear1|ALT_INV_xOut\(3) <= NOT \clear1|xOut\(3);
\p2|ALT_INV_xOut\(2) <= NOT \p2|xOut\(2);
\draw1|ALT_INV_xOut\(2) <= NOT \draw1|xOut\(2);
\clear1|ALT_INV_xOut\(2) <= NOT \clear1|xOut\(2);
\p2|ALT_INV_xOut\(1) <= NOT \p2|xOut\(1);
\draw1|ALT_INV_xOut\(1) <= NOT \draw1|xOut\(1);
\clear1|ALT_INV_xOut\(1) <= NOT \clear1|xOut\(1);
\p2|ALT_INV_xOut\(0) <= NOT \p2|xOut\(0);
\draw1|ALT_INV_xOut\(0) <= NOT \draw1|xOut\(0);
\clear1|ALT_INV_xOut\(0) <= NOT \clear1|xOut\(0);
\p2|ALT_INV_colourOut\(2) <= NOT \p2|colourOut\(2);
\draw1|ALT_INV_colourOut\(2) <= NOT \draw1|colourOut\(2);
\clear1|ALT_INV_colourOut\(2) <= NOT \clear1|colourOut\(2);
\VGA|ALT_INV_writeEn~4_combout\ <= NOT \VGA|writeEn~4_combout\;
\VGA|ALT_INV_writeEn~3_combout\ <= NOT \VGA|writeEn~3_combout\;
\clear1|ALT_INV_xOut\(5) <= NOT \clear1|xOut\(5);
\clear1|ALT_INV_xOut\(6) <= NOT \clear1|xOut\(6);
\clear1|ALT_INV_xOut\(7) <= NOT \clear1|xOut\(7);
\VGA|ALT_INV_writeEn~2_combout\ <= NOT \VGA|writeEn~2_combout\;
\clear1|ALT_INV_yOut\(3) <= NOT \clear1|yOut\(3);
\clear1|ALT_INV_yOut\(4) <= NOT \clear1|yOut\(4);
\clear1|ALT_INV_yOut\(5) <= NOT \clear1|yOut\(5);
\clear1|ALT_INV_yOut\(6) <= NOT \clear1|yOut\(6);
\VGA|ALT_INV_writeEn~1_combout\ <= NOT \VGA|writeEn~1_combout\;
\p2|ALT_INV_writeEn1~q\ <= NOT \p2|writeEn1~q\;
\p2|ALT_INV_xOut\(5) <= NOT \p2|xOut\(5);
\p2|ALT_INV_xOut\(6) <= NOT \p2|xOut\(6);
\p2|ALT_INV_xOut\(7) <= NOT \p2|xOut\(7);
\VGA|ALT_INV_writeEn~0_combout\ <= NOT \VGA|writeEn~0_combout\;
\p2|ALT_INV_yOut\(3) <= NOT \p2|yOut\(3);
\draw1|ALT_INV_yOut\(3) <= NOT \draw1|yOut\(3);
\p2|ALT_INV_yOut\(4) <= NOT \p2|yOut\(4);
\draw1|ALT_INV_yOut\(4) <= NOT \draw1|yOut\(4);
\ALT_INV_yFinal[5]~1_combout\ <= NOT \yFinal[5]~1_combout\;
\p2|ALT_INV_yOut\(5) <= NOT \p2|yOut\(5);
\draw1|ALT_INV_yOut\(5) <= NOT \draw1|yOut\(5);
\ALT_INV_yFinal[6]~0_combout\ <= NOT \yFinal[6]~0_combout\;
\p2|ALT_INV_yOut\(6) <= NOT \p2|yOut\(6);
\draw1|ALT_INV_yOut\(6) <= NOT \draw1|yOut\(6);
\p2|ALT_INV_printWinner~q\ <= NOT \p2|printWinner~q\;
\VGA|controller|ALT_INV_VGA_BLANK1~q\ <= NOT \VGA|controller|VGA_BLANK1~q\;
\score12|ALT_INV_p1score[0]~0_combout\ <= NOT \score12|p1score[0]~0_combout\;
\p1|ALT_INV_present~11_combout\ <= NOT \p1|present~11_combout\;
\p1|ALT_INV_Equal9~0_combout\ <= NOT \p1|Equal9~0_combout\;
\p2|ALT_INV_winner1~q\ <= NOT \p2|winner1~q\;
\p2|ALT_INV_winner2~q\ <= NOT \p2|winner2~q\;
\p1|ALT_INV_present~10_combout\ <= NOT \p1|present~10_combout\;
\p1|ALT_INV_Equal0~0_combout\ <= NOT \p1|Equal0~0_combout\;
\p2|ALT_INV_colAddress\(12) <= NOT \p2|colAddress\(12);
\p2|ALT_INV_colAddress\(11) <= NOT \p2|colAddress\(11);
\p2|ALT_INV_colAddress\(10) <= NOT \p2|colAddress\(10);
\p2|ALT_INV_colAddress\(9) <= NOT \p2|colAddress\(9);
\p2|ALT_INV_colAddress\(8) <= NOT \p2|colAddress\(8);
\p2|ALT_INV_colAddress\(7) <= NOT \p2|colAddress\(7);
\p2|ALT_INV_colAddress\(6) <= NOT \p2|colAddress\(6);
\p2|ALT_INV_colAddress\(5) <= NOT \p2|colAddress\(5);
\p2|ALT_INV_colAddress\(4) <= NOT \p2|colAddress\(4);
\p2|ALT_INV_colAddress\(3) <= NOT \p2|colAddress\(3);
\p2|ALT_INV_colAddress\(2) <= NOT \p2|colAddress\(2);
\p2|ALT_INV_colAddress\(1) <= NOT \p2|colAddress\(1);
\p2|ALT_INV_colAddress\(0) <= NOT \p2|colAddress\(0);
\col2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \col2|altsyncram_component|auto_generated|address_reg_a\(0);
\ALT_INV_colAddressFinal[13]~0_combout\ <= NOT \colAddressFinal[13]~0_combout\;
\p2|ALT_INV_colAddress\(13) <= NOT \p2|colAddress\(13);
\ALT_INV_colWriteFinal~0_combout\ <= NOT \colWriteFinal~0_combout\;
\p2|ALT_INV_clearObjects~q\ <= NOT \p2|clearObjects~q\;
\p2|ALT_INV_colWrite~q\ <= NOT \p2|colWrite~q\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\h0|ALT_INV_WideOr6~0_combout\ <= NOT \h0|WideOr6~0_combout\;
\score12|ALT_INV_p2score\(3) <= NOT \score12|p2score\(3);
\score12|ALT_INV_p2score\(2) <= NOT \score12|p2score\(2);
\score12|ALT_INV_p2score\(1) <= NOT \score12|p2score\(1);
\score12|ALT_INV_p2score\(0) <= NOT \score12|p2score\(0);
\h1|ALT_INV_WideOr6~0_combout\ <= NOT \h1|WideOr6~0_combout\;
\score12|ALT_INV_p2score\(7) <= NOT \score12|p2score\(7);
\score12|ALT_INV_p2score\(6) <= NOT \score12|p2score\(6);
\score12|ALT_INV_p2score\(5) <= NOT \score12|p2score\(5);
\score12|ALT_INV_p2score\(4) <= NOT \score12|p2score\(4);
\h4|ALT_INV_WideOr6~0_combout\ <= NOT \h4|WideOr6~0_combout\;
\h5|ALT_INV_WideOr6~0_combout\ <= NOT \h5|WideOr6~0_combout\;
\p1|ALT_INV_present[4]~9_combout\ <= NOT \p1|present[4]~9_combout\;
\p1|ALT_INV_WideOr0~combout\ <= NOT \p1|WideOr0~combout\;
\p1|ALT_INV_WideOr0~0_combout\ <= NOT \p1|WideOr0~0_combout\;
\p1|ALT_INV_next.winCheck2~q\ <= NOT \p1|next.winCheck2~q\;
\p1|ALT_INV_present[3]~8_combout\ <= NOT \p1|present[3]~8_combout\;
\p1|ALT_INV_WideOr1~combout\ <= NOT \p1|WideOr1~combout\;
\p1|ALT_INV_WideOr1~0_combout\ <= NOT \p1|WideOr1~0_combout\;
\p1|ALT_INV_next.startGame2~q\ <= NOT \p1|next.startGame2~q\;
\p1|ALT_INV_next.check1~q\ <= NOT \p1|next.check1~q\;
\p1|ALT_INV_present[2]~7_combout\ <= NOT \p1|present[2]~7_combout\;
\p1|ALT_INV_WideOr2~combout\ <= NOT \p1|WideOr2~combout\;
\p1|ALT_INV_next.left2~q\ <= NOT \p1|next.left2~q\;
\p1|ALT_INV_present[2]~6_combout\ <= NOT \p1|present[2]~6_combout\;
\p1|ALT_INV_present[1]~5_combout\ <= NOT \p1|present[1]~5_combout\;
\p1|ALT_INV_WideOr3~combout\ <= NOT \p1|WideOr3~combout\;
\p1|ALT_INV_WideOr3~0_combout\ <= NOT \p1|WideOr3~0_combout\;
\p1|ALT_INV_next.winnerFound~q\ <= NOT \p1|next.winnerFound~q\;
\p1|ALT_INV_next.up1~q\ <= NOT \p1|next.up1~q\;
\p1|ALT_INV_next.updateRam2~q\ <= NOT \p1|next.updateRam2~q\;
\p1|ALT_INV_next.down2~q\ <= NOT \p1|next.down2~q\;
\p1|ALT_INV_present[1]~4_combout\ <= NOT \p1|present[1]~4_combout\;
\p1|ALT_INV_present~3_combout\ <= NOT \p1|present~3_combout\;
\p1|ALT_INV_WideOr4~combout\ <= NOT \p1|WideOr4~combout\;
\p1|ALT_INV_WideOr2~0_combout\ <= NOT \p1|WideOr2~0_combout\;
\p1|ALT_INV_next.winCheck1~q\ <= NOT \p1|next.winCheck1~q\;
\p1|ALT_INV_next.startGame1~q\ <= NOT \p1|next.startGame1~q\;
\p1|ALT_INV_next.right1~q\ <= NOT \p1|next.right1~q\;
\p1|ALT_INV_next.updateRam1~q\ <= NOT \p1|next.updateRam1~q\;
\p1|ALT_INV_next.down1~q\ <= NOT \p1|next.down1~q\;
\p1|ALT_INV_next.check2~q\ <= NOT \p1|next.check2~q\;
\p1|ALT_INV_next.left1~q\ <= NOT \p1|next.left1~q\;
\p1|ALT_INV_next.up2~q\ <= NOT \p1|next.up2~q\;
\p1|ALT_INV_present~2_combout\ <= NOT \p1|present~2_combout\;
\p1|ALT_INV_always0~7_combout\ <= NOT \p1|always0~7_combout\;
\p1|ALT_INV_always0~6_combout\ <= NOT \p1|always0~6_combout\;
\p1|ALT_INV_always0~5_combout\ <= NOT \p1|always0~5_combout\;
\p1|ALT_INV_player1.down1~q\ <= NOT \p1|player1.down1~q\;
\p1|ALT_INV_player1.up1~q\ <= NOT \p1|player1.up1~q\;
\p2|ALT_INV_Mux2~0_combout\ <= NOT \p2|Mux2~0_combout\;
\p1|ALT_INV_always0~4_combout\ <= NOT \p1|always0~4_combout\;
\p1|ALT_INV_player2.right2~q\ <= NOT \p1|player2.right2~q\;
\p1|ALT_INV_player2.left2~q\ <= NOT \p1|player2.left2~q\;
\p1|ALT_INV_always0~3_combout\ <= NOT \p1|always0~3_combout\;
\p1|ALT_INV_always0~2_combout\ <= NOT \p1|always0~2_combout\;
\p1|ALT_INV_player2.down2~q\ <= NOT \p1|player2.down2~q\;
\p1|ALT_INV_player2.up2~q\ <= NOT \p1|player2.up2~q\;
\c1|ALT_INV_WideOr2~3_combout\ <= NOT \c1|WideOr2~3_combout\;
\p1|ALT_INV_always0~1_combout\ <= NOT \p1|always0~1_combout\;
\c1|ALT_INV_WideOr0~1_combout\ <= NOT \c1|WideOr0~1_combout\;
\c1|ALT_INV_WideOr0~0_combout\ <= NOT \c1|WideOr0~0_combout\;
\p1|ALT_INV_always0~0_combout\ <= NOT \p1|always0~0_combout\;
\c1|ALT_INV_WideOr2~2_combout\ <= NOT \c1|WideOr2~2_combout\;
\c1|ALT_INV_WideOr2~1_combout\ <= NOT \c1|WideOr2~1_combout\;
\c1|ALT_INV_WideOr2~0_combout\ <= NOT \c1|WideOr2~0_combout\;
\p1|ALT_INV_player1.right1~q\ <= NOT \p1|player1.right1~q\;
\p1|ALT_INV_player1.left1~q\ <= NOT \p1|player1.left1~q\;
\c1|ALT_INV_Decoder0~1_combout\ <= NOT \c1|Decoder0~1_combout\;
\c1|ALT_INV_Decoder0~0_combout\ <= NOT \c1|Decoder0~0_combout\;
\c1|ALT_INV_move[0]~2_combout\ <= NOT \c1|move[0]~2_combout\;
\c1|ALT_INV_move[0]~1_combout\ <= NOT \c1|move[0]~1_combout\;
\c1|ALT_INV_move[0]~0_combout\ <= NOT \c1|move[0]~0_combout\;
\c1|ALT_INV_WideOr1~2_combout\ <= NOT \c1|WideOr1~2_combout\;
\c1|ALT_INV_WideOr1~1_combout\ <= NOT \c1|WideOr1~1_combout\;
\c1|ALT_INV_WideOr1~0_combout\ <= NOT \c1|WideOr1~0_combout\;
\col1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \col1|altsyncram_component|auto_generated|address_reg_a\(0);
\p1|ALT_INV_present~12_combout\ <= NOT \p1|present~12_combout\;
\p2|ALT_INV_Mux28~9_combout\ <= NOT \p2|Mux28~9_combout\;
\p2|ALT_INV_Mux27~8_combout\ <= NOT \p2|Mux27~8_combout\;
\p2|ALT_INV_Mux24~8_combout\ <= NOT \p2|Mux24~8_combout\;
\p2|ALT_INV_Mux23~8_combout\ <= NOT \p2|Mux23~8_combout\;
\p2|ALT_INV_Mux17~8_combout\ <= NOT \p2|Mux17~8_combout\;
\p2|ALT_INV_Mux16~8_combout\ <= NOT \p2|Mux16~8_combout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\d4|ALT_INV_count\(0) <= NOT \d4|count\(0);
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\d1|ALT_INV_count\(0) <= NOT \d1|count\(0);
\clear1|ALT_INV_Add0~57_sumout\ <= NOT \clear1|Add0~57_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~25_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\p2|ALT_INV_Mult5~339\ <= NOT \p2|Mult5~339\;
\p2|ALT_INV_Mult5~338\ <= NOT \p2|Mult5~338\;
\p2|ALT_INV_Mult5~337\ <= NOT \p2|Mult5~337\;
\p2|ALT_INV_Mult5~336\ <= NOT \p2|Mult5~336\;
\p2|ALT_INV_Mult5~335\ <= NOT \p2|Mult5~335\;
\p2|ALT_INV_Mult5~334\ <= NOT \p2|Mult5~334\;
\p2|ALT_INV_Mult5~333\ <= NOT \p2|Mult5~333\;
\p2|ALT_INV_Mult5~332\ <= NOT \p2|Mult5~332\;
\p2|ALT_INV_Mult5~331\ <= NOT \p2|Mult5~331\;
\p2|ALT_INV_Mult5~330\ <= NOT \p2|Mult5~330\;
\p2|ALT_INV_Mult5~329\ <= NOT \p2|Mult5~329\;
\p2|ALT_INV_Mult5~328\ <= NOT \p2|Mult5~328\;
\p2|ALT_INV_Mult5~327\ <= NOT \p2|Mult5~327\;
\p2|ALT_INV_Mult5~mac_resulta\ <= NOT \p2|Mult5~mac_resulta\;
\p2|ALT_INV_Mult4~339\ <= NOT \p2|Mult4~339\;
\p2|ALT_INV_Mult4~338\ <= NOT \p2|Mult4~338\;
\p2|ALT_INV_Mult4~337\ <= NOT \p2|Mult4~337\;
\p2|ALT_INV_Mult4~336\ <= NOT \p2|Mult4~336\;
\p2|ALT_INV_Mult4~335\ <= NOT \p2|Mult4~335\;
\p2|ALT_INV_Mult4~334\ <= NOT \p2|Mult4~334\;
\p2|ALT_INV_Mult4~333\ <= NOT \p2|Mult4~333\;
\p2|ALT_INV_Mult4~332\ <= NOT \p2|Mult4~332\;
\p2|ALT_INV_Mult4~331\ <= NOT \p2|Mult4~331\;
\p2|ALT_INV_Mult4~330\ <= NOT \p2|Mult4~330\;
\p2|ALT_INV_Mult4~329\ <= NOT \p2|Mult4~329\;
\p2|ALT_INV_Mult4~328\ <= NOT \p2|Mult4~328\;
\p2|ALT_INV_Mult4~327\ <= NOT \p2|Mult4~327\;
\p2|ALT_INV_Mult4~mac_resulta\ <= NOT \p2|Mult4~mac_resulta\;
\p2|ALT_INV_Mult1~339\ <= NOT \p2|Mult1~339\;
\p2|ALT_INV_Mult1~338\ <= NOT \p2|Mult1~338\;
\p2|ALT_INV_Mult1~337\ <= NOT \p2|Mult1~337\;
\p2|ALT_INV_Mult1~336\ <= NOT \p2|Mult1~336\;
\p2|ALT_INV_Mult1~335\ <= NOT \p2|Mult1~335\;
\p2|ALT_INV_Mult1~334\ <= NOT \p2|Mult1~334\;
\p2|ALT_INV_Mult1~333\ <= NOT \p2|Mult1~333\;
\p2|ALT_INV_Mult1~332\ <= NOT \p2|Mult1~332\;
\p2|ALT_INV_Mult1~331\ <= NOT \p2|Mult1~331\;
\p2|ALT_INV_Mult1~330\ <= NOT \p2|Mult1~330\;
\p2|ALT_INV_Mult1~329\ <= NOT \p2|Mult1~329\;
\p2|ALT_INV_Mult1~328\ <= NOT \p2|Mult1~328\;
\p2|ALT_INV_Mult1~327\ <= NOT \p2|Mult1~327\;
\p2|ALT_INV_Mult1~mac_resulta\ <= NOT \p2|Mult1~mac_resulta\;
\p2|ALT_INV_Mult2~339\ <= NOT \p2|Mult2~339\;
\p2|ALT_INV_Mult2~338\ <= NOT \p2|Mult2~338\;
\p2|ALT_INV_Mult2~337\ <= NOT \p2|Mult2~337\;
\p2|ALT_INV_Mult2~336\ <= NOT \p2|Mult2~336\;
\p2|ALT_INV_Mult2~335\ <= NOT \p2|Mult2~335\;
\p2|ALT_INV_Mult2~334\ <= NOT \p2|Mult2~334\;
\p2|ALT_INV_Mult2~333\ <= NOT \p2|Mult2~333\;
\p2|ALT_INV_Mult2~332\ <= NOT \p2|Mult2~332\;
\p2|ALT_INV_Mult2~331\ <= NOT \p2|Mult2~331\;
\p2|ALT_INV_Mult2~330\ <= NOT \p2|Mult2~330\;
\p2|ALT_INV_Mult2~329\ <= NOT \p2|Mult2~329\;
\p2|ALT_INV_Mult2~328\ <= NOT \p2|Mult2~328\;
\p2|ALT_INV_Mult2~327\ <= NOT \p2|Mult2~327\;
\p2|ALT_INV_Mult2~mac_resulta\ <= NOT \p2|Mult2~mac_resulta\;
\p2|ALT_INV_Mult3~339\ <= NOT \p2|Mult3~339\;
\p2|ALT_INV_Mult3~338\ <= NOT \p2|Mult3~338\;
\p2|ALT_INV_Mult3~337\ <= NOT \p2|Mult3~337\;
\p2|ALT_INV_Mult3~336\ <= NOT \p2|Mult3~336\;
\p2|ALT_INV_Mult3~335\ <= NOT \p2|Mult3~335\;
\p2|ALT_INV_Mult3~334\ <= NOT \p2|Mult3~334\;
\p2|ALT_INV_Mult3~333\ <= NOT \p2|Mult3~333\;
\p2|ALT_INV_Mult3~332\ <= NOT \p2|Mult3~332\;
\p2|ALT_INV_Mult3~331\ <= NOT \p2|Mult3~331\;
\p2|ALT_INV_Mult3~330\ <= NOT \p2|Mult3~330\;
\p2|ALT_INV_Mult3~329\ <= NOT \p2|Mult3~329\;
\p2|ALT_INV_Mult3~328\ <= NOT \p2|Mult3~328\;
\p2|ALT_INV_Mult3~327\ <= NOT \p2|Mult3~327\;
\p2|ALT_INV_Mult3~mac_resulta\ <= NOT \p2|Mult3~mac_resulta\;
\p2|ALT_INV_Mult10~339\ <= NOT \p2|Mult10~339\;
\p2|ALT_INV_Mult10~338\ <= NOT \p2|Mult10~338\;
\p2|ALT_INV_Mult10~337\ <= NOT \p2|Mult10~337\;
\p2|ALT_INV_Mult10~336\ <= NOT \p2|Mult10~336\;
\p2|ALT_INV_Mult10~335\ <= NOT \p2|Mult10~335\;
\p2|ALT_INV_Mult10~334\ <= NOT \p2|Mult10~334\;
\p2|ALT_INV_Mult10~333\ <= NOT \p2|Mult10~333\;
\p2|ALT_INV_Mult10~332\ <= NOT \p2|Mult10~332\;
\p2|ALT_INV_Mult10~331\ <= NOT \p2|Mult10~331\;
\p2|ALT_INV_Mult10~330\ <= NOT \p2|Mult10~330\;
\p2|ALT_INV_Mult10~329\ <= NOT \p2|Mult10~329\;
\p2|ALT_INV_Mult10~328\ <= NOT \p2|Mult10~328\;
\p2|ALT_INV_Mult10~327\ <= NOT \p2|Mult10~327\;
\p2|ALT_INV_Mult10~mac_resulta\ <= NOT \p2|Mult10~mac_resulta\;
\p2|ALT_INV_Mult11~339\ <= NOT \p2|Mult11~339\;
\p2|ALT_INV_Mult11~338\ <= NOT \p2|Mult11~338\;
\p2|ALT_INV_Mult11~337\ <= NOT \p2|Mult11~337\;
\p2|ALT_INV_Mult11~336\ <= NOT \p2|Mult11~336\;
\p2|ALT_INV_Mult11~335\ <= NOT \p2|Mult11~335\;
\p2|ALT_INV_Mult11~334\ <= NOT \p2|Mult11~334\;
\p2|ALT_INV_Mult11~333\ <= NOT \p2|Mult11~333\;
\p2|ALT_INV_Mult11~332\ <= NOT \p2|Mult11~332\;
\p2|ALT_INV_Mult11~331\ <= NOT \p2|Mult11~331\;
\p2|ALT_INV_Mult11~330\ <= NOT \p2|Mult11~330\;
\p2|ALT_INV_Mult11~329\ <= NOT \p2|Mult11~329\;
\p2|ALT_INV_Mult11~328\ <= NOT \p2|Mult11~328\;
\p2|ALT_INV_Mult11~327\ <= NOT \p2|Mult11~327\;
\p2|ALT_INV_Mult11~mac_resulta\ <= NOT \p2|Mult11~mac_resulta\;
\p2|ALT_INV_Mult9~339\ <= NOT \p2|Mult9~339\;
\p2|ALT_INV_Mult9~338\ <= NOT \p2|Mult9~338\;
\p2|ALT_INV_Mult9~337\ <= NOT \p2|Mult9~337\;
\p2|ALT_INV_Mult9~336\ <= NOT \p2|Mult9~336\;
\p2|ALT_INV_Mult9~335\ <= NOT \p2|Mult9~335\;
\p2|ALT_INV_Mult9~334\ <= NOT \p2|Mult9~334\;
\p2|ALT_INV_Mult9~333\ <= NOT \p2|Mult9~333\;
\p2|ALT_INV_Mult9~332\ <= NOT \p2|Mult9~332\;
\p2|ALT_INV_Mult9~331\ <= NOT \p2|Mult9~331\;
\p2|ALT_INV_Mult9~330\ <= NOT \p2|Mult9~330\;
\p2|ALT_INV_Mult9~329\ <= NOT \p2|Mult9~329\;
\p2|ALT_INV_Mult9~328\ <= NOT \p2|Mult9~328\;
\p2|ALT_INV_Mult9~327\ <= NOT \p2|Mult9~327\;
\p2|ALT_INV_Mult9~mac_resulta\ <= NOT \p2|Mult9~mac_resulta\;
\p2|ALT_INV_Mult8~339\ <= NOT \p2|Mult8~339\;
\p2|ALT_INV_Mult8~338\ <= NOT \p2|Mult8~338\;
\p2|ALT_INV_Mult8~337\ <= NOT \p2|Mult8~337\;
\p2|ALT_INV_Mult8~336\ <= NOT \p2|Mult8~336\;
\p2|ALT_INV_Mult8~335\ <= NOT \p2|Mult8~335\;
\p2|ALT_INV_Mult8~334\ <= NOT \p2|Mult8~334\;
\p2|ALT_INV_Mult8~333\ <= NOT \p2|Mult8~333\;
\p2|ALT_INV_Mult8~332\ <= NOT \p2|Mult8~332\;
\p2|ALT_INV_Mult8~331\ <= NOT \p2|Mult8~331\;
\p2|ALT_INV_Mult8~330\ <= NOT \p2|Mult8~330\;
\p2|ALT_INV_Mult8~329\ <= NOT \p2|Mult8~329\;
\p2|ALT_INV_Mult8~328\ <= NOT \p2|Mult8~328\;
\p2|ALT_INV_Mult8~327\ <= NOT \p2|Mult8~327\;
\p2|ALT_INV_Mult8~mac_resulta\ <= NOT \p2|Mult8~mac_resulta\;
\clear1|ALT_INV_Add0~1_sumout\ <= NOT \clear1|Add0~1_sumout\;
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~5_sumout\ <= NOT \VGA|user_input_translator|Add0~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~1_sumout\ <= NOT \VGA|user_input_translator|Add0~1_sumout\;
\score12|ALT_INV_Add0~25_sumout\ <= NOT \score12|Add0~25_sumout\;
\score12|ALT_INV_Add0~21_sumout\ <= NOT \score12|Add0~21_sumout\;
\score12|ALT_INV_Add0~17_sumout\ <= NOT \score12|Add0~17_sumout\;
\score12|ALT_INV_Add0~13_sumout\ <= NOT \score12|Add0~13_sumout\;
\score12|ALT_INV_Add0~9_sumout\ <= NOT \score12|Add0~9_sumout\;
\score12|ALT_INV_Add0~5_sumout\ <= NOT \score12|Add0~5_sumout\;
\score12|ALT_INV_Add0~1_sumout\ <= NOT \score12|Add0~1_sumout\;
\ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\ <= NOT \ps2|PS2|PS2_Data_In|received_data_en~q\;
\clear1|ALT_INV_addressOut\(12) <= NOT \clear1|addressOut\(12);
\clear1|ALT_INV_addressOut\(11) <= NOT \clear1|addressOut\(11);
\clear1|ALT_INV_addressOut\(10) <= NOT \clear1|addressOut\(10);
\clear1|ALT_INV_addressOut\(9) <= NOT \clear1|addressOut\(9);
\clear1|ALT_INV_addressOut\(8) <= NOT \clear1|addressOut\(8);
\clear1|ALT_INV_addressOut\(7) <= NOT \clear1|addressOut\(7);
\clear1|ALT_INV_addressOut\(6) <= NOT \clear1|addressOut\(6);
\clear1|ALT_INV_addressOut\(5) <= NOT \clear1|addressOut\(5);
\clear1|ALT_INV_addressOut\(4) <= NOT \clear1|addressOut\(4);
\clear1|ALT_INV_addressOut\(3) <= NOT \clear1|addressOut\(3);
\clear1|ALT_INV_addressOut\(2) <= NOT \clear1|addressOut\(2);
\clear1|ALT_INV_addressOut\(1) <= NOT \clear1|addressOut\(1);
\clear1|ALT_INV_addressOut\(0) <= NOT \clear1|addressOut\(0);
\col2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \col2|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\col2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\clear1|ALT_INV_addressOut\(13) <= NOT \clear1|addressOut\(13);
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
\ps2|ALT_INV_last_data_received\(2) <= NOT \ps2|last_data_received\(2);
\ps2|ALT_INV_last_data_received\(6) <= NOT \ps2|last_data_received\(6);
\ps2|ALT_INV_last_data_received\(1) <= NOT \ps2|last_data_received\(1);
\ps2|ALT_INV_last_data_received\(5) <= NOT \ps2|last_data_received\(5);
\ps2|ALT_INV_last_data_received\(7) <= NOT \ps2|last_data_received\(7);
\ps2|ALT_INV_last_data_received\(3) <= NOT \ps2|last_data_received\(3);
\ps2|ALT_INV_last_data_received\(4) <= NOT \ps2|last_data_received\(4);
\ps2|ALT_INV_last_data_received\(0) <= NOT \ps2|last_data_received\(0);
\col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~9_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\d1|ALT_INV_Add0~29_sumout\ <= NOT \d1|Add0~29_sumout\;
\d4|ALT_INV_count\(20) <= NOT \d4|count\(20);
\d4|ALT_INV_count\(21) <= NOT \d4|count\(21);
\d4|ALT_INV_count\(23) <= NOT \d4|count\(23);
\d4|ALT_INV_count\(22) <= NOT \d4|count\(22);
\d4|ALT_INV_count\(17) <= NOT \d4|count\(17);
\d4|ALT_INV_count\(18) <= NOT \d4|count\(18);
\d4|ALT_INV_count\(19) <= NOT \d4|count\(19);
\d4|ALT_INV_count\(7) <= NOT \d4|count\(7);
\d4|ALT_INV_count\(8) <= NOT \d4|count\(8);
\d4|ALT_INV_count\(9) <= NOT \d4|count\(9);
\d4|ALT_INV_count\(10) <= NOT \d4|count\(10);
\d4|ALT_INV_count\(11) <= NOT \d4|count\(11);
\d4|ALT_INV_count\(2) <= NOT \d4|count\(2);
\d4|ALT_INV_count\(1) <= NOT \d4|count\(1);
\d4|ALT_INV_count\(3) <= NOT \d4|count\(3);
\d4|ALT_INV_count\(4) <= NOT \d4|count\(4);
\d4|ALT_INV_count\(5) <= NOT \d4|count\(5);
\d4|ALT_INV_count\(6) <= NOT \d4|count\(6);
\d4|ALT_INV_count\(12) <= NOT \d4|count\(12);
\d4|ALT_INV_count\(13) <= NOT \d4|count\(13);
\d4|ALT_INV_count\(14) <= NOT \d4|count\(14);
\d4|ALT_INV_count\(15) <= NOT \d4|count\(15);
\d4|ALT_INV_count\(16) <= NOT \d4|count\(16);
\d4|ALT_INV_count\(24) <= NOT \d4|count\(24);
\ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ <= NOT \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\;
\ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ <= NOT \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~29_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~37_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~37_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~37_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~37_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~37_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~29_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~37_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~25_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~37_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~37_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~37_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~37_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~37_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~21_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~17_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_8~29_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_9~29_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~37_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\;
\d1|ALT_INV_count\(20) <= NOT \d1|count\(20);
\d1|ALT_INV_count\(19) <= NOT \d1|count\(19);
\d1|ALT_INV_count\(21) <= NOT \d1|count\(21);
\d1|ALT_INV_count\(22) <= NOT \d1|count\(22);
\d1|ALT_INV_count\(16) <= NOT \d1|count\(16);
\d1|ALT_INV_count\(15) <= NOT \d1|count\(15);
\d1|ALT_INV_count\(17) <= NOT \d1|count\(17);
\d1|ALT_INV_count\(18) <= NOT \d1|count\(18);
\d1|ALT_INV_count\(13) <= NOT \d1|count\(13);
\d1|ALT_INV_count\(14) <= NOT \d1|count\(14);
\d1|ALT_INV_count\(11) <= NOT \d1|count\(11);
\d1|ALT_INV_count\(12) <= NOT \d1|count\(12);
\d1|ALT_INV_count\(7) <= NOT \d1|count\(7);
\d1|ALT_INV_count\(3) <= NOT \d1|count\(3);
\d1|ALT_INV_count\(6) <= NOT \d1|count\(6);
\d1|ALT_INV_count\(5) <= NOT \d1|count\(5);
\d1|ALT_INV_count\(4) <= NOT \d1|count\(4);
\d1|ALT_INV_count\(1) <= NOT \d1|count\(1);
\d1|ALT_INV_count\(2) <= NOT \d1|count\(2);
\d1|ALT_INV_count\(8) <= NOT \d1|count\(8);
\d1|ALT_INV_count\(9) <= NOT \d1|count\(9);
\d1|ALT_INV_count\(10) <= NOT \d1|count\(10);
\ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ <= NOT \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\;
\p2|ALT_INV_Add15~53_sumout\ <= NOT \p2|Add15~53_sumout\;
\p2|ALT_INV_Add15~49_sumout\ <= NOT \p2|Add15~49_sumout\;
\p2|ALT_INV_Add15~45_sumout\ <= NOT \p2|Add15~45_sumout\;
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(11) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(11);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(10) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(10);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(9) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(9);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(8) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(8);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(7) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(7);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(6) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(6);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(5) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(5);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(4) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(4);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(3) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(3);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(2) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(2);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(1) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(1);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(20) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(20);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(17) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(17);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(16) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(16);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(15) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(15);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(14) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(14);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(13) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(13);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(12) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(12);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(19) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(19);
\ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(18) <= NOT \ps2|PS2|PS2_Command_Out|waiting_counter\(18);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(7) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(7);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(8) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(8);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(9) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(9);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(10) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(10);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(11) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(11);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(1);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(2);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(3) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(3);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(4) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(4);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(5) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(5);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(6) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(6);
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(7) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(7);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(5) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(5);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(4) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(4);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(16) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(16);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(3) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(3);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(15);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(10) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(10);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(2) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(2);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(17) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(17);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(11) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(11);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(14) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(14);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(1) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(1);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(9) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(9);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(13) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(13);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(12) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(12);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(6) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(6);
\ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(8) <= NOT \ps2|PS2|PS2_Command_Out|transfer_counter\(8);
\p2|ALT_INV_Add3~25_sumout\ <= NOT \p2|Add3~25_sumout\;
\p2|ALT_INV_Add9~25_sumout\ <= NOT \p2|Add9~25_sumout\;
\p2|ALT_INV_Add21~25_sumout\ <= NOT \p2|Add21~25_sumout\;
\p2|ALT_INV_Add15~41_sumout\ <= NOT \p2|Add15~41_sumout\;
\p2|ALT_INV_Add3~21_sumout\ <= NOT \p2|Add3~21_sumout\;
\p2|ALT_INV_Add9~21_sumout\ <= NOT \p2|Add9~21_sumout\;
\p2|ALT_INV_Add21~21_sumout\ <= NOT \p2|Add21~21_sumout\;
\p2|ALT_INV_Add15~37_sumout\ <= NOT \p2|Add15~37_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\p2|ALT_INV_Add18~61_sumout\ <= NOT \p2|Add18~61_sumout\;
\p2|ALT_INV_Add18~57_sumout\ <= NOT \p2|Add18~57_sumout\;
\p2|ALT_INV_Add18~53_sumout\ <= NOT \p2|Add18~53_sumout\;
\p2|ALT_INV_Add18~49_sumout\ <= NOT \p2|Add18~49_sumout\;
\p2|ALT_INV_Add18~45_sumout\ <= NOT \p2|Add18~45_sumout\;
\draw1|ALT_INV_addressOut\(5) <= NOT \draw1|addressOut\(5);
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\;
\clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\p2|ALT_INV_Add18~41_sumout\ <= NOT \p2|Add18~41_sumout\;
\p2|ALT_INV_Add18~37_sumout\ <= NOT \p2|Add18~37_sumout\;
\p2|ALT_INV_Add18~33_sumout\ <= NOT \p2|Add18~33_sumout\;
\p2|ALT_INV_Add9~17_sumout\ <= NOT \p2|Add9~17_sumout\;
\p2|ALT_INV_Add3~17_sumout\ <= NOT \p2|Add3~17_sumout\;
\p2|ALT_INV_Add21~17_sumout\ <= NOT \p2|Add21~17_sumout\;
\p2|ALT_INV_Add15~33_sumout\ <= NOT \p2|Add15~33_sumout\;
\p2|ALT_INV_Add15~29_sumout\ <= NOT \p2|Add15~29_sumout\;
\p2|ALT_INV_Add15~25_sumout\ <= NOT \p2|Add15~25_sumout\;
\p2|ALT_INV_Add15~21_sumout\ <= NOT \p2|Add15~21_sumout\;
\p2|ALT_INV_Add15~17_sumout\ <= NOT \p2|Add15~17_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\;
\ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ <= NOT \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\;
\ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ <= NOT \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\;
\ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ <= NOT \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\;
\ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13) <= NOT \ps2|PS2|PS2_Command_Out|command_initiate_counter\(13);
\ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ <= NOT \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\;
\ps2|PS2|PS2_Command_Out|ALT_INV_ps2_command\(8) <= NOT \ps2|PS2|PS2_Command_Out|ps2_command\(8);
\player1win|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \player1win|altsyncram_component|auto_generated|q_a\(1);
\player1win|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \player1win|altsyncram_component|auto_generated|q_a\(2);
\player2win|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \player2win|altsyncram_component|auto_generated|q_a\(0);
\player2win|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \player2win|altsyncram_component|auto_generated|q_a\(1);
\player2win|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \player2win|altsyncram_component|auto_generated|q_a\(2);
\player1win|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \player1win|altsyncram_component|auto_generated|q_a\(0);
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~17_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~25_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \clear1|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~21_sumout\ <= NOT \VGA|user_input_translator|Add1~21_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~17_sumout\ <= NOT \VGA|user_input_translator|Add1~17_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~13_sumout\ <= NOT \VGA|user_input_translator|Add1~13_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~9_sumout\ <= NOT \VGA|user_input_translator|Add1~9_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|user_input_translator|Add1~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|user_input_translator|Add1~1_sumout\;
\p2|ALT_INV_Add6~29_sumout\ <= NOT \p2|Add6~29_sumout\;
\p2|ALT_INV_Add0~29_sumout\ <= NOT \p2|Add0~29_sumout\;
\p2|ALT_INV_Add12~29_sumout\ <= NOT \p2|Add12~29_sumout\;
\p2|ALT_INV_Add18~29_sumout\ <= NOT \p2|Add18~29_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\draw1|ALT_INV_addressOut\(4) <= NOT \draw1|addressOut\(4);
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\;
\p2|ALT_INV_Add0~25_sumout\ <= NOT \p2|Add0~25_sumout\;
\p2|ALT_INV_Add6~25_sumout\ <= NOT \p2|Add6~25_sumout\;
\p2|ALT_INV_Add12~25_sumout\ <= NOT \p2|Add12~25_sumout\;
\p2|ALT_INV_Add18~25_sumout\ <= NOT \p2|Add18~25_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\draw1|ALT_INV_addressOut\(3) <= NOT \draw1|addressOut\(3);
\p2|ALT_INV_Add6~21_sumout\ <= NOT \p2|Add6~21_sumout\;
\p2|ALT_INV_Add0~21_sumout\ <= NOT \p2|Add0~21_sumout\;
\p2|ALT_INV_Add12~21_sumout\ <= NOT \p2|Add12~21_sumout\;
\p2|ALT_INV_Add18~21_sumout\ <= NOT \p2|Add18~21_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\;
\draw1|ALT_INV_addressOut\(2) <= NOT \draw1|addressOut\(2);
\p2|ALT_INV_Add0~17_sumout\ <= NOT \p2|Add0~17_sumout\;
\p2|ALT_INV_Add6~17_sumout\ <= NOT \p2|Add6~17_sumout\;
\p2|ALT_INV_Add12~17_sumout\ <= NOT \p2|Add12~17_sumout\;
\p2|ALT_INV_Add18~17_sumout\ <= NOT \p2|Add18~17_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\;
\draw1|ALT_INV_addressOut\(1) <= NOT \draw1|addressOut\(1);
\p2|ALT_INV_Add6~13_sumout\ <= NOT \p2|Add6~13_sumout\;
\p2|ALT_INV_Add0~13_sumout\ <= NOT \p2|Add0~13_sumout\;
\p2|ALT_INV_Add12~13_sumout\ <= NOT \p2|Add12~13_sumout\;
\p2|ALT_INV_Add18~13_sumout\ <= NOT \p2|Add18~13_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\draw1|ALT_INV_addressOut\(0) <= NOT \draw1|addressOut\(0);
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\p2|ALT_INV_Add0~9_sumout\ <= NOT \p2|Add0~9_sumout\;
\p2|ALT_INV_Add6~9_sumout\ <= NOT \p2|Add6~9_sumout\;
\p2|ALT_INV_Add12~9_sumout\ <= NOT \p2|Add12~9_sumout\;
\p2|ALT_INV_Add18~9_sumout\ <= NOT \p2|Add18~9_sumout\;
\p2|ALT_INV_Add6~5_sumout\ <= NOT \p2|Add6~5_sumout\;
\p2|ALT_INV_Add0~5_sumout\ <= NOT \p2|Add0~5_sumout\;
\p2|ALT_INV_Add12~5_sumout\ <= NOT \p2|Add12~5_sumout\;
\p2|ALT_INV_Add18~5_sumout\ <= NOT \p2|Add18~5_sumout\;
\p2|ALT_INV_Add6~1_sumout\ <= NOT \p2|Add6~1_sumout\;
\p2|ALT_INV_Add0~1_sumout\ <= NOT \p2|Add0~1_sumout\;
\p2|ALT_INV_Add12~1_sumout\ <= NOT \p2|Add12~1_sumout\;
\p2|ALT_INV_Add18~1_sumout\ <= NOT \p2|Add18~1_sumout\;
\p2|ALT_INV_Add9~13_sumout\ <= NOT \p2|Add9~13_sumout\;
\p2|ALT_INV_Add3~13_sumout\ <= NOT \p2|Add3~13_sumout\;
\p2|ALT_INV_Add21~13_sumout\ <= NOT \p2|Add21~13_sumout\;
\p2|ALT_INV_Add15~13_sumout\ <= NOT \p2|Add15~13_sumout\;
\p2|ALT_INV_Add9~9_sumout\ <= NOT \p2|Add9~9_sumout\;
\p2|ALT_INV_Add3~9_sumout\ <= NOT \p2|Add3~9_sumout\;
\p2|ALT_INV_Add21~9_sumout\ <= NOT \p2|Add21~9_sumout\;
\p2|ALT_INV_Add15~9_sumout\ <= NOT \p2|Add15~9_sumout\;
\p2|ALT_INV_Add9~5_sumout\ <= NOT \p2|Add9~5_sumout\;
\p2|ALT_INV_Add3~5_sumout\ <= NOT \p2|Add3~5_sumout\;
\p2|ALT_INV_Add21~5_sumout\ <= NOT \p2|Add21~5_sumout\;
\p2|ALT_INV_Add15~5_sumout\ <= NOT \p2|Add15~5_sumout\;
\p2|ALT_INV_Add3~1_sumout\ <= NOT \p2|Add3~1_sumout\;
\p2|ALT_INV_Add9~1_sumout\ <= NOT \p2|Add9~1_sumout\;
\p2|ALT_INV_Add21~1_sumout\ <= NOT \p2|Add21~1_sumout\;
\p2|ALT_INV_Add15~1_sumout\ <= NOT \p2|Add15~1_sumout\;
\draw1|ALT_INV_addressOut\(6) <= NOT \draw1|addressOut\(6);
\draw1|ALT_INV_addressOut\(7) <= NOT \draw1|addressOut\(7);
\draw1|ALT_INV_addressOut\(8) <= NOT \draw1|addressOut\(8);
\draw1|ALT_INV_addressOut\(9) <= NOT \draw1|addressOut\(9);
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(6) <= NOT \ps2|PS2|PS2_Data_In|data_shift_reg\(6);
\ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(1) <= NOT \ps2|PS2|PS2_Data_In|data_shift_reg\(1);
\ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(4) <= NOT \ps2|PS2|PS2_Data_In|data_shift_reg\(4);
\ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ <= NOT \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\;
\clear1|ALT_INV_Add0~53_sumout\ <= NOT \clear1|Add0~53_sumout\;
\clear1|ALT_INV_Add0~49_sumout\ <= NOT \clear1|Add0~49_sumout\;
\clear1|ALT_INV_Add0~45_sumout\ <= NOT \clear1|Add0~45_sumout\;
\clear1|ALT_INV_Add0~41_sumout\ <= NOT \clear1|Add0~41_sumout\;
\clear1|ALT_INV_Add0~37_sumout\ <= NOT \clear1|Add0~37_sumout\;
\clear1|ALT_INV_Add0~33_sumout\ <= NOT \clear1|Add0~33_sumout\;
\clear1|ALT_INV_Add0~29_sumout\ <= NOT \clear1|Add0~29_sumout\;
\clear1|ALT_INV_Add0~25_sumout\ <= NOT \clear1|Add0~25_sumout\;
\clear1|ALT_INV_Add0~21_sumout\ <= NOT \clear1|Add0~21_sumout\;
\clear1|ALT_INV_Add0~17_sumout\ <= NOT \clear1|Add0~17_sumout\;
\clear1|ALT_INV_Add0~13_sumout\ <= NOT \clear1|Add0~13_sumout\;
\clear1|ALT_INV_Add0~9_sumout\ <= NOT \clear1|Add0~9_sumout\;
\clear1|ALT_INV_Add0~5_sumout\ <= NOT \clear1|Add0~5_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\p2|ALT_INV_Mult6~339\ <= NOT \p2|Mult6~339\;
\p2|ALT_INV_Mult6~338\ <= NOT \p2|Mult6~338\;
\p2|ALT_INV_Mult6~337\ <= NOT \p2|Mult6~337\;
\p2|ALT_INV_Mult6~336\ <= NOT \p2|Mult6~336\;
\p2|ALT_INV_Mult6~335\ <= NOT \p2|Mult6~335\;
\p2|ALT_INV_Mult6~334\ <= NOT \p2|Mult6~334\;
\p2|ALT_INV_Mult6~333\ <= NOT \p2|Mult6~333\;
\p2|ALT_INV_Mult6~332\ <= NOT \p2|Mult6~332\;
\p2|ALT_INV_Mult6~331\ <= NOT \p2|Mult6~331\;
\p2|ALT_INV_Mult6~330\ <= NOT \p2|Mult6~330\;
\p2|ALT_INV_Mult6~329\ <= NOT \p2|Mult6~329\;
\p2|ALT_INV_Mult6~328\ <= NOT \p2|Mult6~328\;
\p2|ALT_INV_Mult6~327\ <= NOT \p2|Mult6~327\;
\p2|ALT_INV_Mult6~mac_resulta\ <= NOT \p2|Mult6~mac_resulta\;
\p2|ALT_INV_Mult7~339\ <= NOT \p2|Mult7~339\;
\p2|ALT_INV_Mult7~338\ <= NOT \p2|Mult7~338\;
\p2|ALT_INV_Mult7~337\ <= NOT \p2|Mult7~337\;
\p2|ALT_INV_Mult7~336\ <= NOT \p2|Mult7~336\;
\p2|ALT_INV_Mult7~335\ <= NOT \p2|Mult7~335\;
\p2|ALT_INV_Mult7~334\ <= NOT \p2|Mult7~334\;
\p2|ALT_INV_Mult7~333\ <= NOT \p2|Mult7~333\;
\p2|ALT_INV_Mult7~332\ <= NOT \p2|Mult7~332\;
\p2|ALT_INV_Mult7~331\ <= NOT \p2|Mult7~331\;
\p2|ALT_INV_Mult7~330\ <= NOT \p2|Mult7~330\;
\p2|ALT_INV_Mult7~329\ <= NOT \p2|Mult7~329\;
\p2|ALT_INV_Mult7~328\ <= NOT \p2|Mult7~328\;
\p2|ALT_INV_Mult7~327\ <= NOT \p2|Mult7~327\;
\p2|ALT_INV_Mult7~mac_resulta\ <= NOT \p2|Mult7~mac_resulta\;
\p2|ALT_INV_Mult0~339\ <= NOT \p2|Mult0~339\;
\p2|ALT_INV_Mult0~338\ <= NOT \p2|Mult0~338\;
\p2|ALT_INV_Mult0~337\ <= NOT \p2|Mult0~337\;
\p2|ALT_INV_Mult0~336\ <= NOT \p2|Mult0~336\;
\p2|ALT_INV_Mult0~335\ <= NOT \p2|Mult0~335\;
\p2|ALT_INV_Mult0~334\ <= NOT \p2|Mult0~334\;
\p2|ALT_INV_Mult0~333\ <= NOT \p2|Mult0~333\;
\p2|ALT_INV_Mult0~332\ <= NOT \p2|Mult0~332\;
\p2|ALT_INV_Mult0~331\ <= NOT \p2|Mult0~331\;
\p2|ALT_INV_Mult0~330\ <= NOT \p2|Mult0~330\;
\p2|ALT_INV_Mult0~329\ <= NOT \p2|Mult0~329\;
\p2|ALT_INV_Mult0~328\ <= NOT \p2|Mult0~328\;
\p2|ALT_INV_Mult0~327\ <= NOT \p2|Mult0~327\;
\p2|ALT_INV_Mult0~mac_resulta\ <= NOT \p2|Mult0~mac_resulta\;

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \col1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \p1|present~3_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \p1|present[1]~5_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \p1|present[2]~7_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \p1|ALT_INV_present[3]~8_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \p1|present[4]~9_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X24_Y81_N19
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X24_Y81_N36
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X28_Y0_N19
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X6_Y0_N36
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X28_Y81_N53
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X20_Y81_N53
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOOBUF_X6_Y0_N19
\PS2_DAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ps2|PS2|PS2_Command_Out|PS2_DAT~1_combout\,
	oe => \ps2|PS2|PS2_Command_Out|PS2_DAT~2_combout\,
	devoe => ww_devoe,
	o => ww_PS2_DAT);

-- Location: IOOBUF_X6_Y0_N2
\PS2_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_PS2_CLK);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G5
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X6_Y0_N1
\PS2_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: MLABCELL_X28_Y5_N24
\ps2|PS2|ps2_clk_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|ps2_clk_reg~0_combout\ = ( \PS2_CLK~input_o\ ) # ( !\PS2_CLK~input_o\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_PS2_CLK~input_o\,
	combout => \ps2|PS2|ps2_clk_reg~0_combout\);

-- Location: FF_X28_Y5_N26
\ps2|PS2|ps2_clk_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|ps2_clk_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|ps2_clk_reg~q\);

-- Location: LABCELL_X29_Y5_N0
\ps2|PS2|PS2_Command_Out|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~21_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \ps2|PS2|PS2_Command_Out|Add2~22\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(1),
	cin => GND,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~21_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~22\);

-- Location: LABCELL_X29_Y5_N6
\ps2|PS2|PS2_Command_Out|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~49_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(3) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~38\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~50\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(3) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(3),
	cin => \ps2|PS2|PS2_Command_Out|Add2~38\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~49_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~50\);

-- Location: LABCELL_X29_Y5_N9
\ps2|PS2|PS2_Command_Out|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~57_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(4) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~50\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~58\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(4) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(4),
	cin => \ps2|PS2|PS2_Command_Out|Add2~50\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~57_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~58\);

-- Location: LABCELL_X29_Y5_N33
\ps2|PS2|PS2_Command_Out|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~9_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(12) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~30\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~10\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(12) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(12),
	cin => \ps2|PS2|PS2_Command_Out|Add2~30\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~9_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~10\);

-- Location: LABCELL_X29_Y5_N36
\ps2|PS2|PS2_Command_Out|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~13_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(13) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~10\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~14\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(13) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(13),
	cin => \ps2|PS2|PS2_Command_Out|Add2~10\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~13_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~14\);

-- Location: FF_X29_Y5_N38
\ps2|PS2|PS2_Command_Out|transfer_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~13_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(13));

-- Location: LABCELL_X29_Y5_N39
\ps2|PS2|PS2_Command_Out|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~25_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(14) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~14\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~26\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(14) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(14),
	cin => \ps2|PS2|PS2_Command_Out|Add2~14\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~25_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~26\);

-- Location: FF_X29_Y5_N41
\ps2|PS2|PS2_Command_Out|transfer_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~25_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(14));

-- Location: LABCELL_X29_Y5_N42
\ps2|PS2|PS2_Command_Out|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~45_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(15) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~26\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~46\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(15) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	cin => \ps2|PS2|PS2_Command_Out|Add2~26\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~45_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~46\);

-- Location: FF_X29_Y5_N44
\ps2|PS2|PS2_Command_Out|transfer_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~45_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(15));

-- Location: LABCELL_X29_Y5_N45
\ps2|PS2|PS2_Command_Out|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~53_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(16) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~46\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~54\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(16) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(16),
	cin => \ps2|PS2|PS2_Command_Out|Add2~46\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~53_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~54\);

-- Location: FF_X29_Y5_N47
\ps2|PS2|PS2_Command_Out|transfer_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~53_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(16));

-- Location: LABCELL_X29_Y5_N48
\ps2|PS2|PS2_Command_Out|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~33_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(17) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	cin => \ps2|PS2|PS2_Command_Out|Add2~54\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~33_sumout\);

-- Location: FF_X29_Y5_N50
\ps2|PS2|PS2_Command_Out|transfer_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~33_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(17));

-- Location: LABCELL_X29_Y5_N54
\ps2|PS2|PS2_Command_Out|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal3~1_combout\ = ( !\ps2|PS2|PS2_Command_Out|transfer_counter\(1) & ( \ps2|PS2|PS2_Command_Out|transfer_counter\(10) & ( (\ps2|PS2|PS2_Command_Out|transfer_counter\(11) & (\ps2|PS2|PS2_Command_Out|transfer_counter\(17) & 
-- (!\ps2|PS2|PS2_Command_Out|transfer_counter\(14) & !\ps2|PS2|PS2_Command_Out|transfer_counter\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(11),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(14),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(2),
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(1),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(10),
	combout => \ps2|PS2|PS2_Command_Out|Equal3~1_combout\);

-- Location: LABCELL_X27_Y4_N39
\ps2|PS2|last_ps2_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|last_ps2_clk~0_combout\ = ( \KEY[0]~input_o\ & ( \ps2|PS2|ps2_clk_reg~q\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	combout => \ps2|PS2|last_ps2_clk~0_combout\);

-- Location: FF_X27_Y4_N41
\ps2|PS2|last_ps2_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|last_ps2_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|last_ps2_clk~q\);

-- Location: MLABCELL_X28_Y5_N48
\ps2|PS2|PS2_Command_Out|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal3~3_combout\ = ( \ps2|PS2|PS2_Command_Out|Equal3~0_combout\ & ( (\ps2|PS2|PS2_Command_Out|Equal3~1_combout\ & \ps2|PS2|PS2_Command_Out|Equal3~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	combout => \ps2|PS2|PS2_Command_Out|Equal3~3_combout\);

-- Location: MLABCELL_X28_Y5_N30
\ps2|PS2|PS2_Command_Out|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector5~0_combout\ = ( \ps2|PS2|PS2_Command_Out|Equal3~3_combout\ & ( (!\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|last_ps2_clk~q\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\)) ) ) # ( 
-- !\ps2|PS2|PS2_Command_Out|Equal3~3_combout\ & ( (!\ps2|PS2|ps2_clk_reg~q\ & (((\ps2|PS2|last_ps2_clk~q\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\)) # 
-- (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\))) # (\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|last_ps2_clk~q\ & ((\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010111011000000101011101100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	combout => \ps2|PS2|PS2_Command_Out|Selector5~0_combout\);

-- Location: FF_X28_Y5_N32
\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\);

-- Location: MLABCELL_X28_Y5_N42
\ps2|PS2|PS2_Command_Out|always5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|always5~0_combout\ = ( !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ & ( (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & 
-- !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	combout => \ps2|PS2|PS2_Command_Out|always5~0_combout\);

-- Location: MLABCELL_X28_Y5_N51
\ps2|PS2|PS2_Command_Out|transfer_counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\ = ( \KEY[0]~input_o\ & ( (!\ps2|PS2|PS2_Command_Out|Equal3~0_combout\) # ((!\ps2|PS2|PS2_Command_Out|Equal3~1_combout\) # ((!\ps2|PS2|PS2_Command_Out|Equal3~2_combout\) # 
-- (\ps2|PS2|PS2_Command_Out|always5~0_combout\))) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_always5~0_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\);

-- Location: FF_X29_Y5_N11
\ps2|PS2|PS2_Command_Out|transfer_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~57_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(4));

-- Location: LABCELL_X29_Y5_N12
\ps2|PS2|PS2_Command_Out|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~61_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(5) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~58\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~62\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(5) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(5),
	cin => \ps2|PS2|PS2_Command_Out|Add2~58\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~61_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~62\);

-- Location: FF_X29_Y5_N14
\ps2|PS2|PS2_Command_Out|transfer_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~61_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(5));

-- Location: LABCELL_X29_Y5_N15
\ps2|PS2|PS2_Command_Out|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~5_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(6) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~62\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~6\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(6) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(6),
	cin => \ps2|PS2|PS2_Command_Out|Add2~62\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~5_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~6\);

-- Location: FF_X29_Y5_N17
\ps2|PS2|PS2_Command_Out|transfer_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~5_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(6));

-- Location: LABCELL_X29_Y5_N18
\ps2|PS2|PS2_Command_Out|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~65_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(7) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~6\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~66\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(7) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(7),
	cin => \ps2|PS2|PS2_Command_Out|Add2~6\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~65_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~66\);

-- Location: FF_X29_Y5_N20
\ps2|PS2|PS2_Command_Out|transfer_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~65_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(7));

-- Location: LABCELL_X29_Y5_N21
\ps2|PS2|PS2_Command_Out|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~1_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(8) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~66\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~2\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(8) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(8),
	cin => \ps2|PS2|PS2_Command_Out|Add2~66\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~1_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~2\);

-- Location: FF_X29_Y5_N23
\ps2|PS2|PS2_Command_Out|transfer_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~1_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(8));

-- Location: LABCELL_X29_Y5_N24
\ps2|PS2|PS2_Command_Out|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~17_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(9) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~2\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~18\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(9) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(9),
	cin => \ps2|PS2|PS2_Command_Out|Add2~2\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~17_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~18\);

-- Location: FF_X29_Y5_N26
\ps2|PS2|PS2_Command_Out|transfer_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~17_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(9));

-- Location: LABCELL_X29_Y5_N27
\ps2|PS2|PS2_Command_Out|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~41_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(10) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~18\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~42\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(10) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(10),
	cin => \ps2|PS2|PS2_Command_Out|Add2~18\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~41_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~42\);

-- Location: FF_X29_Y5_N29
\ps2|PS2|PS2_Command_Out|transfer_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~41_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(10));

-- Location: LABCELL_X29_Y5_N30
\ps2|PS2|PS2_Command_Out|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~29_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(11) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~42\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~30\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(11) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(11),
	cin => \ps2|PS2|PS2_Command_Out|Add2~42\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~29_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~30\);

-- Location: FF_X29_Y5_N32
\ps2|PS2|PS2_Command_Out|transfer_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~29_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(11));

-- Location: FF_X29_Y5_N35
\ps2|PS2|PS2_Command_Out|transfer_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~9_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(12));

-- Location: MLABCELL_X28_Y5_N18
\ps2|PS2|PS2_Command_Out|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal3~0_combout\ = ( !\ps2|PS2|PS2_Command_Out|transfer_counter\(9) & ( (!\ps2|PS2|PS2_Command_Out|transfer_counter\(12) & (!\ps2|PS2|PS2_Command_Out|transfer_counter\(13) & (\ps2|PS2|PS2_Command_Out|transfer_counter\(8) & 
-- \ps2|PS2|PS2_Command_Out|transfer_counter\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(12),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(13),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(8),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(6),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(9),
	combout => \ps2|PS2|PS2_Command_Out|Equal3~0_combout\);

-- Location: MLABCELL_X28_Y5_N27
\ps2|PS2|PS2_Command_Out|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector4~0_combout\ = ( \ps2|PS2|ps2_clk_reg~q\ & ( \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ ) ) # ( !\ps2|PS2|ps2_clk_reg~q\ & ( 
-- (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & !\ps2|PS2|last_ps2_clk~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Command_Out|Selector4~0_combout\);

-- Location: LABCELL_X27_Y4_N48
\ps2|PS2|PS2_Command_Out|cur_bit~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|cur_bit~4_combout\ = ( \ps2|PS2|last_ps2_clk~q\ & ( (\KEY[0]~input_o\ & (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & (!\ps2|PS2|ps2_clk_reg~q\ & !\ps2|PS2|PS2_Command_Out|cur_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	dataf => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	combout => \ps2|PS2|PS2_Command_Out|cur_bit~4_combout\);

-- Location: MLABCELL_X28_Y5_N33
\ps2|PS2|PS2_Command_Out|cur_bit[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\ = ( \KEY[0]~input_o\ & ( (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) # ((!\ps2|PS2|ps2_clk_reg~q\ & \ps2|PS2|last_ps2_clk~q\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\);

-- Location: FF_X27_Y4_N50
\ps2|PS2|PS2_Command_Out|cur_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|cur_bit~4_combout\,
	ena => \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|cur_bit\(0));

-- Location: LABCELL_X27_Y4_N6
\ps2|PS2|PS2_Command_Out|cur_bit~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|cur_bit~3_combout\ = ( \ps2|PS2|PS2_Command_Out|cur_bit\(1) & ( \ps2|PS2|last_ps2_clk~q\ & ( (!\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & 
-- (!\ps2|PS2|PS2_Command_Out|cur_bit\(0) & \KEY[0]~input_o\))) ) ) ) # ( !\ps2|PS2|PS2_Command_Out|cur_bit\(1) & ( \ps2|PS2|last_ps2_clk~q\ & ( (!\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & 
-- (\ps2|PS2|PS2_Command_Out|cur_bit\(0) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	dataf => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	combout => \ps2|PS2|PS2_Command_Out|cur_bit~3_combout\);

-- Location: FF_X27_Y4_N8
\ps2|PS2|PS2_Command_Out|cur_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|cur_bit~3_combout\,
	ena => \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|cur_bit\(1));

-- Location: LABCELL_X27_Y4_N27
\ps2|PS2|PS2_Command_Out|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add3~1_combout\ = ( \ps2|PS2|PS2_Command_Out|cur_bit\(1) & ( !\ps2|PS2|PS2_Command_Out|cur_bit\(0) $ (!\ps2|PS2|PS2_Command_Out|cur_bit\(2)) ) ) # ( !\ps2|PS2|PS2_Command_Out|cur_bit\(1) & ( \ps2|PS2|PS2_Command_Out|cur_bit\(2) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(2),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	combout => \ps2|PS2|PS2_Command_Out|Add3~1_combout\);

-- Location: LABCELL_X27_Y4_N30
\ps2|PS2|PS2_Command_Out|cur_bit~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|cur_bit~2_combout\ = ( \ps2|PS2|last_ps2_clk~q\ & ( (!\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & (\KEY[0]~input_o\ & \ps2|PS2|PS2_Command_Out|Add3~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_Add3~1_combout\,
	dataf => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	combout => \ps2|PS2|PS2_Command_Out|cur_bit~2_combout\);

-- Location: FF_X27_Y4_N32
\ps2|PS2|PS2_Command_Out|cur_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|cur_bit~2_combout\,
	ena => \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|cur_bit\(2));

-- Location: LABCELL_X27_Y4_N54
\ps2|PS2|PS2_Command_Out|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|always1~0_combout\ = ( !\ps2|PS2|ps2_clk_reg~q\ & ( \ps2|PS2|PS2_Command_Out|cur_bit\(3) & ( (\ps2|PS2|last_ps2_clk~q\ & (!\ps2|PS2|PS2_Command_Out|cur_bit\(1) & (!\ps2|PS2|PS2_Command_Out|cur_bit\(0) & 
-- !\ps2|PS2|PS2_Command_Out|cur_bit\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(2),
	datae => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(3),
	combout => \ps2|PS2|PS2_Command_Out|always1~0_combout\);

-- Location: MLABCELL_X28_Y5_N36
\ps2|PS2|PS2_Command_Out|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector4~1_combout\ = ( \ps2|PS2|PS2_Command_Out|Equal3~2_combout\ & ( \ps2|PS2|PS2_Command_Out|Equal3~1_combout\ & ( (!\ps2|PS2|PS2_Command_Out|Equal3~0_combout\ & 
-- (((\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & \ps2|PS2|PS2_Command_Out|always1~0_combout\)) # (\ps2|PS2|PS2_Command_Out|Selector4~0_combout\))) # (\ps2|PS2|PS2_Command_Out|Equal3~0_combout\ & 
-- (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ((\ps2|PS2|PS2_Command_Out|always1~0_combout\)))) ) ) ) # ( !\ps2|PS2|PS2_Command_Out|Equal3~2_combout\ & ( \ps2|PS2|PS2_Command_Out|Equal3~1_combout\ & ( 
-- ((\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & \ps2|PS2|PS2_Command_Out|always1~0_combout\)) # (\ps2|PS2|PS2_Command_Out|Selector4~0_combout\) ) ) ) # ( \ps2|PS2|PS2_Command_Out|Equal3~2_combout\ & ( 
-- !\ps2|PS2|PS2_Command_Out|Equal3~1_combout\ & ( ((\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & \ps2|PS2|PS2_Command_Out|always1~0_combout\)) # (\ps2|PS2|PS2_Command_Out|Selector4~0_combout\) ) ) ) # ( 
-- !\ps2|PS2|PS2_Command_Out|Equal3~2_combout\ & ( !\ps2|PS2|PS2_Command_Out|Equal3~1_combout\ & ( ((\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & \ps2|PS2|PS2_Command_Out|always1~0_combout\)) # 
-- (\ps2|PS2|PS2_Command_Out|Selector4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111100001111001111110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_Selector4~0_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_always1~0_combout\,
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	combout => \ps2|PS2|PS2_Command_Out|Selector4~1_combout\);

-- Location: FF_X28_Y5_N38
\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Selector4~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\);

-- Location: MLABCELL_X28_Y5_N45
\ps2|PS2|PS2_Command_Out|transfer_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\ = ( \KEY[0]~input_o\ & ( (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & 
-- !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\);

-- Location: FF_X29_Y5_N2
\ps2|PS2|PS2_Command_Out|transfer_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~21_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(1));

-- Location: LABCELL_X29_Y5_N3
\ps2|PS2|PS2_Command_Out|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add2~37_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|transfer_counter\(2) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~22\ ))
-- \ps2|PS2|PS2_Command_Out|Add2~38\ = CARRY(( \ps2|PS2|PS2_Command_Out|transfer_counter\(2) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(2),
	cin => \ps2|PS2|PS2_Command_Out|Add2~22\,
	sumout => \ps2|PS2|PS2_Command_Out|Add2~37_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add2~38\);

-- Location: FF_X29_Y5_N5
\ps2|PS2|PS2_Command_Out|transfer_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~37_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(2));

-- Location: FF_X29_Y5_N8
\ps2|PS2|PS2_Command_Out|transfer_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add2~49_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|transfer_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|transfer_counter\(3));

-- Location: MLABCELL_X28_Y5_N0
\ps2|PS2|PS2_Command_Out|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal3~2_combout\ = ( !\ps2|PS2|PS2_Command_Out|transfer_counter\(15) & ( !\ps2|PS2|PS2_Command_Out|transfer_counter\(7) & ( (!\ps2|PS2|PS2_Command_Out|transfer_counter\(3) & (\ps2|PS2|PS2_Command_Out|transfer_counter\(16) & 
-- (!\ps2|PS2|PS2_Command_Out|transfer_counter\(4) & !\ps2|PS2|PS2_Command_Out|transfer_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(3),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(16),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(4),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(5),
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_transfer_counter\(7),
	combout => \ps2|PS2|PS2_Command_Out|Equal3~2_combout\);

-- Location: LABCELL_X35_Y6_N0
\ps2|PS2|PS2_Command_Out|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~37_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \ps2|PS2|PS2_Command_Out|Add1~38\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(1),
	cin => GND,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~37_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~38\);

-- Location: MLABCELL_X34_Y6_N30
\ps2|PS2|PS2_Command_Out|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal0~3_combout\ = ( \ps2|PS2|PS2_Command_Out|waiting_counter\(6) & ( !\ps2|PS2|PS2_Command_Out|waiting_counter\(11) & ( (!\ps2|PS2|PS2_Command_Out|waiting_counter\(10) & (\ps2|PS2|PS2_Command_Out|waiting_counter\(9) & 
-- (\ps2|PS2|PS2_Command_Out|waiting_counter\(8) & !\ps2|PS2|PS2_Command_Out|waiting_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(10),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(9),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(8),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(7),
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(6),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(11),
	combout => \ps2|PS2|PS2_Command_Out|Equal0~3_combout\);

-- Location: LABCELL_X35_Y6_N54
\ps2|PS2|PS2_Command_Out|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~5_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(19) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~2\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~6\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(19) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(19),
	cin => \ps2|PS2|PS2_Command_Out|Add1~2\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~5_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~6\);

-- Location: LABCELL_X35_Y6_N57
\ps2|PS2|PS2_Command_Out|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~33_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(20) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(20),
	cin => \ps2|PS2|PS2_Command_Out|Add1~6\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~33_sumout\);

-- Location: MLABCELL_X34_Y6_N42
\ps2|PS2|PS2_Command_Out|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ = ( \ps2|PS2|PS2_Command_Out|waiting_counter\(15) & ( !\ps2|PS2|PS2_Command_Out|waiting_counter\(12) & ( (\ps2|PS2|PS2_Command_Out|waiting_counter\(14) & (\ps2|PS2|PS2_Command_Out|waiting_counter\(17) & 
-- (!\ps2|PS2|PS2_Command_Out|waiting_counter\(16) & \ps2|PS2|PS2_Command_Out|waiting_counter\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(14),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(17),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(16),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(13),
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(15),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(12),
	combout => \ps2|PS2|PS2_Command_Out|Equal0~1_combout\);

-- Location: MLABCELL_X34_Y6_N12
\ps2|PS2|PS2_Command_Out|waiting_counter[20]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\ = ( \KEY[0]~input_o\ & ( \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ & ( (!\ps2|PS2|PS2_Command_Out|Equal0~0_combout\) # ((!\ps2|PS2|PS2_Command_Out|Equal0~3_combout\) # 
-- ((!\ps2|PS2|PS2_Command_Out|Equal0~2_combout\) # (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\))) ) ) ) # ( !\KEY[0]~input_o\ & ( \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ ) ) # ( \KEY[0]~input_o\ & ( 
-- !\ps2|PS2|PS2_Command_Out|Equal0~1_combout\ ) ) # ( !\KEY[0]~input_o\ & ( !\ps2|PS2|PS2_Command_Out|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	combout => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\);

-- Location: FF_X35_Y6_N59
\ps2|PS2|PS2_Command_Out|waiting_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~33_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(20));

-- Location: MLABCELL_X34_Y6_N24
\ps2|PS2|PS2_Command_Out|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal0~2_combout\ = ( !\ps2|PS2|PS2_Command_Out|waiting_counter\(1) & ( \ps2|PS2|PS2_Command_Out|waiting_counter\(5) & ( (!\ps2|PS2|PS2_Command_Out|waiting_counter\(3) & (\ps2|PS2|PS2_Command_Out|waiting_counter\(20) & 
-- (!\ps2|PS2|PS2_Command_Out|waiting_counter\(2) & !\ps2|PS2|PS2_Command_Out|waiting_counter\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(3),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(20),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(2),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(4),
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(1),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(5),
	combout => \ps2|PS2|PS2_Command_Out|Equal0~2_combout\);

-- Location: MLABCELL_X34_Y6_N18
\ps2|PS2|PS2_Command_Out|waiting_counter[20]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\ = ( \KEY[0]~input_o\ & ( \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ & ( (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # ((\ps2|PS2|PS2_Command_Out|Equal0~0_combout\ & 
-- (\ps2|PS2|PS2_Command_Out|Equal0~3_combout\ & \ps2|PS2|PS2_Command_Out|Equal0~2_combout\))) ) ) ) # ( !\KEY[0]~input_o\ & ( \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ ) ) # ( \KEY[0]~input_o\ & ( !\ps2|PS2|PS2_Command_Out|Equal0~1_combout\ & ( 
-- !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ ) ) ) # ( !\KEY[0]~input_o\ & ( !\ps2|PS2|PS2_Command_Out|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110000000011111111111111111111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	combout => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\);

-- Location: FF_X35_Y6_N2
\ps2|PS2|PS2_Command_Out|waiting_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~37_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(1));

-- Location: LABCELL_X35_Y6_N3
\ps2|PS2|PS2_Command_Out|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~41_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(2) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~38\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~42\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(2) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(2),
	cin => \ps2|PS2|PS2_Command_Out|Add1~38\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~41_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~42\);

-- Location: FF_X35_Y6_N5
\ps2|PS2|PS2_Command_Out|waiting_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~41_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(2));

-- Location: LABCELL_X35_Y6_N6
\ps2|PS2|PS2_Command_Out|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~45_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(3) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~42\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~46\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(3) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(3),
	cin => \ps2|PS2|PS2_Command_Out|Add1~42\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~45_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~46\);

-- Location: FF_X35_Y6_N8
\ps2|PS2|PS2_Command_Out|waiting_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~45_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(3));

-- Location: LABCELL_X35_Y6_N9
\ps2|PS2|PS2_Command_Out|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~49_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(4) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~46\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~50\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(4) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(4),
	cin => \ps2|PS2|PS2_Command_Out|Add1~46\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~49_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~50\);

-- Location: FF_X35_Y6_N11
\ps2|PS2|PS2_Command_Out|waiting_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~49_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(4));

-- Location: LABCELL_X35_Y6_N12
\ps2|PS2|PS2_Command_Out|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~53_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(5) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~50\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~54\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(5) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(5),
	cin => \ps2|PS2|PS2_Command_Out|Add1~50\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~53_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~54\);

-- Location: FF_X35_Y6_N14
\ps2|PS2|PS2_Command_Out|waiting_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~53_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(5));

-- Location: LABCELL_X35_Y6_N15
\ps2|PS2|PS2_Command_Out|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~57_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(6) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~54\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~58\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(6) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(6),
	cin => \ps2|PS2|PS2_Command_Out|Add1~54\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~57_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~58\);

-- Location: FF_X35_Y6_N17
\ps2|PS2|PS2_Command_Out|waiting_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~57_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(6));

-- Location: LABCELL_X35_Y6_N18
\ps2|PS2|PS2_Command_Out|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~61_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(7) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~58\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~62\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(7) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(7),
	cin => \ps2|PS2|PS2_Command_Out|Add1~58\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~61_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~62\);

-- Location: FF_X35_Y6_N20
\ps2|PS2|PS2_Command_Out|waiting_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~61_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(7));

-- Location: LABCELL_X35_Y6_N21
\ps2|PS2|PS2_Command_Out|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~65_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(8) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~62\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~66\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(8) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(8),
	cin => \ps2|PS2|PS2_Command_Out|Add1~62\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~65_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~66\);

-- Location: FF_X35_Y6_N23
\ps2|PS2|PS2_Command_Out|waiting_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~65_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(8));

-- Location: LABCELL_X35_Y6_N24
\ps2|PS2|PS2_Command_Out|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~69_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(9) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~66\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~70\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(9) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(9),
	cin => \ps2|PS2|PS2_Command_Out|Add1~66\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~69_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~70\);

-- Location: FF_X35_Y6_N26
\ps2|PS2|PS2_Command_Out|waiting_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~69_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(9));

-- Location: LABCELL_X35_Y6_N27
\ps2|PS2|PS2_Command_Out|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~73_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(10) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~70\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~74\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(10) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(10),
	cin => \ps2|PS2|PS2_Command_Out|Add1~70\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~73_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~74\);

-- Location: FF_X35_Y6_N29
\ps2|PS2|PS2_Command_Out|waiting_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~73_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(10));

-- Location: LABCELL_X35_Y6_N30
\ps2|PS2|PS2_Command_Out|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~77_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(11) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~74\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~78\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(11) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(11),
	cin => \ps2|PS2|PS2_Command_Out|Add1~74\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~77_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~78\);

-- Location: FF_X35_Y6_N32
\ps2|PS2|PS2_Command_Out|waiting_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~77_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(11));

-- Location: LABCELL_X35_Y6_N33
\ps2|PS2|PS2_Command_Out|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~9_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(12) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~78\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~10\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(12) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(12),
	cin => \ps2|PS2|PS2_Command_Out|Add1~78\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~9_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~10\);

-- Location: FF_X35_Y6_N35
\ps2|PS2|PS2_Command_Out|waiting_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~9_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(12));

-- Location: LABCELL_X35_Y6_N36
\ps2|PS2|PS2_Command_Out|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~13_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(13) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~10\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~14\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(13) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(13),
	cin => \ps2|PS2|PS2_Command_Out|Add1~10\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~13_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~14\);

-- Location: FF_X35_Y6_N38
\ps2|PS2|PS2_Command_Out|waiting_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~13_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(13));

-- Location: LABCELL_X35_Y6_N39
\ps2|PS2|PS2_Command_Out|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~17_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(14) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~14\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~18\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(14) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(14),
	cin => \ps2|PS2|PS2_Command_Out|Add1~14\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~17_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~18\);

-- Location: FF_X35_Y6_N41
\ps2|PS2|PS2_Command_Out|waiting_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~17_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(14));

-- Location: LABCELL_X35_Y6_N42
\ps2|PS2|PS2_Command_Out|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~21_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(15) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~18\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~22\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(15) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(15),
	cin => \ps2|PS2|PS2_Command_Out|Add1~18\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~21_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~22\);

-- Location: FF_X35_Y6_N44
\ps2|PS2|PS2_Command_Out|waiting_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~21_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(15));

-- Location: LABCELL_X35_Y6_N45
\ps2|PS2|PS2_Command_Out|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~25_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(16) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~22\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~26\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(16) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(16),
	cin => \ps2|PS2|PS2_Command_Out|Add1~22\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~25_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~26\);

-- Location: FF_X35_Y6_N47
\ps2|PS2|PS2_Command_Out|waiting_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~25_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(16));

-- Location: LABCELL_X35_Y6_N48
\ps2|PS2|PS2_Command_Out|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~29_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(17) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~26\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~30\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(17) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(17),
	cin => \ps2|PS2|PS2_Command_Out|Add1~26\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~29_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~30\);

-- Location: FF_X35_Y6_N50
\ps2|PS2|PS2_Command_Out|waiting_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~29_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(17));

-- Location: LABCELL_X35_Y6_N51
\ps2|PS2|PS2_Command_Out|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add1~1_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|waiting_counter\(18) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~30\ ))
-- \ps2|PS2|PS2_Command_Out|Add1~2\ = CARRY(( \ps2|PS2|PS2_Command_Out|waiting_counter\(18) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(18),
	cin => \ps2|PS2|PS2_Command_Out|Add1~30\,
	sumout => \ps2|PS2|PS2_Command_Out|Add1~1_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add1~2\);

-- Location: FF_X35_Y6_N53
\ps2|PS2|PS2_Command_Out|waiting_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~1_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(18));

-- Location: FF_X35_Y6_N56
\ps2|PS2|PS2_Command_Out|waiting_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add1~5_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|waiting_counter[20]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|waiting_counter\(19));

-- Location: MLABCELL_X34_Y6_N51
\ps2|PS2|PS2_Command_Out|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal0~0_combout\ = ( !\ps2|PS2|PS2_Command_Out|waiting_counter\(19) & ( \ps2|PS2|PS2_Command_Out|waiting_counter\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(19),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_waiting_counter\(18),
	combout => \ps2|PS2|PS2_Command_Out|Equal0~0_combout\);

-- Location: MLABCELL_X34_Y6_N36
\ps2|PS2|PS2_Command_Out|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector2~0_combout\ = ( \ps2|PS2|PS2_Command_Out|Equal0~1_combout\ & ( (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & ((!\ps2|PS2|PS2_Command_Out|Equal0~0_combout\) # 
-- ((!\ps2|PS2|PS2_Command_Out|Equal0~3_combout\) # (!\ps2|PS2|PS2_Command_Out|Equal0~2_combout\)))) ) ) # ( !\ps2|PS2|PS2_Command_Out|Equal0~1_combout\ & ( \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	combout => \ps2|PS2|PS2_Command_Out|Selector2~0_combout\);

-- Location: LABCELL_X27_Y2_N0
\ps2|PS2|PS2_Command_Out|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~29_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \ps2|PS2|PS2_Command_Out|Add0~30\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	cin => GND,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~29_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~30\);

-- Location: LABCELL_X27_Y2_N48
\ps2|PS2|PS2_Command_Out|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal2~0_combout\ = ( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(6) & ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(3) & ( (!\ps2|PS2|PS2_Command_Out|command_initiate_counter\(1) & 
-- (\ps2|PS2|PS2_Command_Out|command_initiate_counter\(4) & (\ps2|PS2|PS2_Command_Out|command_initiate_counter\(2) & \ps2|PS2|PS2_Command_Out|command_initiate_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(4),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(5),
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(6),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(3),
	combout => \ps2|PS2|PS2_Command_Out|Equal2~0_combout\);

-- Location: LABCELL_X27_Y2_N54
\ps2|PS2|PS2_Command_Out|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal2~1_combout\ = ( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(9) & ( (!\ps2|PS2|PS2_Command_Out|command_initiate_counter\(7) & (!\ps2|PS2|PS2_Command_Out|command_initiate_counter\(11) & 
-- (\ps2|PS2|PS2_Command_Out|command_initiate_counter\(10) & \ps2|PS2|PS2_Command_Out|command_initiate_counter\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(11),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(10),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(8),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(9),
	combout => \ps2|PS2|PS2_Command_Out|Equal2~1_combout\);

-- Location: LABCELL_X27_Y2_N57
\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\ = ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter[1]~0_combout\,
	combout => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\);

-- Location: FF_X27_Y2_N59
\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\);

-- Location: LABCELL_X27_Y2_N42
\ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\ = ( \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) & ( !\KEY[0]~input_o\ ) ) ) # ( 
-- !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) ) # ( \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( 
-- !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) & ( (!\KEY[0]~input_o\) # ((\ps2|PS2|PS2_Command_Out|Equal2~0_combout\ & (\ps2|PS2|PS2_Command_Out|command_initiate_counter\(13) & \ps2|PS2|PS2_Command_Out|Equal2~1_combout\))) ) ) ) # ( 
-- !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011001100110111111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	combout => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\);

-- Location: LABCELL_X27_Y4_N0
\ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\ = ( \ps2|PS2|PS2_Command_Out|Equal2~1_combout\ & ( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) ) # ( !\ps2|PS2|PS2_Command_Out|Equal2~1_combout\ & ( 
-- \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) ) # ( \ps2|PS2|PS2_Command_Out|Equal2~1_combout\ & ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) & ( (!\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\) # 
-- ((!\ps2|PS2|PS2_Command_Out|Equal2~0_combout\) # ((!\ps2|PS2|PS2_Command_Out|command_initiate_counter\(13)) # (!\KEY[0]~input_o\))) ) ) ) # ( !\ps2|PS2|PS2_Command_Out|Equal2~1_combout\ & ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	combout => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\);

-- Location: FF_X27_Y2_N2
\ps2|PS2|PS2_Command_Out|command_initiate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~29_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(1));

-- Location: LABCELL_X27_Y2_N3
\ps2|PS2|PS2_Command_Out|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~25_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(2) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~30\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~26\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(2) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	cin => \ps2|PS2|PS2_Command_Out|Add0~30\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~25_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~26\);

-- Location: FF_X27_Y2_N5
\ps2|PS2|PS2_Command_Out|command_initiate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~25_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(2));

-- Location: LABCELL_X27_Y2_N6
\ps2|PS2|PS2_Command_Out|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~21_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(3) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~26\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~22\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(3) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(3),
	cin => \ps2|PS2|PS2_Command_Out|Add0~26\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~21_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~22\);

-- Location: FF_X27_Y2_N8
\ps2|PS2|PS2_Command_Out|command_initiate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~21_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(3));

-- Location: LABCELL_X27_Y2_N9
\ps2|PS2|PS2_Command_Out|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~17_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(4) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~22\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~18\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(4) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(4),
	cin => \ps2|PS2|PS2_Command_Out|Add0~22\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~17_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~18\);

-- Location: FF_X27_Y2_N11
\ps2|PS2|PS2_Command_Out|command_initiate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~17_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(4));

-- Location: LABCELL_X27_Y2_N12
\ps2|PS2|PS2_Command_Out|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~13_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(5) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~18\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~14\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(5) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(5),
	cin => \ps2|PS2|PS2_Command_Out|Add0~18\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~13_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~14\);

-- Location: FF_X27_Y2_N14
\ps2|PS2|PS2_Command_Out|command_initiate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~13_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(5));

-- Location: LABCELL_X27_Y2_N15
\ps2|PS2|PS2_Command_Out|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~9_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(6) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~14\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~10\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(6) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(6),
	cin => \ps2|PS2|PS2_Command_Out|Add0~14\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~9_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~10\);

-- Location: FF_X27_Y2_N17
\ps2|PS2|PS2_Command_Out|command_initiate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~9_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(6));

-- Location: LABCELL_X27_Y2_N18
\ps2|PS2|PS2_Command_Out|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~49_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(7) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~10\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~50\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(7) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	cin => \ps2|PS2|PS2_Command_Out|Add0~10\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~49_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~50\);

-- Location: FF_X27_Y2_N20
\ps2|PS2|PS2_Command_Out|command_initiate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~49_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(7));

-- Location: LABCELL_X27_Y2_N21
\ps2|PS2|PS2_Command_Out|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~45_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(8) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~50\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~46\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(8) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(8),
	cin => \ps2|PS2|PS2_Command_Out|Add0~50\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~45_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~46\);

-- Location: FF_X27_Y2_N23
\ps2|PS2|PS2_Command_Out|command_initiate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~45_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(8));

-- Location: LABCELL_X27_Y2_N24
\ps2|PS2|PS2_Command_Out|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~41_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(9) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~46\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~42\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(9) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(9),
	cin => \ps2|PS2|PS2_Command_Out|Add0~46\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~41_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~42\);

-- Location: FF_X27_Y2_N26
\ps2|PS2|PS2_Command_Out|command_initiate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~41_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(9));

-- Location: LABCELL_X27_Y2_N27
\ps2|PS2|PS2_Command_Out|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~37_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(10) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~42\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~38\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(10) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(10),
	cin => \ps2|PS2|PS2_Command_Out|Add0~42\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~37_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~38\);

-- Location: FF_X27_Y2_N29
\ps2|PS2|PS2_Command_Out|command_initiate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~37_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(10));

-- Location: LABCELL_X27_Y2_N30
\ps2|PS2|PS2_Command_Out|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~33_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(11) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~38\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~34\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(11) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(11),
	cin => \ps2|PS2|PS2_Command_Out|Add0~38\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~33_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~34\);

-- Location: FF_X27_Y2_N32
\ps2|PS2|PS2_Command_Out|command_initiate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~33_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(11));

-- Location: LABCELL_X27_Y2_N33
\ps2|PS2|PS2_Command_Out|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~5_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~34\ ))
-- \ps2|PS2|PS2_Command_Out|Add0~6\ = CARRY(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	cin => \ps2|PS2|PS2_Command_Out|Add0~34\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~5_sumout\,
	cout => \ps2|PS2|PS2_Command_Out|Add0~6\);

-- Location: FF_X27_Y2_N35
\ps2|PS2|PS2_Command_Out|command_initiate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~5_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(12));

-- Location: LABCELL_X27_Y2_N36
\ps2|PS2|PS2_Command_Out|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add0~1_sumout\ = SUM(( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(13) ) + ( GND ) + ( \ps2|PS2|PS2_Command_Out|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	cin => \ps2|PS2|PS2_Command_Out|Add0~6\,
	sumout => \ps2|PS2|PS2_Command_Out|Add0~1_sumout\);

-- Location: FF_X27_Y2_N38
\ps2|PS2|PS2_Command_Out|command_initiate_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Add0~1_sumout\,
	sclr => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|command_initiate_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|command_initiate_counter\(13));

-- Location: LABCELL_X27_Y4_N18
\ps2|PS2|PS2_Command_Out|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Equal2~2_combout\ = ( \ps2|PS2|PS2_Command_Out|Equal2~0_combout\ & ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(12) & ( (\ps2|PS2|PS2_Command_Out|command_initiate_counter\(13) & \ps2|PS2|PS2_Command_Out|Equal2~1_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	combout => \ps2|PS2|PS2_Command_Out|Equal2~2_combout\);

-- Location: LABCELL_X27_Y4_N45
\ps2|PS2|PS2_Command_Out|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector2~1_combout\ = ( \ps2|PS2|ps2_clk_reg~q\ & ( \ps2|PS2|last_ps2_clk~q\ & ( ((\ps2|PS2|PS2_Command_Out|Equal2~2_combout\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\)) # 
-- (\ps2|PS2|PS2_Command_Out|Selector2~0_combout\) ) ) ) # ( !\ps2|PS2|ps2_clk_reg~q\ & ( \ps2|PS2|last_ps2_clk~q\ & ( (\ps2|PS2|PS2_Command_Out|Equal2~2_combout\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\) ) ) ) # ( 
-- \ps2|PS2|ps2_clk_reg~q\ & ( !\ps2|PS2|last_ps2_clk~q\ & ( ((\ps2|PS2|PS2_Command_Out|Equal2~2_combout\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\)) # (\ps2|PS2|PS2_Command_Out|Selector2~0_combout\) ) ) ) # ( 
-- !\ps2|PS2|ps2_clk_reg~q\ & ( !\ps2|PS2|last_ps2_clk~q\ & ( ((\ps2|PS2|PS2_Command_Out|Equal2~2_combout\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\)) # (\ps2|PS2|PS2_Command_Out|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011100000000001100110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Selector2~0_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal2~2_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datae => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	dataf => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	combout => \ps2|PS2|PS2_Command_Out|Selector2~1_combout\);

-- Location: FF_X27_Y4_N47
\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Selector2~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\);

-- Location: MLABCELL_X28_Y5_N21
\ps2|PS2|PS2_Command_Out|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector3~0_combout\ = ( !\ps2|PS2|ps2_clk_reg~q\ & ( (\ps2|PS2|last_ps2_clk~q\ & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Command_Out|Selector3~0_combout\);

-- Location: MLABCELL_X28_Y5_N12
\ps2|PS2|PS2_Command_Out|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Selector3~1_combout\ = ( \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( \ps2|PS2|PS2_Command_Out|Selector3~0_combout\ ) ) # ( !\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & 
-- ( \ps2|PS2|PS2_Command_Out|Selector3~0_combout\ ) ) # ( \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( !\ps2|PS2|PS2_Command_Out|Selector3~0_combout\ & ( (!\ps2|PS2|PS2_Command_Out|always1~0_combout\ & 
-- ((!\ps2|PS2|PS2_Command_Out|Equal3~2_combout\) # ((!\ps2|PS2|PS2_Command_Out|Equal3~0_combout\) # (!\ps2|PS2|PS2_Command_Out|Equal3~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_always1~0_combout\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	datae => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Selector3~0_combout\,
	combout => \ps2|PS2|PS2_Command_Out|Selector3~1_combout\);

-- Location: FF_X28_Y5_N14
\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|Selector3~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\);

-- Location: LABCELL_X27_Y4_N24
\ps2|PS2|PS2_Command_Out|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|Add3~0_combout\ = ( \ps2|PS2|PS2_Command_Out|cur_bit\(2) & ( !\ps2|PS2|PS2_Command_Out|cur_bit\(3) $ (((!\ps2|PS2|PS2_Command_Out|cur_bit\(0)) # (!\ps2|PS2|PS2_Command_Out|cur_bit\(1)))) ) ) # ( 
-- !\ps2|PS2|PS2_Command_Out|cur_bit\(2) & ( \ps2|PS2|PS2_Command_Out|cur_bit\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(3),
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(2),
	combout => \ps2|PS2|PS2_Command_Out|Add3~0_combout\);

-- Location: LABCELL_X27_Y4_N33
\ps2|PS2|PS2_Command_Out|cur_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|cur_bit~0_combout\ = ( \ps2|PS2|PS2_Command_Out|Add3~0_combout\ & ( (!\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & (\ps2|PS2|last_ps2_clk~q\ & \KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_Add3~0_combout\,
	combout => \ps2|PS2|PS2_Command_Out|cur_bit~0_combout\);

-- Location: FF_X27_Y4_N35
\ps2|PS2|PS2_Command_Out|cur_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|cur_bit~0_combout\,
	ena => \ps2|PS2|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|cur_bit\(3));

-- Location: LABCELL_X27_Y4_N12
\ps2|PS2|PS2_Command_Out|ps2_command[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \ps2|PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\);

-- Location: FF_X27_Y4_N14
\ps2|PS2|PS2_Command_Out|ps2_command[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Command_Out|ps2_command\(8));

-- Location: LABCELL_X27_Y4_N15
\ps2|PS2|PS2_Command_Out|PS2_DAT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|PS2_DAT~1_combout\ = ( \ps2|PS2|PS2_Command_Out|ps2_command\(8) & ( (\ps2|PS2|PS2_Command_Out|cur_bit\(3) & \ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Command_Out|ALT_INV_cur_bit\(3),
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_ps2_command\(8),
	combout => \ps2|PS2|PS2_Command_Out|PS2_DAT~1_combout\);

-- Location: LABCELL_X27_Y4_N51
\ps2|PS2|PS2_Command_Out|PS2_DAT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Command_Out|PS2_DAT~2_combout\ = ( \ps2|PS2|PS2_Command_Out|command_initiate_counter\(13) & ( ((\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\) # 
-- (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\)) # (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) ) # ( !\ps2|PS2|PS2_Command_Out|command_initiate_counter\(13) & ( 
-- (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # (\ps2|PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datad => \ps2|PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	dataf => \ps2|PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	combout => \ps2|PS2|PS2_Command_Out|PS2_DAT~2_combout\);

-- Location: LABCELL_X45_Y13_N30
\d1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~89_sumout\ = SUM(( \d1|count\(0) ) + ( VCC ) + ( !VCC ))
-- \d1|Add0~90\ = CARRY(( \d1|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|ALT_INV_count\(0),
	cin => GND,
	sumout => \d1|Add0~89_sumout\,
	cout => \d1|Add0~90\);

-- Location: LABCELL_X40_Y9_N30
\d4|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~97_sumout\ = SUM(( \d4|count\(0) ) + ( VCC ) + ( !VCC ))
-- \d4|Add0~98\ = CARRY(( \d4|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(0),
	cin => GND,
	sumout => \d4|Add0~97_sumout\,
	cout => \d4|Add0~98\);

-- Location: LABCELL_X40_Y8_N48
\d4|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|LessThan0~3_combout\ = ( \d4|count\(23) & ( (\d4|count\(20) & (\d4|count\(21) & \d4|count\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(20),
	datac => \d4|ALT_INV_count\(21),
	datad => \d4|ALT_INV_count\(22),
	dataf => \d4|ALT_INV_count\(23),
	combout => \d4|LessThan0~3_combout\);

-- Location: LABCELL_X40_Y8_N51
\d4|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|LessThan0~4_combout\ = ( \d4|count\(18) & ( (\d4|count\(17) & (\d4|LessThan0~3_combout\ & \d4|count\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(17),
	datac => \d4|ALT_INV_LessThan0~3_combout\,
	datad => \d4|ALT_INV_count\(19),
	dataf => \d4|ALT_INV_count\(18),
	combout => \d4|LessThan0~4_combout\);

-- Location: LABCELL_X40_Y9_N6
\d4|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|LessThan0~0_combout\ = ( \d4|count\(5) & ( \d4|count\(4) ) ) # ( \d4|count\(5) & ( !\d4|count\(4) & ( (\d4|count\(3) & ((\d4|count\(2)) # (\d4|count\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110001001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(1),
	datab => \d4|ALT_INV_count\(3),
	datac => \d4|ALT_INV_count\(2),
	datae => \d4|ALT_INV_count\(5),
	dataf => \d4|ALT_INV_count\(4),
	combout => \d4|LessThan0~0_combout\);

-- Location: LABCELL_X40_Y9_N24
\d4|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|LessThan0~1_combout\ = ( !\d4|count\(8) & ( !\d4|count\(11) & ( (!\d4|count\(7) & (!\d4|count\(9) & !\d4|count\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(7),
	datab => \d4|ALT_INV_count\(9),
	datac => \d4|ALT_INV_count\(10),
	datae => \d4|ALT_INV_count\(8),
	dataf => \d4|ALT_INV_count\(11),
	combout => \d4|LessThan0~1_combout\);

-- Location: LABCELL_X40_Y9_N18
\d4|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|LessThan0~2_combout\ = ( \d4|count\(13) & ( \d4|LessThan0~1_combout\ & ( \d4|count\(14) ) ) ) # ( !\d4|count\(13) & ( \d4|LessThan0~1_combout\ & ( (\d4|count\(14) & (\d4|count\(12) & ((\d4|LessThan0~0_combout\) # (\d4|count\(6))))) ) ) ) # ( 
-- \d4|count\(13) & ( !\d4|LessThan0~1_combout\ & ( \d4|count\(14) ) ) ) # ( !\d4|count\(13) & ( !\d4|LessThan0~1_combout\ & ( (\d4|count\(14) & \d4|count\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110011001100000001000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(6),
	datab => \d4|ALT_INV_count\(14),
	datac => \d4|ALT_INV_count\(12),
	datad => \d4|ALT_INV_LessThan0~0_combout\,
	datae => \d4|ALT_INV_count\(13),
	dataf => \d4|ALT_INV_LessThan0~1_combout\,
	combout => \d4|LessThan0~2_combout\);

-- Location: LABCELL_X40_Y8_N54
\d4|count[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|count[22]~0_combout\ = ( \KEY[0]~input_o\ & ( \d4|count\(16) & ( (\d4|count\(24)) # (\d4|LessThan0~4_combout\) ) ) ) # ( !\KEY[0]~input_o\ & ( \d4|count\(16) ) ) # ( \KEY[0]~input_o\ & ( !\d4|count\(16) & ( ((\d4|LessThan0~4_combout\ & 
-- ((\d4|LessThan0~2_combout\) # (\d4|count\(15))))) # (\d4|count\(24)) ) ) ) # ( !\KEY[0]~input_o\ & ( !\d4|count\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000101011111111111111111111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_LessThan0~4_combout\,
	datab => \d4|ALT_INV_count\(15),
	datac => \d4|ALT_INV_LessThan0~2_combout\,
	datad => \d4|ALT_INV_count\(24),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \d4|ALT_INV_count\(16),
	combout => \d4|count[22]~0_combout\);

-- Location: FF_X40_Y9_N32
\d4|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~97_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(0));

-- Location: LABCELL_X40_Y9_N33
\d4|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~41_sumout\ = SUM(( \d4|count\(1) ) + ( GND ) + ( \d4|Add0~98\ ))
-- \d4|Add0~42\ = CARRY(( \d4|count\(1) ) + ( GND ) + ( \d4|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(1),
	cin => \d4|Add0~98\,
	sumout => \d4|Add0~41_sumout\,
	cout => \d4|Add0~42\);

-- Location: FF_X40_Y9_N35
\d4|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~41_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(1));

-- Location: LABCELL_X40_Y9_N36
\d4|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~45_sumout\ = SUM(( \d4|count\(2) ) + ( GND ) + ( \d4|Add0~42\ ))
-- \d4|Add0~46\ = CARRY(( \d4|count\(2) ) + ( GND ) + ( \d4|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(2),
	cin => \d4|Add0~42\,
	sumout => \d4|Add0~45_sumout\,
	cout => \d4|Add0~46\);

-- Location: FF_X40_Y9_N38
\d4|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~45_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(2));

-- Location: LABCELL_X40_Y9_N39
\d4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~37_sumout\ = SUM(( \d4|count\(3) ) + ( GND ) + ( \d4|Add0~46\ ))
-- \d4|Add0~38\ = CARRY(( \d4|count\(3) ) + ( GND ) + ( \d4|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(3),
	cin => \d4|Add0~46\,
	sumout => \d4|Add0~37_sumout\,
	cout => \d4|Add0~38\);

-- Location: FF_X40_Y9_N41
\d4|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~37_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(3));

-- Location: LABCELL_X40_Y9_N42
\d4|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~33_sumout\ = SUM(( \d4|count\(4) ) + ( GND ) + ( \d4|Add0~38\ ))
-- \d4|Add0~34\ = CARRY(( \d4|count\(4) ) + ( GND ) + ( \d4|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(4),
	cin => \d4|Add0~38\,
	sumout => \d4|Add0~33_sumout\,
	cout => \d4|Add0~34\);

-- Location: FF_X40_Y9_N44
\d4|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~33_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(4));

-- Location: LABCELL_X40_Y9_N45
\d4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~29_sumout\ = SUM(( \d4|count\(5) ) + ( GND ) + ( \d4|Add0~34\ ))
-- \d4|Add0~30\ = CARRY(( \d4|count\(5) ) + ( GND ) + ( \d4|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(5),
	cin => \d4|Add0~34\,
	sumout => \d4|Add0~29_sumout\,
	cout => \d4|Add0~30\);

-- Location: FF_X40_Y9_N47
\d4|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~29_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(5));

-- Location: LABCELL_X40_Y9_N48
\d4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~25_sumout\ = SUM(( \d4|count\(6) ) + ( GND ) + ( \d4|Add0~30\ ))
-- \d4|Add0~26\ = CARRY(( \d4|count\(6) ) + ( GND ) + ( \d4|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(6),
	cin => \d4|Add0~30\,
	sumout => \d4|Add0~25_sumout\,
	cout => \d4|Add0~26\);

-- Location: FF_X40_Y9_N50
\d4|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~25_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(6));

-- Location: LABCELL_X40_Y9_N51
\d4|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~65_sumout\ = SUM(( \d4|count\(7) ) + ( GND ) + ( \d4|Add0~26\ ))
-- \d4|Add0~66\ = CARRY(( \d4|count\(7) ) + ( GND ) + ( \d4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(7),
	cin => \d4|Add0~26\,
	sumout => \d4|Add0~65_sumout\,
	cout => \d4|Add0~66\);

-- Location: FF_X40_Y9_N53
\d4|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~65_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(7));

-- Location: LABCELL_X40_Y9_N54
\d4|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~61_sumout\ = SUM(( \d4|count\(8) ) + ( GND ) + ( \d4|Add0~66\ ))
-- \d4|Add0~62\ = CARRY(( \d4|count\(8) ) + ( GND ) + ( \d4|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(8),
	cin => \d4|Add0~66\,
	sumout => \d4|Add0~61_sumout\,
	cout => \d4|Add0~62\);

-- Location: FF_X40_Y9_N56
\d4|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~61_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(8));

-- Location: LABCELL_X40_Y9_N57
\d4|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~57_sumout\ = SUM(( \d4|count\(9) ) + ( GND ) + ( \d4|Add0~62\ ))
-- \d4|Add0~58\ = CARRY(( \d4|count\(9) ) + ( GND ) + ( \d4|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(9),
	cin => \d4|Add0~62\,
	sumout => \d4|Add0~57_sumout\,
	cout => \d4|Add0~58\);

-- Location: FF_X40_Y9_N59
\d4|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~57_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(9));

-- Location: LABCELL_X40_Y8_N0
\d4|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~53_sumout\ = SUM(( \d4|count\(10) ) + ( GND ) + ( \d4|Add0~58\ ))
-- \d4|Add0~54\ = CARRY(( \d4|count\(10) ) + ( GND ) + ( \d4|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(10),
	cin => \d4|Add0~58\,
	sumout => \d4|Add0~53_sumout\,
	cout => \d4|Add0~54\);

-- Location: FF_X40_Y8_N2
\d4|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~53_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(10));

-- Location: LABCELL_X40_Y8_N3
\d4|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~49_sumout\ = SUM(( \d4|count\(11) ) + ( GND ) + ( \d4|Add0~54\ ))
-- \d4|Add0~50\ = CARRY(( \d4|count\(11) ) + ( GND ) + ( \d4|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(11),
	cin => \d4|Add0~54\,
	sumout => \d4|Add0~49_sumout\,
	cout => \d4|Add0~50\);

-- Location: FF_X40_Y8_N5
\d4|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~49_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(11));

-- Location: LABCELL_X40_Y8_N6
\d4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~21_sumout\ = SUM(( \d4|count\(12) ) + ( GND ) + ( \d4|Add0~50\ ))
-- \d4|Add0~22\ = CARRY(( \d4|count\(12) ) + ( GND ) + ( \d4|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(12),
	cin => \d4|Add0~50\,
	sumout => \d4|Add0~21_sumout\,
	cout => \d4|Add0~22\);

-- Location: FF_X40_Y8_N8
\d4|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~21_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(12));

-- Location: LABCELL_X40_Y8_N9
\d4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~17_sumout\ = SUM(( \d4|count\(13) ) + ( GND ) + ( \d4|Add0~22\ ))
-- \d4|Add0~18\ = CARRY(( \d4|count\(13) ) + ( GND ) + ( \d4|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(13),
	cin => \d4|Add0~22\,
	sumout => \d4|Add0~17_sumout\,
	cout => \d4|Add0~18\);

-- Location: FF_X40_Y8_N11
\d4|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~17_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(13));

-- Location: LABCELL_X40_Y8_N12
\d4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~13_sumout\ = SUM(( \d4|count\(14) ) + ( GND ) + ( \d4|Add0~18\ ))
-- \d4|Add0~14\ = CARRY(( \d4|count\(14) ) + ( GND ) + ( \d4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(14),
	cin => \d4|Add0~18\,
	sumout => \d4|Add0~13_sumout\,
	cout => \d4|Add0~14\);

-- Location: FF_X40_Y8_N14
\d4|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~13_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(14));

-- Location: LABCELL_X40_Y8_N15
\d4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~9_sumout\ = SUM(( \d4|count\(15) ) + ( GND ) + ( \d4|Add0~14\ ))
-- \d4|Add0~10\ = CARRY(( \d4|count\(15) ) + ( GND ) + ( \d4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(15),
	cin => \d4|Add0~14\,
	sumout => \d4|Add0~9_sumout\,
	cout => \d4|Add0~10\);

-- Location: FF_X40_Y8_N17
\d4|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~9_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(15));

-- Location: LABCELL_X40_Y8_N18
\d4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~5_sumout\ = SUM(( \d4|count\(16) ) + ( GND ) + ( \d4|Add0~10\ ))
-- \d4|Add0~6\ = CARRY(( \d4|count\(16) ) + ( GND ) + ( \d4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(16),
	cin => \d4|Add0~10\,
	sumout => \d4|Add0~5_sumout\,
	cout => \d4|Add0~6\);

-- Location: FF_X40_Y8_N20
\d4|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~5_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(16));

-- Location: LABCELL_X40_Y8_N21
\d4|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~77_sumout\ = SUM(( \d4|count\(17) ) + ( GND ) + ( \d4|Add0~6\ ))
-- \d4|Add0~78\ = CARRY(( \d4|count\(17) ) + ( GND ) + ( \d4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(17),
	cin => \d4|Add0~6\,
	sumout => \d4|Add0~77_sumout\,
	cout => \d4|Add0~78\);

-- Location: FF_X40_Y8_N23
\d4|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~77_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(17));

-- Location: LABCELL_X40_Y8_N24
\d4|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~73_sumout\ = SUM(( \d4|count\(18) ) + ( GND ) + ( \d4|Add0~78\ ))
-- \d4|Add0~74\ = CARRY(( \d4|count\(18) ) + ( GND ) + ( \d4|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(18),
	cin => \d4|Add0~78\,
	sumout => \d4|Add0~73_sumout\,
	cout => \d4|Add0~74\);

-- Location: FF_X40_Y8_N26
\d4|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~73_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(18));

-- Location: LABCELL_X40_Y8_N27
\d4|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~69_sumout\ = SUM(( \d4|count\(19) ) + ( GND ) + ( \d4|Add0~74\ ))
-- \d4|Add0~70\ = CARRY(( \d4|count\(19) ) + ( GND ) + ( \d4|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(19),
	cin => \d4|Add0~74\,
	sumout => \d4|Add0~69_sumout\,
	cout => \d4|Add0~70\);

-- Location: FF_X40_Y8_N29
\d4|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~69_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(19));

-- Location: LABCELL_X40_Y8_N30
\d4|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~93_sumout\ = SUM(( \d4|count\(20) ) + ( GND ) + ( \d4|Add0~70\ ))
-- \d4|Add0~94\ = CARRY(( \d4|count\(20) ) + ( GND ) + ( \d4|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(20),
	cin => \d4|Add0~70\,
	sumout => \d4|Add0~93_sumout\,
	cout => \d4|Add0~94\);

-- Location: FF_X40_Y8_N32
\d4|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~93_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(20));

-- Location: LABCELL_X40_Y8_N33
\d4|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~89_sumout\ = SUM(( \d4|count\(21) ) + ( GND ) + ( \d4|Add0~94\ ))
-- \d4|Add0~90\ = CARRY(( \d4|count\(21) ) + ( GND ) + ( \d4|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(21),
	cin => \d4|Add0~94\,
	sumout => \d4|Add0~89_sumout\,
	cout => \d4|Add0~90\);

-- Location: FF_X40_Y8_N35
\d4|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~89_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(21));

-- Location: LABCELL_X40_Y8_N36
\d4|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~81_sumout\ = SUM(( \d4|count\(22) ) + ( GND ) + ( \d4|Add0~90\ ))
-- \d4|Add0~82\ = CARRY(( \d4|count\(22) ) + ( GND ) + ( \d4|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(22),
	cin => \d4|Add0~90\,
	sumout => \d4|Add0~81_sumout\,
	cout => \d4|Add0~82\);

-- Location: FF_X40_Y8_N38
\d4|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~81_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(22));

-- Location: LABCELL_X40_Y8_N39
\d4|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~85_sumout\ = SUM(( \d4|count\(23) ) + ( GND ) + ( \d4|Add0~82\ ))
-- \d4|Add0~86\ = CARRY(( \d4|count\(23) ) + ( GND ) + ( \d4|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d4|ALT_INV_count\(23),
	cin => \d4|Add0~82\,
	sumout => \d4|Add0~85_sumout\,
	cout => \d4|Add0~86\);

-- Location: FF_X40_Y8_N41
\d4|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~85_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(23));

-- Location: LABCELL_X40_Y8_N42
\d4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d4|Add0~1_sumout\ = SUM(( \d4|count\(24) ) + ( GND ) + ( \d4|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d4|ALT_INV_count\(24),
	cin => \d4|Add0~86\,
	sumout => \d4|Add0~1_sumout\);

-- Location: FF_X40_Y8_N44
\d4|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d4|Add0~1_sumout\,
	sclr => \d4|count[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d4|count\(24));

-- Location: LABCELL_X46_Y12_N12
\d1|count[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|count[15]~0_combout\ = ( \d4|count\(15) & ( \d1|LessThan0~combout\ ) ) # ( !\d4|count\(15) & ( \d1|LessThan0~combout\ ) ) # ( \d4|count\(15) & ( !\d1|LessThan0~combout\ & ( (\d4|LessThan0~4_combout\) # (\d4|count\(24)) ) ) ) # ( !\d4|count\(15) & ( 
-- !\d1|LessThan0~combout\ & ( ((\d4|LessThan0~4_combout\ & ((\d4|count\(16)) # (\d4|LessThan0~2_combout\)))) # (\d4|count\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111111010101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d4|ALT_INV_count\(24),
	datab => \d4|ALT_INV_LessThan0~2_combout\,
	datac => \d4|ALT_INV_count\(16),
	datad => \d4|ALT_INV_LessThan0~4_combout\,
	datae => \d4|ALT_INV_count\(15),
	dataf => \d1|ALT_INV_LessThan0~combout\,
	combout => \d1|count[15]~0_combout\);

-- Location: FF_X45_Y13_N31
\d1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~89_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(0));

-- Location: LABCELL_X45_Y13_N33
\d1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~17_sumout\ = SUM(( \d1|count\(1) ) + ( GND ) + ( \d1|Add0~90\ ))
-- \d1|Add0~18\ = CARRY(( \d1|count\(1) ) + ( GND ) + ( \d1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(1),
	cin => \d1|Add0~90\,
	sumout => \d1|Add0~17_sumout\,
	cout => \d1|Add0~18\);

-- Location: FF_X45_Y13_N14
\d1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~17_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(1));

-- Location: LABCELL_X45_Y13_N36
\d1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~13_sumout\ = SUM(( \d1|count\(2) ) + ( GND ) + ( \d1|Add0~18\ ))
-- \d1|Add0~14\ = CARRY(( \d1|count\(2) ) + ( GND ) + ( \d1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(2),
	cin => \d1|Add0~18\,
	sumout => \d1|Add0~13_sumout\,
	cout => \d1|Add0~14\);

-- Location: FF_X45_Y13_N2
\d1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~13_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(2));

-- Location: LABCELL_X45_Y13_N39
\d1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~33_sumout\ = SUM(( \d1|count\(3) ) + ( GND ) + ( \d1|Add0~14\ ))
-- \d1|Add0~34\ = CARRY(( \d1|count\(3) ) + ( GND ) + ( \d1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(3),
	cin => \d1|Add0~14\,
	sumout => \d1|Add0~33_sumout\,
	cout => \d1|Add0~34\);

-- Location: FF_X45_Y13_N8
\d1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~33_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(3));

-- Location: LABCELL_X45_Y13_N42
\d1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~21_sumout\ = SUM(( \d1|count\(4) ) + ( GND ) + ( \d1|Add0~34\ ))
-- \d1|Add0~22\ = CARRY(( \d1|count\(4) ) + ( GND ) + ( \d1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(4),
	cin => \d1|Add0~34\,
	sumout => \d1|Add0~21_sumout\,
	cout => \d1|Add0~22\);

-- Location: FF_X45_Y13_N23
\d1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~21_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(4));

-- Location: LABCELL_X45_Y13_N45
\d1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~25_sumout\ = SUM(( \d1|count\(5) ) + ( GND ) + ( \d1|Add0~22\ ))
-- \d1|Add0~26\ = CARRY(( \d1|count\(5) ) + ( GND ) + ( \d1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(5),
	cin => \d1|Add0~22\,
	sumout => \d1|Add0~25_sumout\,
	cout => \d1|Add0~26\);

-- Location: FF_X45_Y13_N11
\d1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~25_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(5));

-- Location: LABCELL_X45_Y13_N48
\d1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~29_sumout\ = SUM(( \d1|count\(6) ) + ( GND ) + ( \d1|Add0~26\ ))
-- \d1|Add0~30\ = CARRY(( \d1|count\(6) ) + ( GND ) + ( \d1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(6),
	cin => \d1|Add0~26\,
	sumout => \d1|Add0~29_sumout\,
	cout => \d1|Add0~30\);

-- Location: LABCELL_X45_Y13_N3
\d1|count[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|count[6]~feeder_combout\ = ( \d1|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|ALT_INV_Add0~29_sumout\,
	combout => \d1|count[6]~feeder_combout\);

-- Location: FF_X45_Y13_N5
\d1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|count[6]~feeder_combout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(6));

-- Location: LABCELL_X45_Y13_N51
\d1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~37_sumout\ = SUM(( \d1|count\(7) ) + ( GND ) + ( \d1|Add0~30\ ))
-- \d1|Add0~38\ = CARRY(( \d1|count\(7) ) + ( GND ) + ( \d1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(7),
	cin => \d1|Add0~30\,
	sumout => \d1|Add0~37_sumout\,
	cout => \d1|Add0~38\);

-- Location: FF_X45_Y13_N29
\d1|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~37_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(7));

-- Location: LABCELL_X45_Y13_N54
\d1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~9_sumout\ = SUM(( \d1|count\(8) ) + ( GND ) + ( \d1|Add0~38\ ))
-- \d1|Add0~10\ = CARRY(( \d1|count\(8) ) + ( GND ) + ( \d1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(8),
	cin => \d1|Add0~38\,
	sumout => \d1|Add0~9_sumout\,
	cout => \d1|Add0~10\);

-- Location: FF_X45_Y13_N26
\d1|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~9_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(8));

-- Location: LABCELL_X45_Y13_N57
\d1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~5_sumout\ = SUM(( \d1|count\(9) ) + ( GND ) + ( \d1|Add0~10\ ))
-- \d1|Add0~6\ = CARRY(( \d1|count\(9) ) + ( GND ) + ( \d1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(9),
	cin => \d1|Add0~10\,
	sumout => \d1|Add0~5_sumout\,
	cout => \d1|Add0~6\);

-- Location: FF_X45_Y13_N17
\d1|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|Add0~5_sumout\,
	sclr => \d1|count[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(9));

-- Location: LABCELL_X45_Y12_N0
\d1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~1_sumout\ = SUM(( \d1|count\(10) ) + ( GND ) + ( \d1|Add0~6\ ))
-- \d1|Add0~2\ = CARRY(( \d1|count\(10) ) + ( GND ) + ( \d1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|ALT_INV_count\(10),
	cin => \d1|Add0~6\,
	sumout => \d1|Add0~1_sumout\,
	cout => \d1|Add0~2\);

-- Location: FF_X45_Y12_N2
\d1|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~1_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(10));

-- Location: LABCELL_X45_Y12_N3
\d1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~45_sumout\ = SUM(( \d1|count\(11) ) + ( GND ) + ( \d1|Add0~2\ ))
-- \d1|Add0~46\ = CARRY(( \d1|count\(11) ) + ( GND ) + ( \d1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(11),
	cin => \d1|Add0~2\,
	sumout => \d1|Add0~45_sumout\,
	cout => \d1|Add0~46\);

-- Location: FF_X45_Y12_N5
\d1|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~45_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(11));

-- Location: LABCELL_X45_Y12_N6
\d1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~41_sumout\ = SUM(( \d1|count\(12) ) + ( GND ) + ( \d1|Add0~46\ ))
-- \d1|Add0~42\ = CARRY(( \d1|count\(12) ) + ( GND ) + ( \d1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|ALT_INV_count\(12),
	cin => \d1|Add0~46\,
	sumout => \d1|Add0~41_sumout\,
	cout => \d1|Add0~42\);

-- Location: FF_X45_Y12_N8
\d1|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~41_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(12));

-- Location: LABCELL_X45_Y12_N9
\d1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~53_sumout\ = SUM(( \d1|count\(13) ) + ( GND ) + ( \d1|Add0~42\ ))
-- \d1|Add0~54\ = CARRY(( \d1|count\(13) ) + ( GND ) + ( \d1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(13),
	cin => \d1|Add0~42\,
	sumout => \d1|Add0~53_sumout\,
	cout => \d1|Add0~54\);

-- Location: FF_X45_Y12_N11
\d1|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~53_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(13));

-- Location: LABCELL_X45_Y12_N12
\d1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~49_sumout\ = SUM(( \d1|count\(14) ) + ( GND ) + ( \d1|Add0~54\ ))
-- \d1|Add0~50\ = CARRY(( \d1|count\(14) ) + ( GND ) + ( \d1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|ALT_INV_count\(14),
	cin => \d1|Add0~54\,
	sumout => \d1|Add0~49_sumout\,
	cout => \d1|Add0~50\);

-- Location: FF_X45_Y12_N14
\d1|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~49_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(14));

-- Location: LABCELL_X45_Y13_N18
\d1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|LessThan0~0_combout\ = ( !\d1|count\(6) & ( !\d1|count\(5) & ( (!\d1|count\(4) & (!\d1|count\(3) & !\d1|count\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(4),
	datab => \d1|ALT_INV_count\(3),
	datac => \d1|ALT_INV_count\(7),
	datae => \d1|ALT_INV_count\(6),
	dataf => \d1|ALT_INV_count\(5),
	combout => \d1|LessThan0~0_combout\);

-- Location: LABCELL_X45_Y13_N6
\d1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|LessThan0~1_combout\ = ( \d1|count\(8) & ( \d1|LessThan0~0_combout\ & ( (\d1|count\(10) & (((\d1|count\(1)) # (\d1|count\(2))) # (\d1|count\(9)))) ) ) ) # ( !\d1|count\(8) & ( \d1|LessThan0~0_combout\ & ( (\d1|count\(10) & \d1|count\(9)) ) ) ) # ( 
-- \d1|count\(8) & ( !\d1|LessThan0~0_combout\ & ( \d1|count\(10) ) ) ) # ( !\d1|count\(8) & ( !\d1|LessThan0~0_combout\ & ( (\d1|count\(10) & \d1|count\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010101010101010100010001000100010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(10),
	datab => \d1|ALT_INV_count\(9),
	datac => \d1|ALT_INV_count\(2),
	datad => \d1|ALT_INV_count\(1),
	datae => \d1|ALT_INV_count\(8),
	dataf => \d1|ALT_INV_LessThan0~0_combout\,
	combout => \d1|LessThan0~1_combout\);

-- Location: LABCELL_X45_Y12_N15
\d1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~65_sumout\ = SUM(( \d1|count\(15) ) + ( GND ) + ( \d1|Add0~50\ ))
-- \d1|Add0~66\ = CARRY(( \d1|count\(15) ) + ( GND ) + ( \d1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(15),
	cin => \d1|Add0~50\,
	sumout => \d1|Add0~65_sumout\,
	cout => \d1|Add0~66\);

-- Location: FF_X45_Y12_N17
\d1|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~65_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(15));

-- Location: LABCELL_X45_Y12_N18
\d1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~69_sumout\ = SUM(( \d1|count\(16) ) + ( GND ) + ( \d1|Add0~66\ ))
-- \d1|Add0~70\ = CARRY(( \d1|count\(16) ) + ( GND ) + ( \d1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(16),
	cin => \d1|Add0~66\,
	sumout => \d1|Add0~69_sumout\,
	cout => \d1|Add0~70\);

-- Location: FF_X45_Y12_N20
\d1|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~69_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(16));

-- Location: LABCELL_X45_Y12_N21
\d1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~61_sumout\ = SUM(( \d1|count\(17) ) + ( GND ) + ( \d1|Add0~70\ ))
-- \d1|Add0~62\ = CARRY(( \d1|count\(17) ) + ( GND ) + ( \d1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(17),
	cin => \d1|Add0~70\,
	sumout => \d1|Add0~61_sumout\,
	cout => \d1|Add0~62\);

-- Location: FF_X45_Y12_N23
\d1|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~61_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(17));

-- Location: LABCELL_X45_Y12_N24
\d1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~57_sumout\ = SUM(( \d1|count\(18) ) + ( GND ) + ( \d1|Add0~62\ ))
-- \d1|Add0~58\ = CARRY(( \d1|count\(18) ) + ( GND ) + ( \d1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(18),
	cin => \d1|Add0~62\,
	sumout => \d1|Add0~57_sumout\,
	cout => \d1|Add0~58\);

-- Location: FF_X45_Y12_N26
\d1|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~57_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(18));

-- Location: LABCELL_X45_Y12_N27
\d1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~81_sumout\ = SUM(( \d1|count\(19) ) + ( GND ) + ( \d1|Add0~58\ ))
-- \d1|Add0~82\ = CARRY(( \d1|count\(19) ) + ( GND ) + ( \d1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(19),
	cin => \d1|Add0~58\,
	sumout => \d1|Add0~81_sumout\,
	cout => \d1|Add0~82\);

-- Location: FF_X45_Y12_N29
\d1|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~81_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(19));

-- Location: LABCELL_X45_Y12_N30
\d1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~85_sumout\ = SUM(( \d1|count\(20) ) + ( GND ) + ( \d1|Add0~82\ ))
-- \d1|Add0~86\ = CARRY(( \d1|count\(20) ) + ( GND ) + ( \d1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|ALT_INV_count\(20),
	cin => \d1|Add0~82\,
	sumout => \d1|Add0~85_sumout\,
	cout => \d1|Add0~86\);

-- Location: FF_X45_Y12_N32
\d1|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~85_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(20));

-- Location: LABCELL_X45_Y12_N33
\d1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~77_sumout\ = SUM(( \d1|count\(21) ) + ( GND ) + ( \d1|Add0~86\ ))
-- \d1|Add0~78\ = CARRY(( \d1|count\(21) ) + ( GND ) + ( \d1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(21),
	cin => \d1|Add0~86\,
	sumout => \d1|Add0~77_sumout\,
	cout => \d1|Add0~78\);

-- Location: FF_X45_Y12_N35
\d1|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~77_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(21));

-- Location: LABCELL_X45_Y12_N36
\d1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|Add0~73_sumout\ = SUM(( \d1|count\(22) ) + ( GND ) + ( \d1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|ALT_INV_count\(22),
	cin => \d1|Add0~78\,
	sumout => \d1|Add0~73_sumout\);

-- Location: FF_X45_Y12_N38
\d1|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|Add0~73_sumout\,
	sclr => \d1|count[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|count\(22));

-- Location: LABCELL_X46_Y12_N6
\d1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|LessThan0~3_combout\ = ( !\d1|count\(19) & ( (!\d1|count\(20) & (!\d1|count\(22) & !\d1|count\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(20),
	datac => \d1|ALT_INV_count\(22),
	datad => \d1|ALT_INV_count\(21),
	dataf => \d1|ALT_INV_count\(19),
	combout => \d1|LessThan0~3_combout\);

-- Location: LABCELL_X45_Y12_N42
\d1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|LessThan0~2_combout\ = ( \d1|count\(17) & ( \d1|count\(13) & ( (\d1|count\(16) & (\d1|count\(18) & \d1|count\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(16),
	datac => \d1|ALT_INV_count\(18),
	datad => \d1|ALT_INV_count\(15),
	datae => \d1|ALT_INV_count\(17),
	dataf => \d1|ALT_INV_count\(13),
	combout => \d1|LessThan0~2_combout\);

-- Location: LABCELL_X45_Y12_N54
\d1|LessThan0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|LessThan0~combout\ = LCELL(( \d1|LessThan0~3_combout\ & ( \d1|LessThan0~2_combout\ & ( (\d1|count\(14) & (((\d1|count\(12)) # (\d1|LessThan0~1_combout\)) # (\d1|count\(11)))) ) ) ) # ( !\d1|LessThan0~3_combout\ & ( \d1|LessThan0~2_combout\ ) ) # ( 
-- !\d1|LessThan0~3_combout\ & ( !\d1|LessThan0~2_combout\ ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|ALT_INV_count\(11),
	datab => \d1|ALT_INV_count\(14),
	datac => \d1|ALT_INV_LessThan0~1_combout\,
	datad => \d1|ALT_INV_count\(12),
	datae => \d1|ALT_INV_LessThan0~3_combout\,
	dataf => \d1|ALT_INV_LessThan0~2_combout\,
	combout => \d1|LessThan0~combout\);

-- Location: LABCELL_X45_Y12_N48
\d2|count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d2|count~2_combout\ = ( \KEY[0]~input_o\ & ( !\d2|LessThan0~combout\ & ( !\d2|count\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d2|ALT_INV_count\(0),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \d2|ALT_INV_LessThan0~combout\,
	combout => \d2|count~2_combout\);

-- Location: FF_X43_Y12_N26
\d2|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d1|LessThan0~combout\,
	asdata => \d2|count~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d2|count\(0));

-- Location: LABCELL_X40_Y12_N6
\d2|count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d2|count~3_combout\ = ( !\d2|LessThan0~combout\ & ( \d2|count\(0) & ( (!\d2|count\(1) & \KEY[0]~input_o\) ) ) ) # ( !\d2|LessThan0~combout\ & ( !\d2|count\(0) & ( (\d2|count\(1) & \KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d2|ALT_INV_count\(1),
	datac => \ALT_INV_KEY[0]~input_o\,
	datae => \d2|ALT_INV_LessThan0~combout\,
	dataf => \d2|ALT_INV_count\(0),
	combout => \d2|count~3_combout\);

-- Location: FF_X42_Y12_N56
\d2|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d1|LessThan0~combout\,
	asdata => \d2|count~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d2|count\(1));

-- Location: LABCELL_X42_Y12_N54
\d2|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d2|count~1_combout\ = ( \d2|count\(0) & ( (!\d2|LessThan0~combout\ & (\KEY[0]~input_o\ & (!\d2|count\(2) $ (!\d2|count\(1))))) ) ) # ( !\d2|count\(0) & ( (\d2|count\(2) & (!\d2|LessThan0~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000010000000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d2|ALT_INV_count\(2),
	datab => \d2|ALT_INV_LessThan0~combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d2|ALT_INV_count\(1),
	dataf => \d2|ALT_INV_count\(0),
	combout => \d2|count~1_combout\);

-- Location: FF_X42_Y12_N50
\d2|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d1|LessThan0~combout\,
	asdata => \d2|count~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d2|count\(2));

-- Location: LABCELL_X42_Y12_N48
\d2|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d2|count~0_combout\ = ( \d2|count\(2) & ( \d2|count\(0) & ( (!\d2|LessThan0~combout\ & (\KEY[0]~input_o\ & (!\d2|count\(3) $ (!\d2|count\(1))))) ) ) ) # ( !\d2|count\(2) & ( \d2|count\(0) & ( (\d2|count\(3) & (!\d2|LessThan0~combout\ & \KEY[0]~input_o\)) 
-- ) ) ) # ( \d2|count\(2) & ( !\d2|count\(0) & ( (\d2|count\(3) & (!\d2|LessThan0~combout\ & \KEY[0]~input_o\)) ) ) ) # ( !\d2|count\(2) & ( !\d2|count\(0) & ( (\d2|count\(3) & (!\d2|LessThan0~combout\ & \KEY[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d2|ALT_INV_count\(3),
	datab => \d2|ALT_INV_LessThan0~combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d2|ALT_INV_count\(1),
	datae => \d2|ALT_INV_count\(2),
	dataf => \d2|ALT_INV_count\(0),
	combout => \d2|count~0_combout\);

-- Location: FF_X42_Y12_N53
\d2|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d1|LessThan0~combout\,
	asdata => \d2|count~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d2|count\(3));

-- Location: LABCELL_X42_Y12_N57
\d2|LessThan0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d2|LessThan0~combout\ = LCELL(( \d2|count\(3) ) # ( !\d2|count\(3) & ( ((\d2|count\(1)) # (\d2|count\(0))) # (\d2|count\(2)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d2|ALT_INV_count\(2),
	datac => \d2|ALT_INV_count\(0),
	datad => \d2|ALT_INV_count\(1),
	dataf => \d2|ALT_INV_count\(3),
	combout => \d2|LessThan0~combout\);

-- Location: IOIBUF_X6_Y0_N18
\PS2_DAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LABCELL_X30_Y6_N36
\ps2|PS2|ps2_data_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|ps2_data_reg~0_combout\ = ( \PS2_DAT~input_o\ ) # ( !\PS2_DAT~input_o\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_PS2_DAT~input_o\,
	combout => \ps2|PS2|ps2_data_reg~0_combout\);

-- Location: FF_X30_Y6_N38
\ps2|PS2|ps2_data_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|ps2_data_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|ps2_data_reg~q\);

-- Location: LABCELL_X30_Y6_N18
\ps2|PS2|PS2_Data_In|data_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_count~3_combout\ = ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|PS2_Data_In|data_count\(0) & (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & (!\ps2|PS2|last_ps2_clk~q\ & \KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(0),
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Data_In|data_count~3_combout\);

-- Location: LABCELL_X30_Y6_N0
\ps2|PS2|PS2_Data_In|data_count[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\ = ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) # ((!\ps2|PS2|last_ps2_clk~q\) # (!\KEY[0]~input_o\)) ) ) # ( !\ps2|PS2|ps2_clk_reg~q\ & ( 
-- (!\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) # (!\KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110011111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\);

-- Location: FF_X30_Y6_N20
\ps2|PS2|PS2_Data_In|data_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_count~3_combout\,
	ena => \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_count\(0));

-- Location: LABCELL_X30_Y6_N48
\ps2|PS2|PS2_Data_In|data_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_count~4_combout\ = ( \ps2|PS2|PS2_Data_In|data_count\(1) & ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|last_ps2_clk~q\ & (\KEY[0]~input_o\ & (!\ps2|PS2|PS2_Data_In|data_count\(0) & 
-- \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\))) ) ) ) # ( !\ps2|PS2|PS2_Data_In|data_count\(1) & ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|last_ps2_clk~q\ & (\KEY[0]~input_o\ & (\ps2|PS2|PS2_Data_In|data_count\(0) & 
-- \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(0),
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datae => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(1),
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Data_In|data_count~4_combout\);

-- Location: FF_X30_Y6_N50
\ps2|PS2|PS2_Data_In|data_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_count~4_combout\,
	ena => \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_count\(1));

-- Location: LABCELL_X30_Y6_N12
\ps2|PS2|PS2_Data_In|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|Add0~1_combout\ = ( \ps2|PS2|PS2_Data_In|data_count\(0) & ( !\ps2|PS2|PS2_Data_In|data_count\(1) $ (!\ps2|PS2|PS2_Data_In|data_count\(2)) ) ) # ( !\ps2|PS2|PS2_Data_In|data_count\(0) & ( \ps2|PS2|PS2_Data_In|data_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(1),
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(2),
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(0),
	combout => \ps2|PS2|PS2_Data_In|Add0~1_combout\);

-- Location: LABCELL_X30_Y6_N3
\ps2|PS2|PS2_Data_In|data_count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_count~2_combout\ = ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|last_ps2_clk~q\ & (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & (\ps2|PS2|PS2_Data_In|Add0~1_combout\ & \KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_Add0~1_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Data_In|data_count~2_combout\);

-- Location: FF_X30_Y6_N5
\ps2|PS2|PS2_Data_In|data_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_count~2_combout\,
	ena => \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_count\(2));

-- Location: LABCELL_X30_Y6_N21
\ps2|PS2|PS2_Data_In|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|Add0~0_combout\ = ( \ps2|PS2|PS2_Data_In|data_count\(1) & ( !\ps2|PS2|PS2_Data_In|data_count\(3) $ (((!\ps2|PS2|PS2_Data_In|data_count\(0)) # (!\ps2|PS2|PS2_Data_In|data_count\(2)))) ) ) # ( !\ps2|PS2|PS2_Data_In|data_count\(1) & ( 
-- \ps2|PS2|PS2_Data_In|data_count\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(0),
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(3),
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(2),
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(1),
	combout => \ps2|PS2|PS2_Data_In|Add0~0_combout\);

-- Location: LABCELL_X30_Y6_N45
\ps2|PS2|PS2_Data_In|data_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_count~0_combout\ = ( \KEY[0]~input_o\ & ( (!\ps2|PS2|last_ps2_clk~q\ & (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & (\ps2|PS2|ps2_clk_reg~q\ & \ps2|PS2|PS2_Data_In|Add0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_Add0~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \ps2|PS2|PS2_Data_In|data_count~0_combout\);

-- Location: FF_X30_Y6_N47
\ps2|PS2|PS2_Data_In|data_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_count~0_combout\,
	ena => \ps2|PS2|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_count\(3));

-- Location: LABCELL_X30_Y6_N24
\ps2|PS2|PS2_Data_In|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|always1~0_combout\ = ( !\ps2|PS2|last_ps2_clk~q\ & ( \ps2|PS2|PS2_Data_In|data_count\(1) & ( (\ps2|PS2|PS2_Data_In|data_count\(2) & (\ps2|PS2|ps2_clk_reg~q\ & (\ps2|PS2|PS2_Data_In|data_count\(0) & 
-- !\ps2|PS2|PS2_Data_In|data_count\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(2),
	datab => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(0),
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(3),
	datae => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_count\(1),
	combout => \ps2|PS2|PS2_Data_In|always1~0_combout\);

-- Location: LABCELL_X30_Y6_N15
\ps2|PS2|PS2_Data_In|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|Selector3~0_combout\ = ( \ps2|PS2|PS2_Data_In|always1~0_combout\ & ( ((\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ & ((!\ps2|PS2|ps2_clk_reg~q\) # (\ps2|PS2|last_ps2_clk~q\)))) # 
-- (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) ) ) # ( !\ps2|PS2|PS2_Data_In|always1~0_combout\ & ( (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ & ((!\ps2|PS2|ps2_clk_reg~q\) # (\ps2|PS2|last_ps2_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100001111110111110000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datab => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_always1~0_combout\,
	combout => \ps2|PS2|PS2_Data_In|Selector3~0_combout\);

-- Location: FF_X30_Y6_N16
\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\);

-- Location: LABCELL_X30_Y6_N6
\ps2|PS2|PS2_Data_In|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|Selector4~0_combout\ = ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ & ( ((\ps2|PS2|ps2_clk_reg~q\ & !\ps2|PS2|last_ps2_clk~q\)) # (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\) ) ) # ( 
-- !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ & ( (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ((!\ps2|PS2|ps2_clk_reg~q\) # (\ps2|PS2|last_ps2_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111100110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\,
	combout => \ps2|PS2|PS2_Data_In|Selector4~0_combout\);

-- Location: FF_X30_Y6_N8
\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\);

-- Location: LABCELL_X30_Y6_N39
\ps2|PS2|PS2_Data_In|always5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|always5~0_combout\ = ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( (!\ps2|PS2|last_ps2_clk~q\ & \ps2|PS2|ps2_clk_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datac => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	combout => \ps2|PS2|PS2_Data_In|always5~0_combout\);

-- Location: FF_X30_Y6_N41
\ps2|PS2|PS2_Data_In|received_data_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|always5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data_en~q\);

-- Location: LABCELL_X30_Y6_N9
\ps2|PS2|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|Selector0~0_combout\ = ( \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ & ( \ps2|PS2|PS2_Data_In|received_data_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\,
	dataf => \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	combout => \ps2|PS2|Selector0~0_combout\);

-- Location: MLABCELL_X28_Y5_N54
\ps2|PS2|s_ps2_transceiver~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|s_ps2_transceiver~9_combout\ = ( \ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( \ps2|PS2|ps2_clk_reg~q\ & ( (\KEY[0]~input_o\ & !\ps2|PS2|Selector0~0_combout\) ) ) ) # ( !\ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( 
-- \ps2|PS2|ps2_clk_reg~q\ & ( (\KEY[0]~input_o\ & (!\ps2|PS2|Selector0~0_combout\ & (!\ps2|PS2|ps2_data_reg~q\ & !\ps2|PS2|last_ps2_clk~q\))) ) ) ) # ( \ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( !\ps2|PS2|ps2_clk_reg~q\ & ( (\KEY[0]~input_o\ & 
-- !\ps2|PS2|Selector0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010001000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \ps2|PS2|ALT_INV_Selector0~0_combout\,
	datac => \ps2|PS2|ALT_INV_ps2_data_reg~q\,
	datad => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datae => \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|s_ps2_transceiver~9_combout\);

-- Location: FF_X28_Y5_N56
\ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|s_ps2_transceiver~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\);

-- Location: MLABCELL_X28_Y5_N6
\ps2|PS2|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|Selector1~0_combout\ = ( \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ & ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|PS2_Data_In|received_data_en~q\) # ((!\ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & (!\ps2|PS2|ps2_data_reg~q\ & 
-- !\ps2|PS2|last_ps2_clk~q\))) ) ) ) # ( !\ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ & ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\ps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & (!\ps2|PS2|ps2_data_reg~q\ & !\ps2|PS2|last_ps2_clk~q\)) ) ) ) # ( 
-- \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ & ( !\ps2|PS2|ps2_clk_reg~q\ & ( !\ps2|PS2|PS2_Data_In|received_data_en~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010100000000000001110110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\,
	datac => \ps2|PS2|ALT_INV_ps2_data_reg~q\,
	datad => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datae => \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|Selector1~0_combout\);

-- Location: FF_X28_Y5_N8
\ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\);

-- Location: LABCELL_X30_Y6_N33
\ps2|PS2|PS2_Data_In|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|Selector2~1_combout\ = ( !\ps2|PS2|PS2_Data_In|received_data_en~q\ & ( \ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \ps2|PS2|PS2_Data_In|Selector2~1_combout\);

-- Location: LABCELL_X30_Y6_N54
\ps2|PS2|PS2_Data_In|s_ps2_receiver~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout\ = ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( (\KEY[0]~input_o\ & ((!\ps2|PS2|ps2_clk_reg~q\) # (\ps2|PS2|last_ps2_clk~q\))) ) 
-- ) ) # ( !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( (\ps2|PS2|PS2_Data_In|Selector2~1_combout\ & (\KEY[0]~input_o\ & ((!\ps2|PS2|ps2_clk_reg~q\) # 
-- (\ps2|PS2|last_ps2_clk~q\)))) ) ) ) # ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & ( !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( \KEY[0]~input_o\ ) ) ) # ( !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & ( 
-- !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( (\ps2|PS2|PS2_Data_In|Selector2~1_combout\ & \KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111111100000000010001010000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|PS2_Data_In|ALT_INV_Selector2~1_combout\,
	datab => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	datac => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	combout => \ps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout\);

-- Location: FF_X30_Y6_N55
\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\);

-- Location: LABCELL_X30_Y6_N30
\ps2|PS2|PS2_Data_In|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|Selector2~0_combout\ = ( \ps2|PS2|PS2_Data_In|always1~0_combout\ & ( (\ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ & (!\ps2|PS2|PS2_Data_In|received_data_en~q\ & !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\)) ) ) # ( 
-- !\ps2|PS2|PS2_Data_In|always1~0_combout\ & ( ((\ps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ & (!\ps2|PS2|PS2_Data_In|received_data_en~q\ & !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\))) # 
-- (\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111010000001111111101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\,
	datac => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\,
	datad => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_always1~0_combout\,
	combout => \ps2|PS2|PS2_Data_In|Selector2~0_combout\);

-- Location: FF_X30_Y6_N32
\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\);

-- Location: LABCELL_X30_Y6_N42
\ps2|PS2|PS2_Data_In|data_shift_reg[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\ = ( \ps2|PS2|ps2_clk_reg~q\ & ( (!\KEY[0]~input_o\) # ((!\ps2|PS2|last_ps2_clk~q\ & \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\)) ) ) # ( !\ps2|PS2|ps2_clk_reg~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|PS2|ALT_INV_last_ps2_clk~q\,
	datab => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\);

-- Location: FF_X30_Y6_N29
\ps2|PS2|PS2_Data_In|data_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|ps2_data_reg~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(7));

-- Location: FF_X35_Y13_N26
\ps2|PS2|PS2_Data_In|data_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(6));

-- Location: MLABCELL_X34_Y14_N54
\ps2|PS2|PS2_Data_In|data_shift_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout\ = ( \ps2|PS2|PS2_Data_In|data_shift_reg\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(6),
	combout => \ps2|PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout\);

-- Location: FF_X34_Y14_N56
\ps2|PS2|PS2_Data_In|data_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_shift_reg[5]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(5));

-- Location: FF_X43_Y11_N8
\ps2|PS2|PS2_Data_In|data_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(4));

-- Location: LABCELL_X31_Y14_N6
\ps2|PS2|PS2_Data_In|data_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout\ = ( \ps2|PS2|PS2_Data_In|data_shift_reg\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(4),
	combout => \ps2|PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout\);

-- Location: FF_X31_Y14_N8
\ps2|PS2|PS2_Data_In|data_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_shift_reg[3]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(3));

-- Location: FF_X31_Y14_N59
\ps2|PS2|PS2_Data_In|data_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(2));

-- Location: FF_X31_Y14_N11
\ps2|PS2|PS2_Data_In|data_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(1));

-- Location: MLABCELL_X34_Y14_N45
\ps2|PS2|PS2_Data_In|received_data[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|received_data[1]~feeder_combout\ = ( \ps2|PS2|PS2_Data_In|data_shift_reg\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(1),
	combout => \ps2|PS2|PS2_Data_In|received_data[1]~feeder_combout\);

-- Location: MLABCELL_X39_Y9_N6
\ps2|PS2|PS2_Data_In|received_data[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\ = ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( \KEY[0]~input_o\ ) ) # ( \ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( !\KEY[0]~input_o\ ) ) # ( 
-- !\ps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ps2|PS2|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\);

-- Location: FF_X34_Y14_N46
\ps2|PS2|PS2_Data_In|received_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|received_data[1]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(1));

-- Location: LABCELL_X35_Y10_N45
\ps2|last_data_received[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|last_data_received[1]~0_combout\ = ( \KEY[0]~input_o\ & ( \ps2|PS2|PS2_Data_In|received_data_en~q\ ) ) # ( !\KEY[0]~input_o\ & ( \ps2|PS2|PS2_Data_In|received_data_en~q\ ) ) # ( !\KEY[0]~input_o\ & ( !\ps2|PS2|PS2_Data_In|received_data_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \ps2|last_data_received[1]~0_combout\);

-- Location: FF_X35_Y11_N17
\ps2|last_data_received[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(1));

-- Location: FF_X35_Y11_N52
\ps2|PS2|PS2_Data_In|received_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(7));

-- Location: FF_X35_Y11_N47
\ps2|last_data_received[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(7));

-- Location: FF_X40_Y11_N19
\ps2|PS2|PS2_Data_In|received_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(2));

-- Location: FF_X35_Y11_N29
\ps2|last_data_received[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(2));

-- Location: FF_X35_Y11_N58
\ps2|PS2|PS2_Data_In|received_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(4));

-- Location: FF_X35_Y11_N44
\ps2|last_data_received[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(4));

-- Location: LABCELL_X35_Y11_N3
\c1|WideOr2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~2_combout\ = ( \ps2|last_data_received\(4) & ( (!\ps2|last_data_received\(7) & (!\ps2|last_data_received\(1) $ (!\ps2|last_data_received\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|ALT_INV_last_data_received\(1),
	datac => \ps2|ALT_INV_last_data_received\(7),
	datad => \ps2|ALT_INV_last_data_received\(2),
	dataf => \ps2|ALT_INV_last_data_received\(4),
	combout => \c1|WideOr2~2_combout\);

-- Location: FF_X35_Y11_N10
\ps2|PS2|PS2_Data_In|received_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(3));

-- Location: FF_X35_Y11_N23
\ps2|last_data_received[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(3));

-- Location: MLABCELL_X34_Y14_N39
\ps2|PS2|PS2_Data_In|received_data[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|received_data[6]~feeder_combout\ = ( \ps2|PS2|PS2_Data_In|data_shift_reg\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(6),
	combout => \ps2|PS2|PS2_Data_In|received_data[6]~feeder_combout\);

-- Location: FF_X34_Y14_N40
\ps2|PS2|PS2_Data_In|received_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|received_data[6]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(6));

-- Location: FF_X35_Y11_N26
\ps2|last_data_received[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(6));

-- Location: MLABCELL_X34_Y14_N51
\ps2|PS2|PS2_Data_In|data_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ps2|PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout\ = ( \ps2|PS2|PS2_Data_In|data_shift_reg\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ps2|PS2|PS2_Data_In|ALT_INV_data_shift_reg\(1),
	combout => \ps2|PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout\);

-- Location: FF_X34_Y14_N53
\ps2|PS2|PS2_Data_In|data_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ps2|PS2|PS2_Data_In|data_shift_reg[0]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \ps2|PS2|PS2_Data_In|data_shift_reg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|data_shift_reg\(0));

-- Location: FF_X34_Y14_N1
\ps2|PS2|PS2_Data_In|received_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(0));

-- Location: FF_X35_Y11_N32
\ps2|last_data_received[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(0));

-- Location: FF_X40_Y11_N25
\ps2|PS2|PS2_Data_In|received_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|data_shift_reg\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|PS2|PS2_Data_In|received_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|PS2|PS2_Data_In|received_data\(5));

-- Location: FF_X35_Y11_N14
\ps2|last_data_received[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \ps2|PS2|PS2_Data_In|received_data\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \ps2|last_data_received[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2|last_data_received\(5));

-- Location: LABCELL_X35_Y11_N30
\c1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~0_combout\ = ( \ps2|last_data_received\(5) & ( (!\ps2|last_data_received\(3) & (\ps2|last_data_received\(6) & !\ps2|last_data_received\(0))) ) ) # ( !\ps2|last_data_received\(5) & ( (\ps2|last_data_received\(3) & (!\ps2|last_data_received\(6) 
-- & \ps2|last_data_received\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|ALT_INV_last_data_received\(3),
	datac => \ps2|ALT_INV_last_data_received\(6),
	datad => \ps2|ALT_INV_last_data_received\(0),
	dataf => \ps2|ALT_INV_last_data_received\(5),
	combout => \c1|WideOr2~0_combout\);

-- Location: LABCELL_X35_Y11_N42
\c1|move[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|move[0]~0_combout\ = ( \ps2|last_data_received\(5) & ( (!\ps2|last_data_received\(3) & (\ps2|last_data_received\(6) & \ps2|last_data_received\(4))) ) ) # ( !\ps2|last_data_received\(5) & ( (\ps2|last_data_received\(3) & (!\ps2|last_data_received\(6) & 
-- \ps2|last_data_received\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(3),
	datac => \ps2|ALT_INV_last_data_received\(6),
	datad => \ps2|ALT_INV_last_data_received\(4),
	dataf => \ps2|ALT_INV_last_data_received\(5),
	combout => \c1|move[0]~0_combout\);

-- Location: LABCELL_X35_Y11_N45
\c1|move[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|move[0]~1_combout\ = ( \ps2|last_data_received\(0) & ( (!\ps2|last_data_received\(1) & (\ps2|last_data_received\(2) & !\ps2|last_data_received\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|ALT_INV_last_data_received\(1),
	datac => \ps2|ALT_INV_last_data_received\(2),
	datad => \ps2|ALT_INV_last_data_received\(7),
	dataf => \ps2|ALT_INV_last_data_received\(0),
	combout => \c1|move[0]~1_combout\);

-- Location: LABCELL_X35_Y11_N12
\c1|WideOr2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~1_combout\ = ( !\ps2|last_data_received\(1) & ( (\ps2|last_data_received\(6) & (\ps2|last_data_received\(0) & (!\ps2|last_data_received\(3) & \ps2|last_data_received\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(6),
	datab => \ps2|ALT_INV_last_data_received\(0),
	datac => \ps2|ALT_INV_last_data_received\(3),
	datad => \ps2|ALT_INV_last_data_received\(5),
	dataf => \ps2|ALT_INV_last_data_received\(1),
	combout => \c1|WideOr2~1_combout\);

-- Location: LABCELL_X35_Y11_N48
\p1|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~0_combout\ = ( \c1|move[0]~1_combout\ & ( \c1|WideOr2~1_combout\ & ( (\c1|move[0]~0_combout\) # (\c1|WideOr2~2_combout\) ) ) ) # ( !\c1|move[0]~1_combout\ & ( \c1|WideOr2~1_combout\ & ( \c1|WideOr2~2_combout\ ) ) ) # ( \c1|move[0]~1_combout\ & 
-- ( !\c1|WideOr2~1_combout\ & ( ((\c1|WideOr2~2_combout\ & (\ps2|last_data_received\(1) & \c1|WideOr2~0_combout\))) # (\c1|move[0]~0_combout\) ) ) ) # ( !\c1|move[0]~1_combout\ & ( !\c1|WideOr2~1_combout\ & ( (\c1|WideOr2~2_combout\ & 
-- (\ps2|last_data_received\(1) & \c1|WideOr2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000011111111101010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr2~2_combout\,
	datab => \ps2|ALT_INV_last_data_received\(1),
	datac => \c1|ALT_INV_WideOr2~0_combout\,
	datad => \c1|ALT_INV_move[0]~0_combout\,
	datae => \c1|ALT_INV_move[0]~1_combout\,
	dataf => \c1|ALT_INV_WideOr2~1_combout\,
	combout => \p1|always0~0_combout\);

-- Location: MLABCELL_X34_Y11_N54
\c1|move[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|move[0]~2_combout\ = ( \c1|move[0]~1_combout\ & ( \c1|move[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \c1|ALT_INV_move[0]~0_combout\,
	dataf => \c1|ALT_INV_move[0]~1_combout\,
	combout => \c1|move[0]~2_combout\);

-- Location: LABCELL_X35_Y11_N0
\c1|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr1~1_combout\ = ( \ps2|last_data_received\(5) & ( (\ps2|last_data_received\(1) & (\ps2|last_data_received\(6) & !\ps2|last_data_received\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|ALT_INV_last_data_received\(1),
	datac => \ps2|ALT_INV_last_data_received\(6),
	datad => \ps2|ALT_INV_last_data_received\(2),
	dataf => \ps2|ALT_INV_last_data_received\(5),
	combout => \c1|WideOr1~1_combout\);

-- Location: LABCELL_X35_Y11_N15
\c1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr1~0_combout\ = ( \ps2|last_data_received\(2) & ( (!\ps2|last_data_received\(6) & (!\ps2|last_data_received\(5) & !\ps2|last_data_received\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(6),
	datac => \ps2|ALT_INV_last_data_received\(5),
	datad => \ps2|ALT_INV_last_data_received\(1),
	dataf => \ps2|ALT_INV_last_data_received\(2),
	combout => \c1|WideOr1~0_combout\);

-- Location: LABCELL_X35_Y11_N6
\c1|WideOr1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr1~2_combout\ = ( \c1|WideOr1~1_combout\ & ( \c1|WideOr1~0_combout\ & ( (!\ps2|last_data_received\(7) & ((!\ps2|last_data_received\(4) & (\ps2|last_data_received\(3) & \ps2|last_data_received\(0))) # (\ps2|last_data_received\(4) & 
-- ((!\ps2|last_data_received\(0)))))) ) ) ) # ( !\c1|WideOr1~1_combout\ & ( \c1|WideOr1~0_combout\ & ( (!\ps2|last_data_received\(7) & (\ps2|last_data_received\(4) & (\ps2|last_data_received\(3) & !\ps2|last_data_received\(0)))) ) ) ) # ( 
-- \c1|WideOr1~1_combout\ & ( !\c1|WideOr1~0_combout\ & ( (!\ps2|last_data_received\(7) & ((!\ps2|last_data_received\(4) & (\ps2|last_data_received\(3) & \ps2|last_data_received\(0))) # (\ps2|last_data_received\(4) & (!\ps2|last_data_received\(3) & 
-- !\ps2|last_data_received\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000100000000010000000000010001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(7),
	datab => \ps2|ALT_INV_last_data_received\(4),
	datac => \ps2|ALT_INV_last_data_received\(3),
	datad => \ps2|ALT_INV_last_data_received\(0),
	datae => \c1|ALT_INV_WideOr1~1_combout\,
	dataf => \c1|ALT_INV_WideOr1~0_combout\,
	combout => \c1|WideOr1~2_combout\);

-- Location: LABCELL_X35_Y11_N57
\c1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr0~0_combout\ = ( \ps2|last_data_received\(3) & ( (\ps2|last_data_received\(6) & (!\ps2|last_data_received\(4) & \ps2|last_data_received\(0))) ) ) # ( !\ps2|last_data_received\(3) & ( (!\ps2|last_data_received\(6) & (!\ps2|last_data_received\(4) 
-- & \ps2|last_data_received\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(6),
	datab => \ps2|ALT_INV_last_data_received\(4),
	datac => \ps2|ALT_INV_last_data_received\(0),
	dataf => \ps2|ALT_INV_last_data_received\(3),
	combout => \c1|WideOr0~0_combout\);

-- Location: LABCELL_X35_Y11_N54
\c1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Decoder0~0_combout\ = ( !\ps2|last_data_received\(0) & ( (\ps2|last_data_received\(6) & (\ps2|last_data_received\(4) & (!\ps2|last_data_received\(1) & !\ps2|last_data_received\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(6),
	datab => \ps2|ALT_INV_last_data_received\(4),
	datac => \ps2|ALT_INV_last_data_received\(1),
	datad => \ps2|ALT_INV_last_data_received\(3),
	dataf => \ps2|ALT_INV_last_data_received\(0),
	combout => \c1|Decoder0~0_combout\);

-- Location: MLABCELL_X34_Y11_N39
\p1|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~2_combout\ = ( \c1|Decoder0~0_combout\ & ( !\ps2|last_data_received\(7) & ( (\ps2|last_data_received\(5) & ((\ps2|last_data_received\(1)) # (\ps2|last_data_received\(2)))) ) ) ) # ( !\c1|Decoder0~0_combout\ & ( !\ps2|last_data_received\(7) & ( 
-- (!\ps2|last_data_received\(2) & (\ps2|last_data_received\(5) & (\c1|WideOr0~0_combout\ & \ps2|last_data_received\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000100010011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(2),
	datab => \ps2|ALT_INV_last_data_received\(5),
	datac => \c1|ALT_INV_WideOr0~0_combout\,
	datad => \ps2|ALT_INV_last_data_received\(1),
	datae => \c1|ALT_INV_Decoder0~0_combout\,
	dataf => \ps2|ALT_INV_last_data_received\(7),
	combout => \p1|always0~2_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LABCELL_X35_Y11_N36
\c1|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Decoder0~1_combout\ = ( !\ps2|last_data_received\(7) & ( (\ps2|last_data_received\(5) & (\ps2|last_data_received\(2) & \c1|Decoder0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ps2|ALT_INV_last_data_received\(5),
	datac => \ps2|ALT_INV_last_data_received\(2),
	datad => \c1|ALT_INV_Decoder0~0_combout\,
	dataf => \ps2|ALT_INV_last_data_received\(7),
	combout => \c1|Decoder0~1_combout\);

-- Location: LABCELL_X35_Y11_N18
\c1|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr0~1_combout\ = ( \c1|Decoder0~0_combout\ & ( \ps2|last_data_received\(5) & ( (!\ps2|last_data_received\(7) & (!\ps2|last_data_received\(2) $ (!\ps2|last_data_received\(1)))) ) ) ) # ( !\c1|Decoder0~0_combout\ & ( \ps2|last_data_received\(5) & ( 
-- (!\ps2|last_data_received\(2) & (\ps2|last_data_received\(1) & (!\ps2|last_data_received\(7) & \c1|WideOr0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ps2|ALT_INV_last_data_received\(2),
	datab => \ps2|ALT_INV_last_data_received\(1),
	datac => \ps2|ALT_INV_last_data_received\(7),
	datad => \c1|ALT_INV_WideOr0~0_combout\,
	datae => \c1|ALT_INV_Decoder0~0_combout\,
	dataf => \ps2|ALT_INV_last_data_received\(5),
	combout => \c1|WideOr0~1_combout\);

-- Location: LABCELL_X33_Y13_N18
\p1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Equal0~1_combout\ = ( \p1|present[2]~7_combout\ & ( (!\p1|present~3_combout\ & \p1|present[1]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p1|Equal0~1_combout\);

-- Location: LABCELL_X31_Y13_N54
\p1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr6~0_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|present[2]~7_combout\ & ( (!\p1|present[4]~9_combout\ & (!\p1|present~3_combout\ $ (\p1|present[3]~8_combout\))) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|present[2]~7_combout\ & ( 
-- (\p1|present~3_combout\ & (!\p1|present[3]~8_combout\ & !\p1|present[4]~9_combout\)) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|present[2]~7_combout\ & ( (\p1|present~3_combout\ & (!\p1|present[3]~8_combout\ & !\p1|present[4]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000001010000000000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p1|WideOr6~0_combout\);

-- Location: FF_X31_Y13_N56
\p1|next.check1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.check1~q\);

-- Location: MLABCELL_X25_Y14_N0
\p2|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~21_sumout\ = SUM(( \p2|yOut1\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add3~22\ = CARRY(( \p2|yOut1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(0),
	cin => GND,
	sumout => \p2|Add3~21_sumout\,
	cout => \p2|Add3~22\);

-- Location: MLABCELL_X25_Y14_N30
\p2|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~21_sumout\ = SUM(( \p2|yOut1\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add9~22\ = CARRY(( \p2|yOut1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(0),
	cin => GND,
	sumout => \p2|Add9~21_sumout\,
	cout => \p2|Add9~22\);

-- Location: LABCELL_X31_Y13_N27
\p1|next~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~36_combout\ = ( \p1|present[4]~9_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|player1.right1~q\ & (\p1|present[1]~5_combout\ & (!\p1|present[2]~7_combout\ & !\p1|present[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_player1.right1~q\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p1|next~36_combout\);

-- Location: FF_X31_Y13_N29
\p1|next.right1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.right1~q\);

-- Location: MLABCELL_X34_Y10_N51
\p1|present~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present~11_combout\ = ( \p2|Mux2~0_combout\ & ( \p1|Equal0~0_combout\ & ( \KEY[1]~input_o\ ) ) ) # ( !\p2|Mux2~0_combout\ & ( \p1|Equal0~0_combout\ & ( \KEY[1]~input_o\ ) ) ) # ( \p2|Mux2~0_combout\ & ( !\p1|Equal0~0_combout\ & ( (\KEY[1]~input_o\ & 
-- !\p1|present~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present~12_combout\,
	datae => \p2|ALT_INV_Mux2~0_combout\,
	dataf => \p1|ALT_INV_Equal0~0_combout\,
	combout => \p1|present~11_combout\);

-- Location: MLABCELL_X34_Y13_N42
\p1|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr5~0_combout\ = ( \p1|present~3_combout\ & ( \p1|present~11_combout\ & ( (!\p1|present[1]~5_combout\ & (!\p1|present[3]~8_combout\ $ (((\p1|WideOr0~combout\ & \p1|present[2]~7_combout\))))) # (\p1|present[1]~5_combout\ & ((!\p1|WideOr0~combout\ & 
-- ((!\p1|present[2]~7_combout\) # (\p1|present[3]~8_combout\))) # (\p1|WideOr0~combout\ & (!\p1|present[2]~7_combout\ & \p1|present[3]~8_combout\)))) ) ) ) # ( !\p1|present~3_combout\ & ( \p1|present~11_combout\ & ( (!\p1|WideOr0~combout\ & 
-- ((!\p1|present[1]~5_combout\ & (\p1|present[2]~7_combout\)) # (\p1|present[1]~5_combout\ & ((\p1|present[3]~8_combout\))))) # (\p1|WideOr0~combout\ & (!\p1|present[1]~5_combout\ $ (!\p1|present[2]~7_combout\ $ (\p1|present[3]~8_combout\)))) ) ) ) # ( 
-- \p1|present~3_combout\ & ( !\p1|present~11_combout\ & ( (!\p1|present[1]~5_combout\ & (!\p1|present[2]~7_combout\ $ (\p1|present[3]~8_combout\))) # (\p1|present[1]~5_combout\ & (!\p1|present[2]~7_combout\ & \p1|present[3]~8_combout\)) ) ) ) # ( 
-- !\p1|present~3_combout\ & ( !\p1|present~11_combout\ & ( !\p1|present[1]~5_combout\ $ (!\p1|present[2]~7_combout\ $ (\p1|present[3]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011110000000011110000011100011010111110100000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_WideOr0~combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present~11_combout\,
	combout => \p1|WideOr5~0_combout\);

-- Location: FF_X34_Y13_N44
\p1|next.startGame1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.startGame1~q\);

-- Location: LABCELL_X33_Y13_N48
\p1|next~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~33_combout\ = ( \p1|player1.left1~q\ & ( \p1|present[4]~9_combout\ & ( (!\p1|present[3]~8_combout\ & (!\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & !\p1|present~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p1|ALT_INV_player1.left1~q\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p1|next~33_combout\);

-- Location: FF_X33_Y13_N50
\p1|next.left1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.left1~q\);

-- Location: LABCELL_X33_Y13_N42
\p1|next~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~37_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present[4]~9_combout\ & ( (\p1|player2.down2~q\ & (\p1|present[2]~7_combout\ & (\p1|present[3]~8_combout\ & \p1|present~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_player2.down2~q\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p1|next~37_combout\);

-- Location: FF_X33_Y13_N44
\p1|next.down2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.down2~q\);

-- Location: MLABCELL_X34_Y13_N57
\p1|next~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~38_combout\ = ( \p1|present[4]~9_combout\ & ( \p1|Equal9~0_combout\ & ( (!\p1|present[3]~8_combout\ & (!\p1|present~3_combout\ & (!\p1|present[1]~5_combout\ & !\p1|present[2]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_Equal9~0_combout\,
	combout => \p1|next~38_combout\);

-- Location: FF_X34_Y13_N59
\p1|next.updateRam2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.updateRam2~q\);

-- Location: LABCELL_X37_Y11_N48
\p1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Mux0~0_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|Equal9~0_combout\ & ( (\p1|present[4]~9_combout\ & (!\p1|present~3_combout\ & (!\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\))) ) ) ) # ( \p1|present[1]~5_combout\ & ( 
-- !\p1|Equal9~0_combout\ & ( (\p1|present[4]~9_combout\ & (!\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\)) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|Equal9~0_combout\ & ( (\p1|present[4]~9_combout\ & (!\p1|present~3_combout\ & 
-- (!\p1|present[3]~8_combout\ & !\p1|present[2]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000101000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_Equal9~0_combout\,
	combout => \p1|Mux0~0_combout\);

-- Location: FF_X37_Y11_N50
\p1|next.winnerFound\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.winnerFound~q\);

-- Location: LABCELL_X33_Y13_N51
\p1|next~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~39_combout\ = ( \p1|player1.up1~q\ & ( \p1|present[4]~9_combout\ & ( (!\p1|present[3]~8_combout\ & (!\p1|present[2]~7_combout\ & (!\p1|present~3_combout\ & \p1|present[1]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_player1.up1~q\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p1|next~39_combout\);

-- Location: FF_X33_Y13_N53
\p1|next.up1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.up1~q\);

-- Location: LABCELL_X33_Y13_N27
\p1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr3~0_combout\ = ( !\p1|next.up1~q\ & ( (!\p1|next.left1~q\ & (!\p1|next.down2~q\ & (!\p1|next.updateRam2~q\ & !\p1|next.winnerFound~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.left1~q\,
	datab => \p1|ALT_INV_next.down2~q\,
	datac => \p1|ALT_INV_next.updateRam2~q\,
	datad => \p1|ALT_INV_next.winnerFound~q\,
	dataf => \p1|ALT_INV_next.up1~q\,
	combout => \p1|WideOr3~0_combout\);

-- Location: LABCELL_X33_Y13_N9
\p1|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Decoder0~1_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present[4]~9_combout\ & ( (!\p1|present[2]~7_combout\ & (!\p1|present~3_combout\ & \p1|present[3]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p1|Decoder0~1_combout\);

-- Location: FF_X33_Y13_N11
\p1|next.winCheck1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.winCheck1~q\);

-- Location: LABCELL_X33_Y13_N15
\p1|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr3~combout\ = ( !\p1|next.winCheck1~q\ & ( (!\p1|next.right1~q\ & (!\p1|next.startGame1~q\ & \p1|WideOr3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.right1~q\,
	datac => \p1|ALT_INV_next.startGame1~q\,
	datad => \p1|ALT_INV_WideOr3~0_combout\,
	dataf => \p1|ALT_INV_next.winCheck1~q\,
	combout => \p1|WideOr3~combout\);

-- Location: LABCELL_X33_Y10_N21
\p2|yOut[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut[6]~0_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present[2]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|yOut[6]~0_combout\);

-- Location: FF_X33_Y10_N23
\p1|player1.down1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|yOut[6]~0_combout\,
	ena => \p1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player1.down1~q\);

-- Location: MLABCELL_X34_Y11_N48
\c1|WideOr2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~3_combout\ = ( \c1|WideOr2~1_combout\ & ( \c1|WideOr2~2_combout\ ) ) # ( !\c1|WideOr2~1_combout\ & ( (\c1|WideOr2~2_combout\ & (\c1|WideOr2~0_combout\ & \ps2|last_data_received\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr2~2_combout\,
	datac => \c1|ALT_INV_WideOr2~0_combout\,
	datad => \ps2|ALT_INV_last_data_received\(1),
	dataf => \c1|ALT_INV_WideOr2~1_combout\,
	combout => \c1|WideOr2~3_combout\);

-- Location: LABCELL_X33_Y11_N45
\p1|always0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~7_combout\ = ( !\c1|WideOr2~3_combout\ & ( \c1|move[0]~2_combout\ & ( (!\p1|always0~2_combout\ & (!\p1|player1.up1~q\ & (!\c1|WideOr1~2_combout\ & !\p1|player1.down1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_always0~2_combout\,
	datab => \p1|ALT_INV_player1.up1~q\,
	datac => \c1|ALT_INV_WideOr1~2_combout\,
	datad => \p1|ALT_INV_player1.down1~q\,
	datae => \c1|ALT_INV_WideOr2~3_combout\,
	dataf => \c1|ALT_INV_move[0]~2_combout\,
	combout => \p1|always0~7_combout\);

-- Location: LABCELL_X33_Y11_N0
\p1|present[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present[1]~4_combout\ = ( !\p1|always0~7_combout\ & ( \p1|always0~6_combout\ & ( (!\c1|WideOr0~1_combout\ & (!\c1|WideOr1~2_combout\)) # (\c1|WideOr0~1_combout\ & (\c1|WideOr1~2_combout\ & ((!\p1|always0~3_combout\) # (\c1|move[0]~2_combout\)))) ) ) ) 
-- # ( !\p1|always0~7_combout\ & ( !\p1|always0~6_combout\ & ( (!\c1|WideOr1~2_combout\) # ((!\p1|always0~3_combout\) # (\c1|move[0]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111000000000000000010011000100110010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~1_combout\,
	datab => \c1|ALT_INV_WideOr1~2_combout\,
	datac => \p1|ALT_INV_always0~3_combout\,
	datad => \c1|ALT_INV_move[0]~2_combout\,
	datae => \p1|ALT_INV_always0~7_combout\,
	dataf => \p1|ALT_INV_always0~6_combout\,
	combout => \p1|present[1]~4_combout\);

-- Location: MLABCELL_X34_Y10_N9
\p1|present~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present~10_combout\ = ( !\p1|Equal0~0_combout\ & ( (!\p2|Mux2~0_combout\) # (\p1|present~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present~12_combout\,
	datad => \p2|ALT_INV_Mux2~0_combout\,
	dataf => \p1|ALT_INV_Equal0~0_combout\,
	combout => \p1|present~10_combout\);

-- Location: LABCELL_X33_Y13_N54
\p1|next~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~34_combout\ = ( !\p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( (!\p1|present[3]~8_combout\ & (!\p1|present[2]~7_combout\ & (\p1|present[4]~9_combout\ & \p1|player1.down1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_player1.down1~q\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p1|next~34_combout\);

-- Location: FF_X33_Y13_N56
\p1|next.down1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.down1~q\);

-- Location: LABCELL_X33_Y13_N21
\p1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr2~0_combout\ = ( !\p1|next.updateRam1~q\ & ( (!\p1|next.down1~q\ & (!\p1|next.winCheck1~q\ & (!\p1|next.startGame1~q\ & !\p1|next.right1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.down1~q\,
	datab => \p1|ALT_INV_next.winCheck1~q\,
	datac => \p1|ALT_INV_next.startGame1~q\,
	datad => \p1|ALT_INV_next.right1~q\,
	dataf => \p1|ALT_INV_next.updateRam1~q\,
	combout => \p1|WideOr2~0_combout\);

-- Location: LABCELL_X31_Y10_N3
\p1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Decoder0~0_combout\ = ( \p1|present[2]~7_combout\ ) # ( !\p1|present[2]~7_combout\ & ( (!\p1|present[3]~8_combout\) # ((!\p1|present~3_combout\) # (\p1|present[1]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111110101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p1|Decoder0~0_combout\);

-- Location: LABCELL_X31_Y10_N39
\p1|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector4~1_combout\ = ( \p1|present[3]~8_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\ & (!\p1|present[4]~9_combout\ & !\p1|present[1]~5_combout\)) ) ) ) # ( !\p1|present[3]~8_combout\ & ( \p1|present~3_combout\ & ( 
-- (\p1|present[2]~7_combout\ & (!\p1|present[4]~9_combout\ & \p1|present[1]~5_combout\)) ) ) ) # ( \p1|present[3]~8_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\) # (!\p1|present[1]~5_combout\))) ) ) ) # 
-- ( !\p1|present[3]~8_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\ & (!\p1|present[4]~9_combout\ & !\p1|present[1]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000111100001100000000000000001100001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p1|Selector4~1_combout\);

-- Location: FF_X31_Y10_N5
\p1|player2.up2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Decoder0~0_combout\,
	ena => \p1|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player2.up2~q\);

-- Location: LABCELL_X31_Y13_N36
\p1|next~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~32_combout\ = ( \p1|present[4]~9_combout\ & ( \p1|present~3_combout\ & ( (!\p1|player2.up2~q\ & (\p1|present[2]~7_combout\ & (\p1|present[3]~8_combout\ & !\p1|present[1]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_player2.up2~q\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p1|next~32_combout\);

-- Location: FF_X31_Y13_N38
\p1|next.up2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.up2~q\);

-- Location: LABCELL_X31_Y13_N33
\p1|WideOr7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr7~0_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present[2]~7_combout\ & ( (!\p1|present~3_combout\ & (!\p1|present[4]~9_combout\ & \p1|present[3]~8_combout\)) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|present[2]~7_combout\ & ( 
-- (!\p1|present~3_combout\ & (!\p1|present[4]~9_combout\ & \p1|present[3]~8_combout\)) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|present[2]~7_combout\ & ( (!\p1|present[4]~9_combout\ & (!\p1|present~3_combout\ $ (\p1|present[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000000000001010000000000000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p1|WideOr7~0_combout\);

-- Location: FF_X31_Y13_N35
\p1|next.check2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.check2~q\);

-- Location: LABCELL_X33_Y13_N24
\p1|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr4~combout\ = ( \p1|next.check2~q\ ) # ( !\p1|next.check2~q\ & ( ((!\p1|WideOr2~0_combout\) # (\p1|next.up2~q\)) # (\p1|next.left1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.left1~q\,
	datac => \p1|ALT_INV_WideOr2~0_combout\,
	datad => \p1|ALT_INV_next.up2~q\,
	dataf => \p1|ALT_INV_next.check2~q\,
	combout => \p1|WideOr4~combout\);

-- Location: LABCELL_X33_Y11_N54
\p1|WideOr5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr5~1_combout\ = ( \p1|present~10_combout\ & ( \p1|WideOr4~combout\ & ( (\KEY[1]~input_o\ & (!\p1|present~2_combout\ $ (\p1|present[1]~4_combout\))) ) ) ) # ( !\p1|present~10_combout\ & ( \p1|WideOr4~combout\ & ( (\p1|WideOr3~combout\ & 
-- \KEY[1]~input_o\) ) ) ) # ( \p1|present~10_combout\ & ( !\p1|WideOr4~combout\ & ( (\KEY[1]~input_o\ & (!\p1|present~2_combout\ $ (\p1|present[1]~4_combout\))) ) ) ) # ( !\p1|present~10_combout\ & ( !\p1|WideOr4~combout\ & ( (!\p1|WideOr3~combout\ & 
-- \KEY[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000010100000010100000011000000110000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~2_combout\,
	datab => \p1|ALT_INV_WideOr3~combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \p1|ALT_INV_present[1]~4_combout\,
	datae => \p1|ALT_INV_present~10_combout\,
	dataf => \p1|ALT_INV_WideOr4~combout\,
	combout => \p1|WideOr5~1_combout\);

-- Location: MLABCELL_X25_Y14_N24
\p2|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector14~0_combout\ = ( \p1|WideOr5~1_combout\ & ( \p1|present[1]~5_combout\ & ( (\p1|present[4]~9_combout\) # (\p2|Add3~21_sumout\) ) ) ) # ( !\p1|WideOr5~1_combout\ & ( \p1|present[1]~5_combout\ ) ) # ( \p1|WideOr5~1_combout\ & ( 
-- !\p1|present[1]~5_combout\ & ( (\p2|Add9~21_sumout\) # (\p1|present[4]~9_combout\) ) ) ) # ( !\p1|WideOr5~1_combout\ & ( !\p1|present[1]~5_combout\ & ( (\p1|present[4]~9_combout\) # (\p2|yOut1\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000011111111111111111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add3~21_sumout\,
	datab => \p2|ALT_INV_yOut1\(0),
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p2|ALT_INV_Add9~21_sumout\,
	datae => \p1|ALT_INV_WideOr5~1_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Selector14~0_combout\);

-- Location: LABCELL_X24_Y14_N12
\p2|yOut1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut1[0]~0_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & (\p1|present[2]~7_combout\ & !\p1|present[4]~9_combout\)) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( 
-- (!\p1|present[3]~8_combout\ & (\p1|present[2]~7_combout\ & !\p1|present[4]~9_combout\)) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( 
-- !\p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & (\p1|present[2]~7_combout\ & !\p1|present[4]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000101000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|yOut1[0]~0_combout\);

-- Location: FF_X25_Y14_N59
\p2|yOut1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector14~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(0));

-- Location: MLABCELL_X25_Y14_N33
\p2|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~25_sumout\ = SUM(( \p2|yOut1\(1) ) + ( GND ) + ( \p2|Add9~22\ ))
-- \p2|Add9~26\ = CARRY(( \p2|yOut1\(1) ) + ( GND ) + ( \p2|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(1),
	cin => \p2|Add9~22\,
	sumout => \p2|Add9~25_sumout\,
	cout => \p2|Add9~26\);

-- Location: MLABCELL_X25_Y14_N3
\p2|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~25_sumout\ = SUM(( \p2|yOut1\(1) ) + ( VCC ) + ( \p2|Add3~22\ ))
-- \p2|Add3~26\ = CARRY(( \p2|yOut1\(1) ) + ( VCC ) + ( \p2|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(1),
	cin => \p2|Add3~22\,
	sumout => \p2|Add3~25_sumout\,
	cout => \p2|Add3~26\);

-- Location: LABCELL_X24_Y14_N57
\p2|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector13~0_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p1|present[4]~9_combout\ & \p2|Add3~25_sumout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|WideOr5~1_combout\ & ( (\p2|Add9~25_sumout\ & 
-- !\p1|present[4]~9_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|WideOr5~1_combout\ & ( (\p2|yOut1\(1) & !\p1|present[4]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000110000001100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(1),
	datab => \p2|ALT_INV_Add9~25_sumout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p2|ALT_INV_Add3~25_sumout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_WideOr5~1_combout\,
	combout => \p2|Selector13~0_combout\);

-- Location: FF_X25_Y14_N5
\p2|yOut1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector13~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(1));

-- Location: MLABCELL_X25_Y14_N6
\p2|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~17_sumout\ = SUM(( !\p2|yOut1\(2) ) + ( VCC ) + ( \p2|Add3~26\ ))
-- \p2|Add3~18\ = CARRY(( !\p2|yOut1\(2) ) + ( VCC ) + ( \p2|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_yOut1\(2),
	cin => \p2|Add3~26\,
	sumout => \p2|Add3~17_sumout\,
	cout => \p2|Add3~18\);

-- Location: LABCELL_X24_Y14_N6
\p2|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector12~0_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p2|Add3~17_sumout\) # (\p1|present[4]~9_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p2|Add9~17_sumout\) # 
-- (\p1|present[4]~9_combout\) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|WideOr5~1_combout\ ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|WideOr5~1_combout\ & ( (\p1|present[4]~9_combout\) # (\p2|yOut1\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111111111111111111111001100111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(2),
	datab => \p2|ALT_INV_Add9~17_sumout\,
	datac => \p2|ALT_INV_Add3~17_sumout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_WideOr5~1_combout\,
	combout => \p2|Selector12~0_combout\);

-- Location: FF_X25_Y14_N11
\p2|yOut1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector12~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(2));

-- Location: MLABCELL_X25_Y14_N36
\p2|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~17_sumout\ = SUM(( !\p2|yOut1\(2) ) + ( GND ) + ( \p2|Add9~26\ ))
-- \p2|Add9~18\ = CARRY(( !\p2|yOut1\(2) ) + ( GND ) + ( \p2|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_yOut1\(2),
	cin => \p2|Add9~26\,
	sumout => \p2|Add9~17_sumout\,
	cout => \p2|Add9~18\);

-- Location: LABCELL_X24_Y12_N30
\p2|Add10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~26_cout\ = CARRY(( \p2|Add9~25_sumout\ ) + ( \p2|Add9~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add9~21_sumout\,
	datad => \p2|ALT_INV_Add9~25_sumout\,
	cin => GND,
	cout => \p2|Add10~26_cout\);

-- Location: LABCELL_X24_Y12_N33
\p2|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~1_sumout\ = SUM(( \p2|Add9~17_sumout\ ) + ( VCC ) + ( \p2|Add10~26_cout\ ))
-- \p2|Add10~2\ = CARRY(( \p2|Add9~17_sumout\ ) + ( VCC ) + ( \p2|Add10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add9~17_sumout\,
	cin => \p2|Add10~26_cout\,
	sumout => \p2|Add10~1_sumout\,
	cout => \p2|Add10~2\);

-- Location: MLABCELL_X25_Y14_N9
\p2|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~13_sumout\ = SUM(( !\p2|yOut1\(3) ) + ( VCC ) + ( \p2|Add3~18\ ))
-- \p2|Add3~14\ = CARRY(( !\p2|yOut1\(3) ) + ( VCC ) + ( \p2|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(3),
	cin => \p2|Add3~18\,
	sumout => \p2|Add3~13_sumout\,
	cout => \p2|Add3~14\);

-- Location: MLABCELL_X25_Y13_N18
\p2|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector11~0_combout\ = ( !\p1|present[4]~9_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p1|present[1]~5_combout\ & (!\p2|Add9~13_sumout\)) # (\p1|present[1]~5_combout\ & ((!\p2|Add3~13_sumout\))) ) ) ) # ( !\p1|present[4]~9_combout\ & ( 
-- !\p1|WideOr5~1_combout\ & ( (!\p1|present[1]~5_combout\ & \p2|yOut1\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000010101100101011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add9~13_sumout\,
	datab => \p2|ALT_INV_Add3~13_sumout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p2|ALT_INV_yOut1\(3),
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_WideOr5~1_combout\,
	combout => \p2|Selector11~0_combout\);

-- Location: FF_X25_Y14_N20
\p2|yOut1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector11~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(3));

-- Location: MLABCELL_X25_Y14_N39
\p2|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~13_sumout\ = SUM(( !\p2|yOut1\(3) ) + ( GND ) + ( \p2|Add9~18\ ))
-- \p2|Add9~14\ = CARRY(( !\p2|yOut1\(3) ) + ( GND ) + ( \p2|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(3),
	cin => \p2|Add9~18\,
	sumout => \p2|Add9~13_sumout\,
	cout => \p2|Add9~14\);

-- Location: LABCELL_X24_Y12_N36
\p2|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~5_sumout\ = SUM(( \p2|Add9~13_sumout\ ) + ( VCC ) + ( \p2|Add10~2\ ))
-- \p2|Add10~6\ = CARRY(( \p2|Add9~13_sumout\ ) + ( VCC ) + ( \p2|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add9~13_sumout\,
	cin => \p2|Add10~2\,
	sumout => \p2|Add10~5_sumout\,
	cout => \p2|Add10~6\);

-- Location: MLABCELL_X25_Y14_N12
\p2|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~9_sumout\ = SUM(( !\p2|yOut1\(4) ) + ( VCC ) + ( \p2|Add3~14\ ))
-- \p2|Add3~10\ = CARRY(( !\p2|yOut1\(4) ) + ( VCC ) + ( \p2|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(4),
	cin => \p2|Add3~14\,
	sumout => \p2|Add3~9_sumout\,
	cout => \p2|Add3~10\);

-- Location: LABCELL_X24_Y14_N18
\p2|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector10~0_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p2|Add3~9_sumout\ & !\p1|present[4]~9_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p2|Add9~9_sumout\ & 
-- !\p1|present[4]~9_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|WideOr5~1_combout\ & ( (\p2|yOut1\(4) & !\p1|present[4]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000011110000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add3~9_sumout\,
	datab => \p2|ALT_INV_yOut1\(4),
	datac => \p2|ALT_INV_Add9~9_sumout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_WideOr5~1_combout\,
	combout => \p2|Selector10~0_combout\);

-- Location: FF_X25_Y14_N56
\p2|yOut1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector10~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(4));

-- Location: MLABCELL_X25_Y14_N42
\p2|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~9_sumout\ = SUM(( !\p2|yOut1\(4) ) + ( GND ) + ( \p2|Add9~14\ ))
-- \p2|Add9~10\ = CARRY(( !\p2|yOut1\(4) ) + ( GND ) + ( \p2|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(4),
	cin => \p2|Add9~14\,
	sumout => \p2|Add9~9_sumout\,
	cout => \p2|Add9~10\);

-- Location: LABCELL_X24_Y12_N39
\p2|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~9_sumout\ = SUM(( \p2|Add9~9_sumout\ ) + ( VCC ) + ( \p2|Add10~6\ ))
-- \p2|Add10~10\ = CARRY(( \p2|Add9~9_sumout\ ) + ( VCC ) + ( \p2|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add9~9_sumout\,
	cin => \p2|Add10~6\,
	sumout => \p2|Add10~9_sumout\,
	cout => \p2|Add10~10\);

-- Location: MLABCELL_X25_Y14_N15
\p2|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~5_sumout\ = SUM(( !\p2|yOut1\(5) ) + ( VCC ) + ( \p2|Add3~10\ ))
-- \p2|Add3~6\ = CARRY(( !\p2|yOut1\(5) ) + ( VCC ) + ( \p2|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(5),
	cin => \p2|Add3~10\,
	sumout => \p2|Add3~5_sumout\,
	cout => \p2|Add3~6\);

-- Location: MLABCELL_X25_Y14_N54
\p2|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector9~0_combout\ = ( \p1|WideOr5~1_combout\ & ( \p1|present[1]~5_combout\ & ( (!\p2|Add3~5_sumout\ & !\p1|present[4]~9_combout\) ) ) ) # ( \p1|WideOr5~1_combout\ & ( !\p1|present[1]~5_combout\ & ( (!\p1|present[4]~9_combout\ & !\p2|Add9~5_sumout\) 
-- ) ) ) # ( !\p1|WideOr5~1_combout\ & ( !\p1|present[1]~5_combout\ & ( (\p2|yOut1\(5) & !\p1|present[4]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000111100000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(5),
	datab => \p2|ALT_INV_Add3~5_sumout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p2|ALT_INV_Add9~5_sumout\,
	datae => \p1|ALT_INV_WideOr5~1_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Selector9~0_combout\);

-- Location: FF_X25_Y14_N29
\p2|yOut1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector9~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(5));

-- Location: MLABCELL_X25_Y14_N45
\p2|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~5_sumout\ = SUM(( !\p2|yOut1\(5) ) + ( GND ) + ( \p2|Add9~10\ ))
-- \p2|Add9~6\ = CARRY(( !\p2|yOut1\(5) ) + ( GND ) + ( \p2|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(5),
	cin => \p2|Add9~10\,
	sumout => \p2|Add9~5_sumout\,
	cout => \p2|Add9~6\);

-- Location: LABCELL_X24_Y12_N42
\p2|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~13_sumout\ = SUM(( \p2|Add9~5_sumout\ ) + ( VCC ) + ( \p2|Add10~10\ ))
-- \p2|Add10~14\ = CARRY(( \p2|Add9~5_sumout\ ) + ( VCC ) + ( \p2|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add9~5_sumout\,
	cin => \p2|Add10~10\,
	sumout => \p2|Add10~13_sumout\,
	cout => \p2|Add10~14\);

-- Location: MLABCELL_X25_Y14_N18
\p2|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add3~1_sumout\ = SUM(( \p2|yOut1\(6) ) + ( VCC ) + ( \p2|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut1\(6),
	cin => \p2|Add3~6\,
	sumout => \p2|Add3~1_sumout\);

-- Location: LABCELL_X27_Y14_N6
\p2|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector8~0_combout\ = ( !\p1|present[4]~9_combout\ & ( \p1|WideOr5~1_combout\ & ( (!\p1|present[1]~5_combout\ & (\p2|Add9~1_sumout\)) # (\p1|present[1]~5_combout\ & ((\p2|Add3~1_sumout\))) ) ) ) # ( !\p1|present[4]~9_combout\ & ( 
-- !\p1|WideOr5~1_combout\ & ( (\p2|yOut1\(6) & !\p1|present[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000000110011000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(6),
	datab => \p2|ALT_INV_Add9~1_sumout\,
	datac => \p2|ALT_INV_Add3~1_sumout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_WideOr5~1_combout\,
	combout => \p2|Selector8~0_combout\);

-- Location: FF_X25_Y14_N26
\p2|yOut1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector8~0_combout\,
	sload => VCC,
	ena => \p2|yOut1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut1\(6));

-- Location: MLABCELL_X25_Y14_N48
\p2|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add9~1_sumout\ = SUM(( \p2|yOut1\(6) ) + ( GND ) + ( \p2|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut1\(6),
	cin => \p2|Add9~6\,
	sumout => \p2|Add9~1_sumout\);

-- Location: LABCELL_X24_Y12_N45
\p2|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~17_sumout\ = SUM(( \p2|Add9~1_sumout\ ) + ( VCC ) + ( \p2|Add10~14\ ))
-- \p2|Add10~18\ = CARRY(( \p2|Add9~1_sumout\ ) + ( VCC ) + ( \p2|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add9~1_sumout\,
	cin => \p2|Add10~14\,
	sumout => \p2|Add10~17_sumout\,
	cout => \p2|Add10~18\);

-- Location: LABCELL_X24_Y12_N48
\p2|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add10~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add10~18\,
	sumout => \p2|Add10~21_sumout\);

-- Location: LABCELL_X29_Y12_N0
\p2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~13_sumout\ = SUM(( \p2|xOut1\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add0~14\ = CARRY(( \p2|xOut1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(0),
	cin => GND,
	sumout => \p2|Add0~13_sumout\,
	cout => \p2|Add0~14\);

-- Location: MLABCELL_X34_Y12_N21
\p1|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector6~0_combout\ = ( \p1|present[3]~8_combout\ & ( ((!\p1|present~3_combout\ & !\p1|present[1]~5_combout\)) # (\p1|present[2]~7_combout\) ) ) # ( !\p1|present[3]~8_combout\ & ( \p1|present[2]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p1|Selector6~0_combout\);

-- Location: FF_X34_Y12_N23
\p1|player2.left2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Selector6~0_combout\,
	ena => \p1|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player2.left2~q\);

-- Location: LABCELL_X33_Y13_N3
\p1|next~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~40_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present[4]~9_combout\ & ( (\p1|present[3]~8_combout\ & (\p1|present~3_combout\ & (\p1|present[2]~7_combout\ & \p1|player2.left2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_player2.left2~q\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p1|next~40_combout\);

-- Location: FF_X33_Y13_N5
\p1|next.left2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.left2~q\);

-- Location: LABCELL_X30_Y10_N45
\p1|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Decoder0~2_combout\ = ( \p1|present~3_combout\ & ( \p1|present[3]~8_combout\ ) ) # ( !\p1|present~3_combout\ & ( \p1|present[3]~8_combout\ ) ) # ( \p1|present~3_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p1|present[2]~7_combout\) # 
-- ((!\p1|present[1]~5_combout\) # (\p1|present[4]~9_combout\)) ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[3]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p1|Decoder0~2_combout\);

-- Location: FF_X30_Y10_N46
\p1|next.startGame2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.startGame2~q\);

-- Location: LABCELL_X31_Y13_N42
\p1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr1~0_combout\ = ( \p1|next.startGame2~q\ & ( !\p1|next.down2~q\ & ( (!\p1|next.up2~q\ & !\p1|next.left2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_next.up2~q\,
	datad => \p1|ALT_INV_next.left2~q\,
	datae => \p1|ALT_INV_next.startGame2~q\,
	dataf => \p1|ALT_INV_next.down2~q\,
	combout => \p1|WideOr1~0_combout\);

-- Location: LABCELL_X31_Y13_N48
\p1|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr1~combout\ = ( !\p1|next.check1~q\ & ( \p1|WideOr1~0_combout\ & ( (!\p1|next.right1~q\ & (!\p1|next.check2~q\ & !\p1|next.updateRam1~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.right1~q\,
	datac => \p1|ALT_INV_next.check2~q\,
	datad => \p1|ALT_INV_next.updateRam1~q\,
	datae => \p1|ALT_INV_next.check1~q\,
	dataf => \p1|ALT_INV_WideOr1~0_combout\,
	combout => \p1|WideOr1~combout\);

-- Location: MLABCELL_X34_Y10_N36
\p2|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux2~1_combout\ = ( \p1|present~12_combout\ & ( (\KEY[1]~input_o\ & ((!\p1|Equal0~0_combout\ & ((\p2|Mux2~0_combout\))) # (\p1|Equal0~0_combout\ & (\p1|WideOr1~combout\)))) ) ) # ( !\p1|present~12_combout\ & ( (\KEY[1]~input_o\ & (\p1|WideOr1~combout\ 
-- & ((\p2|Mux2~0_combout\) # (\p1|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000010000001100000001001000110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_WideOr1~combout\,
	datad => \p2|ALT_INV_Mux2~0_combout\,
	dataf => \p1|ALT_INV_present~12_combout\,
	combout => \p2|Mux2~1_combout\);

-- Location: LABCELL_X30_Y16_N0
\p2|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~13_sumout\ = SUM(( \p2|xOut1\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add6~14\ = CARRY(( \p2|xOut1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(0),
	cin => GND,
	sumout => \p2|Add6~13_sumout\,
	cout => \p2|Add6~14\);

-- Location: LABCELL_X33_Y13_N30
\p1|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr2~combout\ = ( \p1|WideOr2~0_combout\ & ( \p1|next.up1~q\ ) ) # ( !\p1|WideOr2~0_combout\ & ( \p1|next.up1~q\ ) ) # ( \p1|WideOr2~0_combout\ & ( !\p1|next.up1~q\ & ( (\p1|next.left2~q\) # (\p1|next.winnerFound~q\) ) ) ) # ( 
-- !\p1|WideOr2~0_combout\ & ( !\p1|next.up1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.winnerFound~q\,
	datac => \p1|ALT_INV_next.left2~q\,
	datae => \p1|ALT_INV_WideOr2~0_combout\,
	dataf => \p1|ALT_INV_next.up1~q\,
	combout => \p1|WideOr2~combout\);

-- Location: MLABCELL_X34_Y10_N12
\p2|Selector36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector36~2_combout\ = ( \p1|WideOr1~combout\ & ( \p1|present~10_combout\ & ( (\KEY[1]~input_o\ & (!\p2|Mux2~0_combout\ $ (!\p1|present[2]~6_combout\))) ) ) ) # ( !\p1|WideOr1~combout\ & ( \p1|present~10_combout\ & ( (\KEY[1]~input_o\ & 
-- (!\p2|Mux2~0_combout\ $ (!\p1|present[2]~6_combout\))) ) ) ) # ( \p1|WideOr1~combout\ & ( !\p1|present~10_combout\ & ( (!\p1|WideOr2~combout\ & \KEY[1]~input_o\) ) ) ) # ( !\p1|WideOr1~combout\ & ( !\p1|present~10_combout\ & ( (\p1|WideOr2~combout\ & 
-- \KEY[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100000101000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_WideOr2~combout\,
	datab => \p2|ALT_INV_Mux2~0_combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \p1|ALT_INV_present[2]~6_combout\,
	datae => \p1|ALT_INV_WideOr1~combout\,
	dataf => \p1|ALT_INV_present~10_combout\,
	combout => \p2|Selector36~2_combout\);

-- Location: LABCELL_X29_Y11_N6
\p2|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector7~0_combout\ = ( \p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Mux2~1_combout\ & (\p2|Add0~13_sumout\)) # (\p2|Mux2~1_combout\ & ((\p2|Add6~13_sumout\))) ) ) ) # ( !\p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( 
-- (\p2|xOut1\(0) & !\p2|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(0),
	datab => \p2|ALT_INV_Add0~13_sumout\,
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_Add6~13_sumout\,
	datae => \p2|ALT_INV_Selector36~2_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector7~0_combout\);

-- Location: LABCELL_X29_Y12_N54
\p2|xOut1[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|xOut1[2]~0_combout\ = ( \p1|present[3]~8_combout\ & ( \p1|present~3_combout\ & ( (\p1|present[1]~5_combout\ & !\p1|present[4]~9_combout\) ) ) ) # ( !\p1|present[3]~8_combout\ & ( \p1|present~3_combout\ & ( (\p1|present[1]~5_combout\ & 
-- !\p1|present[4]~9_combout\) ) ) ) # ( !\p1|present[3]~8_combout\ & ( !\p1|present~3_combout\ & ( (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & \p1|present[4]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|xOut1[2]~0_combout\);

-- Location: FF_X29_Y12_N56
\p2|xOut1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector7~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(0));

-- Location: MLABCELL_X28_Y12_N30
\p2|Add27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~1_sumout\ = SUM(( \p2|xOut1\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add27~2\ = CARRY(( \p2|xOut1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(0),
	cin => GND,
	sumout => \p2|Add27~1_sumout\,
	cout => \p2|Add27~2\);

-- Location: LABCELL_X29_Y12_N3
\p2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~17_sumout\ = SUM(( \p2|xOut1\(1) ) + ( GND ) + ( \p2|Add0~14\ ))
-- \p2|Add0~18\ = CARRY(( \p2|xOut1\(1) ) + ( GND ) + ( \p2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(1),
	cin => \p2|Add0~14\,
	sumout => \p2|Add0~17_sumout\,
	cout => \p2|Add0~18\);

-- Location: LABCELL_X30_Y16_N3
\p2|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~17_sumout\ = SUM(( \p2|xOut1\(1) ) + ( VCC ) + ( \p2|Add6~14\ ))
-- \p2|Add6~18\ = CARRY(( \p2|xOut1\(1) ) + ( VCC ) + ( \p2|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(1),
	cin => \p2|Add6~14\,
	sumout => \p2|Add6~17_sumout\,
	cout => \p2|Add6~18\);

-- Location: LABCELL_X29_Y11_N0
\p2|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector6~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Selector36~2_combout\) # (\p2|Add6~17_sumout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Selector36~2_combout\ & ((\p2|xOut1\(1)))) # 
-- (\p2|Selector36~2_combout\ & (\p2|Add0~17_sumout\)) ) ) ) # ( \p2|Mux2~1_combout\ & ( !\p1|present~3_combout\ ) ) # ( !\p2|Mux2~1_combout\ & ( !\p1|present~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~17_sumout\,
	datab => \p2|ALT_INV_Add6~17_sumout\,
	datac => \p2|ALT_INV_xOut1\(1),
	datad => \p2|ALT_INV_Selector36~2_combout\,
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector6~0_combout\);

-- Location: FF_X29_Y12_N5
\p2|xOut1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector6~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(1));

-- Location: MLABCELL_X28_Y12_N33
\p2|Add27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~5_sumout\ = SUM(( \p2|xOut1\(1) ) + ( GND ) + ( \p2|Add27~2\ ))
-- \p2|Add27~6\ = CARRY(( \p2|xOut1\(1) ) + ( GND ) + ( \p2|Add27~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(1),
	cin => \p2|Add27~2\,
	sumout => \p2|Add27~5_sumout\,
	cout => \p2|Add27~6\);

-- Location: LABCELL_X30_Y16_N6
\p2|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~21_sumout\ = SUM(( \p2|xOut1\(2) ) + ( VCC ) + ( \p2|Add6~18\ ))
-- \p2|Add6~22\ = CARRY(( \p2|xOut1\(2) ) + ( VCC ) + ( \p2|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(2),
	cin => \p2|Add6~18\,
	sumout => \p2|Add6~21_sumout\,
	cout => \p2|Add6~22\);

-- Location: LABCELL_X29_Y12_N6
\p2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~21_sumout\ = SUM(( \p2|xOut1\(2) ) + ( GND ) + ( \p2|Add0~18\ ))
-- \p2|Add0~22\ = CARRY(( \p2|xOut1\(2) ) + ( GND ) + ( \p2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut1\(2),
	cin => \p2|Add0~18\,
	sumout => \p2|Add0~21_sumout\,
	cout => \p2|Add0~22\);

-- Location: LABCELL_X29_Y11_N12
\p2|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector5~0_combout\ = ( \p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Mux2~1_combout\ & ((\p2|Add0~21_sumout\))) # (\p2|Mux2~1_combout\ & (\p2|Add6~21_sumout\)) ) ) ) # ( !\p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( 
-- (\p2|xOut1\(2) & !\p2|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(2),
	datab => \p2|ALT_INV_Add6~21_sumout\,
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_Add0~21_sumout\,
	datae => \p2|ALT_INV_Selector36~2_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector5~0_combout\);

-- Location: FF_X29_Y12_N17
\p2|xOut1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector5~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(2));

-- Location: MLABCELL_X28_Y12_N36
\p2|Add27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~9_sumout\ = SUM(( \p2|xOut1\(2) ) + ( VCC ) + ( \p2|Add27~6\ ))
-- \p2|Add27~10\ = CARRY(( \p2|xOut1\(2) ) + ( VCC ) + ( \p2|Add27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(2),
	cin => \p2|Add27~6\,
	sumout => \p2|Add27~9_sumout\,
	cout => \p2|Add27~10\);

-- Location: LABCELL_X30_Y16_N9
\p2|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~25_sumout\ = SUM(( !\p2|xOut1\(3) ) + ( VCC ) + ( \p2|Add6~22\ ))
-- \p2|Add6~26\ = CARRY(( !\p2|xOut1\(3) ) + ( VCC ) + ( \p2|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(3),
	cin => \p2|Add6~22\,
	sumout => \p2|Add6~25_sumout\,
	cout => \p2|Add6~26\);

-- Location: LABCELL_X29_Y12_N9
\p2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~25_sumout\ = SUM(( !\p2|xOut1\(3) ) + ( GND ) + ( \p2|Add0~22\ ))
-- \p2|Add0~26\ = CARRY(( !\p2|xOut1\(3) ) + ( GND ) + ( \p2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(3),
	cin => \p2|Add0~22\,
	sumout => \p2|Add0~25_sumout\,
	cout => \p2|Add0~26\);

-- Location: MLABCELL_X28_Y12_N9
\p2|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector4~0_combout\ = ( \p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Mux2~1_combout\ & ((!\p2|Add0~25_sumout\))) # (\p2|Mux2~1_combout\ & (!\p2|Add6~25_sumout\)) ) ) ) # ( !\p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( 
-- (\p2|xOut1\(3) & !\p2|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(3),
	datab => \p2|ALT_INV_Add6~25_sumout\,
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_Add0~25_sumout\,
	datae => \p2|ALT_INV_Selector36~2_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector4~0_combout\);

-- Location: FF_X29_Y12_N11
\p2|xOut1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector4~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(3));

-- Location: MLABCELL_X28_Y12_N39
\p2|Add27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~13_sumout\ = SUM(( !\p2|xOut1\(3) ) + ( VCC ) + ( \p2|Add27~10\ ))
-- \p2|Add27~14\ = CARRY(( !\p2|xOut1\(3) ) + ( VCC ) + ( \p2|Add27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(3),
	cin => \p2|Add27~10\,
	sumout => \p2|Add27~13_sumout\,
	cout => \p2|Add27~14\);

-- Location: LABCELL_X30_Y16_N12
\p2|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~29_sumout\ = SUM(( \p2|xOut1\(4) ) + ( VCC ) + ( \p2|Add6~26\ ))
-- \p2|Add6~30\ = CARRY(( \p2|xOut1\(4) ) + ( VCC ) + ( \p2|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut1\(4),
	cin => \p2|Add6~26\,
	sumout => \p2|Add6~29_sumout\,
	cout => \p2|Add6~30\);

-- Location: LABCELL_X29_Y12_N12
\p2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~29_sumout\ = SUM(( \p2|xOut1\(4) ) + ( GND ) + ( \p2|Add0~26\ ))
-- \p2|Add0~30\ = CARRY(( \p2|xOut1\(4) ) + ( GND ) + ( \p2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(4),
	cin => \p2|Add0~26\,
	sumout => \p2|Add0~29_sumout\,
	cout => \p2|Add0~30\);

-- Location: LABCELL_X29_Y12_N24
\p2|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector3~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present~3_combout\ & ( (\p2|Add6~29_sumout\ & \p2|Selector36~2_combout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Selector36~2_combout\ & (\p2|xOut1\(4))) # 
-- (\p2|Selector36~2_combout\ & ((\p2|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001111110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add6~29_sumout\,
	datab => \p2|ALT_INV_xOut1\(4),
	datac => \p2|ALT_INV_Selector36~2_combout\,
	datad => \p2|ALT_INV_Add0~29_sumout\,
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector3~0_combout\);

-- Location: FF_X29_Y12_N59
\p2|xOut1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector3~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(4));

-- Location: MLABCELL_X28_Y12_N42
\p2|Add27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~17_sumout\ = SUM(( \p2|xOut1\(4) ) + ( VCC ) + ( \p2|Add27~14\ ))
-- \p2|Add27~18\ = CARRY(( \p2|xOut1\(4) ) + ( VCC ) + ( \p2|Add27~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(4),
	cin => \p2|Add27~14\,
	sumout => \p2|Add27~17_sumout\,
	cout => \p2|Add27~18\);

-- Location: LABCELL_X30_Y16_N15
\p2|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~9_sumout\ = SUM(( !\p2|xOut1\(5) ) + ( VCC ) + ( \p2|Add6~30\ ))
-- \p2|Add6~10\ = CARRY(( !\p2|xOut1\(5) ) + ( VCC ) + ( \p2|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(5),
	cin => \p2|Add6~30\,
	sumout => \p2|Add6~9_sumout\,
	cout => \p2|Add6~10\);

-- Location: LABCELL_X29_Y12_N15
\p2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~9_sumout\ = SUM(( !\p2|xOut1\(5) ) + ( GND ) + ( \p2|Add0~30\ ))
-- \p2|Add0~10\ = CARRY(( !\p2|xOut1\(5) ) + ( GND ) + ( \p2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut1\(5),
	cin => \p2|Add0~30\,
	sumout => \p2|Add0~9_sumout\,
	cout => \p2|Add0~10\);

-- Location: MLABCELL_X28_Y10_N48
\p2|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector2~0_combout\ = ( \p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Mux2~1_combout\ & ((!\p2|Add0~9_sumout\))) # (\p2|Mux2~1_combout\ & (!\p2|Add6~9_sumout\)) ) ) ) # ( !\p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( 
-- (\p2|xOut1\(5) & !\p2|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100001111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add6~9_sumout\,
	datab => \p2|ALT_INV_xOut1\(5),
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_Add0~9_sumout\,
	datae => \p2|ALT_INV_Selector36~2_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector2~0_combout\);

-- Location: FF_X29_Y12_N23
\p2|xOut1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector2~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(5));

-- Location: MLABCELL_X28_Y12_N45
\p2|Add27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~21_sumout\ = SUM(( !\p2|xOut1\(5) ) + ( VCC ) + ( \p2|Add27~18\ ))
-- \p2|Add27~22\ = CARRY(( !\p2|xOut1\(5) ) + ( VCC ) + ( \p2|Add27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(5),
	cin => \p2|Add27~18\,
	sumout => \p2|Add27~21_sumout\,
	cout => \p2|Add27~22\);

-- Location: LABCELL_X29_Y12_N18
\p2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~5_sumout\ = SUM(( \p2|xOut1\(6) ) + ( GND ) + ( \p2|Add0~10\ ))
-- \p2|Add0~6\ = CARRY(( \p2|xOut1\(6) ) + ( GND ) + ( \p2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(6),
	cin => \p2|Add0~10\,
	sumout => \p2|Add0~5_sumout\,
	cout => \p2|Add0~6\);

-- Location: LABCELL_X30_Y16_N18
\p2|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~5_sumout\ = SUM(( \p2|xOut1\(6) ) + ( VCC ) + ( \p2|Add6~10\ ))
-- \p2|Add6~6\ = CARRY(( \p2|xOut1\(6) ) + ( VCC ) + ( \p2|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(6),
	cin => \p2|Add6~10\,
	sumout => \p2|Add6~5_sumout\,
	cout => \p2|Add6~6\);

-- Location: LABCELL_X30_Y12_N30
\p2|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector1~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present~3_combout\ & ( (\p2|Add6~5_sumout\ & \p2|Selector36~2_combout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Selector36~2_combout\ & ((\p2|xOut1\(6)))) # 
-- (\p2|Selector36~2_combout\ & (\p2|Add0~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011010101010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~5_sumout\,
	datab => \p2|ALT_INV_xOut1\(6),
	datac => \p2|ALT_INV_Add6~5_sumout\,
	datad => \p2|ALT_INV_Selector36~2_combout\,
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector1~0_combout\);

-- Location: FF_X29_Y12_N29
\p2|xOut1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector1~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(6));

-- Location: MLABCELL_X28_Y12_N48
\p2|Add27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~25_sumout\ = SUM(( \p2|xOut1\(6) ) + ( VCC ) + ( \p2|Add27~22\ ))
-- \p2|Add27~26\ = CARRY(( \p2|xOut1\(6) ) + ( VCC ) + ( \p2|Add27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut1\(6),
	cin => \p2|Add27~22\,
	sumout => \p2|Add27~25_sumout\,
	cout => \p2|Add27~26\);

-- Location: LABCELL_X30_Y16_N21
\p2|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add6~1_sumout\ = SUM(( \p2|xOut1\(7) ) + ( VCC ) + ( \p2|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut1\(7),
	cin => \p2|Add6~6\,
	sumout => \p2|Add6~1_sumout\);

-- Location: LABCELL_X29_Y12_N21
\p2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~1_sumout\ = SUM(( \p2|xOut1\(7) ) + ( GND ) + ( \p2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(7),
	cin => \p2|Add0~6\,
	sumout => \p2|Add0~1_sumout\);

-- Location: MLABCELL_X28_Y12_N24
\p2|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector0~0_combout\ = ( \p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( (!\p2|Mux2~1_combout\ & ((\p2|Add0~1_sumout\))) # (\p2|Mux2~1_combout\ & (\p2|Add6~1_sumout\)) ) ) ) # ( !\p2|Selector36~2_combout\ & ( \p1|present~3_combout\ & ( 
-- (\p2|xOut1\(7) & !\p2|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add6~1_sumout\,
	datab => \p2|ALT_INV_xOut1\(7),
	datac => \p2|ALT_INV_Add0~1_sumout\,
	datad => \p2|ALT_INV_Mux2~1_combout\,
	datae => \p2|ALT_INV_Selector36~2_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector0~0_combout\);

-- Location: FF_X29_Y12_N26
\p2|xOut1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p2|Selector0~0_combout\,
	sload => VCC,
	ena => \p2|xOut1[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut1\(7));

-- Location: MLABCELL_X28_Y12_N51
\p2|Add27~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~29_sumout\ = SUM(( \p2|xOut1\(7) ) + ( VCC ) + ( \p2|Add27~26\ ))
-- \p2|Add27~30\ = CARRY(( \p2|xOut1\(7) ) + ( VCC ) + ( \p2|Add27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut1\(7),
	cin => \p2|Add27~26\,
	sumout => \p2|Add27~29_sumout\,
	cout => \p2|Add27~30\);

-- Location: MLABCELL_X28_Y12_N54
\p2|Add27~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add27~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add27~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add27~30\,
	sumout => \p2|Add27~33_sumout\);

-- Location: DSP_X20_Y12_N0
\p2|Mult3~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult3~mac_AX_bus\,
	ay => \p2|Mult3~mac_AY_bus\,
	bx => \p2|Mult3~mac_BX_bus\,
	by => \p2|Mult3~mac_BY_bus\,
	resulta => \p2|Mult3~mac_RESULTA_bus\);

-- Location: LABCELL_X33_Y11_N6
\p2|colAddress[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colAddress[5]~0_combout\ = ( \p1|present~3_combout\ & ( \p1|present[3]~8_combout\ ) ) # ( !\p1|present~3_combout\ & ( (\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|colAddress[5]~0_combout\);

-- Location: MLABCELL_X34_Y10_N54
\p1|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector5~1_combout\ = ( \p2|Mux2~0_combout\ & ( \p1|present~10_combout\ & ( \KEY[1]~input_o\ ) ) ) # ( !\p2|Mux2~0_combout\ & ( \p1|present~10_combout\ & ( (\p1|present[2]~6_combout\ & \KEY[1]~input_o\) ) ) ) # ( \p2|Mux2~0_combout\ & ( 
-- !\p1|present~10_combout\ & ( (\KEY[1]~input_o\ & ((\p1|WideOr1~combout\) # (\p1|WideOr2~combout\))) ) ) ) # ( !\p2|Mux2~0_combout\ & ( !\p1|present~10_combout\ & ( (\KEY[1]~input_o\ & ((\p1|WideOr1~combout\) # (\p1|WideOr2~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_WideOr2~combout\,
	datab => \p1|ALT_INV_present[2]~6_combout\,
	datac => \p1|ALT_INV_WideOr1~combout\,
	datad => \ALT_INV_KEY[1]~input_o\,
	datae => \p2|ALT_INV_Mux2~0_combout\,
	dataf => \p1|ALT_INV_present~10_combout\,
	combout => \p1|Selector5~1_combout\);

-- Location: MLABCELL_X34_Y11_N0
\p2|Add15~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~45_sumout\ = SUM(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add15~46\ = CARRY(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(0),
	cin => GND,
	sumout => \p2|Add15~45_sumout\,
	cout => \p2|Add15~46\);

-- Location: LABCELL_X30_Y10_N33
\p2|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector29~0_combout\ = ( \p1|present~3_combout\ & ( (\p2|Add15~45_sumout\) # (\p1|present[4]~9_combout\) ) ) # ( !\p1|present~3_combout\ & ( ((!\p1|present[1]~5_combout\) # (\p2|Add15~45_sumout\)) # (\p1|present[4]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p2|ALT_INV_Add15~45_sumout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector29~0_combout\);

-- Location: LABCELL_X30_Y10_N57
\p2|yOut2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut2[0]~0_combout\ = ( \p1|present[2]~7_combout\ & ( (\p1|present[4]~9_combout\ & (\p1|present[1]~5_combout\ & (!\p1|present[3]~8_combout\ & !\p1|present~3_combout\))) ) ) # ( !\p1|present[2]~7_combout\ & ( (!\p1|present[4]~9_combout\ & 
-- (\p1|present[3]~8_combout\ & ((!\p1|present[1]~5_combout\) # (!\p1|present~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000010100000100000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p2|yOut2[0]~0_combout\);

-- Location: FF_X30_Y10_N35
\p2|yOut2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector29~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(0));

-- Location: LABCELL_X30_Y10_N0
\p2|Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~1_sumout\ = SUM(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add29~2\ = CARRY(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(0),
	cin => GND,
	sumout => \p2|Add29~1_sumout\,
	cout => \p2|Add29~2\);

-- Location: MLABCELL_X34_Y11_N3
\p2|Add15~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~49_sumout\ = SUM(( \p2|yOut2\(1) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~46\ ))
-- \p2|Add15~50\ = CARRY(( \p2|yOut2\(1) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101100111000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~2_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present~10_combout\,
	datad => \p2|ALT_INV_yOut2\(1),
	dataf => \p1|ALT_INV_WideOr4~combout\,
	cin => \p2|Add15~46\,
	sumout => \p2|Add15~49_sumout\,
	cout => \p2|Add15~50\);

-- Location: LABCELL_X30_Y10_N30
\p2|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector28~0_combout\ = ( \p2|Add15~49_sumout\ & ( (!\p1|present[4]~9_combout\ & ((\p1|present~3_combout\) # (\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Add15~49_sumout\,
	combout => \p2|Selector28~0_combout\);

-- Location: FF_X30_Y10_N32
\p2|yOut2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector28~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(1));

-- Location: LABCELL_X30_Y10_N3
\p2|Add29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~5_sumout\ = SUM(( \p2|yOut2\(1) ) + ( GND ) + ( \p2|Add29~2\ ))
-- \p2|Add29~6\ = CARRY(( \p2|yOut2\(1) ) + ( GND ) + ( \p2|Add29~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(1),
	cin => \p2|Add29~2\,
	sumout => \p2|Add29~5_sumout\,
	cout => \p2|Add29~6\);

-- Location: MLABCELL_X34_Y11_N6
\p2|Add15~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~53_sumout\ = SUM(( !\p2|yOut2\(2) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~50\ ))
-- \p2|Add15~54\ = CARRY(( !\p2|yOut2\(2) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111001000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~2_combout\,
	datab => \p1|ALT_INV_present~10_combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \p2|ALT_INV_yOut2\(2),
	dataf => \p1|ALT_INV_WideOr4~combout\,
	cin => \p2|Add15~50\,
	sumout => \p2|Add15~53_sumout\,
	cout => \p2|Add15~54\);

-- Location: LABCELL_X30_Y10_N39
\p2|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector27~0_combout\ = ( \p2|Add15~53_sumout\ & ( ((!\p1|present[1]~5_combout\ & !\p1|present~3_combout\)) # (\p1|present[4]~9_combout\) ) ) # ( !\p2|Add15~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101010101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Add15~53_sumout\,
	combout => \p2|Selector27~0_combout\);

-- Location: FF_X30_Y10_N41
\p2|yOut2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector27~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(2));

-- Location: LABCELL_X30_Y10_N6
\p2|Add29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~9_sumout\ = SUM(( !\p2|yOut2\(2) ) + ( VCC ) + ( \p2|Add29~6\ ))
-- \p2|Add29~10\ = CARRY(( !\p2|yOut2\(2) ) + ( VCC ) + ( \p2|Add29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_yOut2\(2),
	cin => \p2|Add29~6\,
	sumout => \p2|Add29~9_sumout\,
	cout => \p2|Add29~10\);

-- Location: MLABCELL_X34_Y11_N9
\p2|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~29_sumout\ = SUM(( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( !\p2|yOut2\(3) ) + ( \p2|Add15~54\ ))
-- \p2|Add15~30\ = CARRY(( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( !\p2|yOut2\(3) ) + ( \p2|Add15~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~2_combout\,
	datab => \p1|ALT_INV_present~10_combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \p1|ALT_INV_WideOr4~combout\,
	dataf => \p2|ALT_INV_yOut2\(3),
	cin => \p2|Add15~54\,
	sumout => \p2|Add15~29_sumout\,
	cout => \p2|Add15~30\);

-- Location: LABCELL_X30_Y10_N48
\p2|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector26~0_combout\ = ( !\p2|Add15~29_sumout\ & ( (!\p1|present[4]~9_combout\ & ((\p1|present~3_combout\) # (\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Add15~29_sumout\,
	combout => \p2|Selector26~0_combout\);

-- Location: FF_X30_Y10_N50
\p2|yOut2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector26~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(3));

-- Location: LABCELL_X30_Y10_N9
\p2|Add29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~13_sumout\ = SUM(( !\p2|yOut2\(3) ) + ( VCC ) + ( \p2|Add29~10\ ))
-- \p2|Add29~14\ = CARRY(( !\p2|yOut2\(3) ) + ( VCC ) + ( \p2|Add29~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(3),
	cin => \p2|Add29~10\,
	sumout => \p2|Add29~13_sumout\,
	cout => \p2|Add29~14\);

-- Location: MLABCELL_X34_Y11_N12
\p2|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~25_sumout\ = SUM(( !\p2|yOut2\(4) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~30\ ))
-- \p2|Add15~26\ = CARRY(( !\p2|yOut2\(4) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101011101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \p1|ALT_INV_present~10_combout\,
	datac => \p1|ALT_INV_present~2_combout\,
	datad => \p2|ALT_INV_yOut2\(4),
	dataf => \p1|ALT_INV_WideOr4~combout\,
	cin => \p2|Add15~30\,
	sumout => \p2|Add15~25_sumout\,
	cout => \p2|Add15~26\);

-- Location: LABCELL_X30_Y10_N36
\p2|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector25~0_combout\ = ( !\p2|Add15~25_sumout\ & ( (!\p1|present[4]~9_combout\ & ((\p1|present~3_combout\) # (\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Add15~25_sumout\,
	combout => \p2|Selector25~0_combout\);

-- Location: FF_X30_Y10_N38
\p2|yOut2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector25~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(4));

-- Location: LABCELL_X30_Y10_N12
\p2|Add29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~17_sumout\ = SUM(( !\p2|yOut2\(4) ) + ( VCC ) + ( \p2|Add29~14\ ))
-- \p2|Add29~18\ = CARRY(( !\p2|yOut2\(4) ) + ( VCC ) + ( \p2|Add29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(4),
	cin => \p2|Add29~14\,
	sumout => \p2|Add29~17_sumout\,
	cout => \p2|Add29~18\);

-- Location: MLABCELL_X34_Y11_N15
\p2|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~21_sumout\ = SUM(( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( !\p2|yOut2\(5) ) + ( \p2|Add15~26\ ))
-- \p2|Add15~22\ = CARRY(( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( !\p2|yOut2\(5) ) + ( \p2|Add15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \p1|ALT_INV_present~10_combout\,
	datac => \p1|ALT_INV_present~2_combout\,
	datad => \p1|ALT_INV_WideOr4~combout\,
	dataf => \p2|ALT_INV_yOut2\(5),
	cin => \p2|Add15~26\,
	sumout => \p2|Add15~21_sumout\,
	cout => \p2|Add15~22\);

-- Location: LABCELL_X30_Y10_N51
\p2|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector24~0_combout\ = ( !\p2|Add15~21_sumout\ & ( (!\p1|present[4]~9_combout\ & ((\p1|present~3_combout\) # (\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Add15~21_sumout\,
	combout => \p2|Selector24~0_combout\);

-- Location: FF_X30_Y10_N53
\p2|yOut2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector24~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(5));

-- Location: LABCELL_X30_Y10_N15
\p2|Add29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~21_sumout\ = SUM(( !\p2|yOut2\(5) ) + ( VCC ) + ( \p2|Add29~18\ ))
-- \p2|Add29~22\ = CARRY(( !\p2|yOut2\(5) ) + ( VCC ) + ( \p2|Add29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(5),
	cin => \p2|Add29~18\,
	sumout => \p2|Add29~21_sumout\,
	cout => \p2|Add29~22\);

-- Location: MLABCELL_X34_Y11_N18
\p2|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~17_sumout\ = SUM(( \p2|yOut2\(6) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr4~combout\))) # (\p1|present~10_combout\ & (\p1|present~2_combout\)))) ) + ( \p2|Add15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101011101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \p1|ALT_INV_present~10_combout\,
	datac => \p1|ALT_INV_present~2_combout\,
	datad => \p2|ALT_INV_yOut2\(6),
	dataf => \p1|ALT_INV_WideOr4~combout\,
	cin => \p2|Add15~22\,
	sumout => \p2|Add15~17_sumout\);

-- Location: LABCELL_X30_Y10_N54
\p2|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector23~0_combout\ = ( \p2|Add15~17_sumout\ & ( (!\p1|present[4]~9_combout\ & ((\p1|present~3_combout\) # (\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Add15~17_sumout\,
	combout => \p2|Selector23~0_combout\);

-- Location: FF_X30_Y10_N56
\p2|yOut2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector23~0_combout\,
	ena => \p2|yOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut2\(6));

-- Location: LABCELL_X30_Y10_N18
\p2|Add29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~25_sumout\ = SUM(( \p2|yOut2\(6) ) + ( VCC ) + ( \p2|Add29~22\ ))
-- \p2|Add29~26\ = CARRY(( \p2|yOut2\(6) ) + ( VCC ) + ( \p2|Add29~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(6),
	cin => \p2|Add29~22\,
	sumout => \p2|Add29~25_sumout\,
	cout => \p2|Add29~26\);

-- Location: LABCELL_X30_Y10_N21
\p2|Add29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add29~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add29~26\,
	sumout => \p2|Add29~29_sumout\);

-- Location: MLABCELL_X34_Y9_N30
\p2|Add18~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~45_sumout\ = SUM(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add18~46\ = CARRY(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut2\(0),
	cin => GND,
	sumout => \p2|Add18~45_sumout\,
	cout => \p2|Add18~46\);

-- Location: LABCELL_X33_Y8_N27
\p2|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector22~0_combout\ = ( \p1|present[3]~8_combout\ & ( (!\p1|present[4]~9_combout\ & (\p1|present[2]~7_combout\ & \p2|Add18~45_sumout\)) ) ) # ( !\p1|present[3]~8_combout\ & ( (!\p1|present[4]~9_combout\ & \p2|Add18~45_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p2|ALT_INV_Add18~45_sumout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Selector22~0_combout\);

-- Location: MLABCELL_X34_Y9_N12
\p2|xOut2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|xOut2[0]~0_combout\ = ( !\p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( (\p1|present[4]~9_combout\ & (\p1|present[2]~7_combout\ & !\p1|present[3]~8_combout\)) ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & ( 
-- (!\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\) # (\p1|present[3]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010000000000000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|xOut2[0]~0_combout\);

-- Location: FF_X33_Y8_N29
\p2|xOut2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector22~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(0));

-- Location: MLABCELL_X34_Y8_N0
\p2|Add30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~1_sumout\ = SUM(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add30~2\ = CARRY(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(0),
	cin => GND,
	sumout => \p2|Add30~1_sumout\,
	cout => \p2|Add30~2\);

-- Location: MLABCELL_X34_Y9_N33
\p2|Add18~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~49_sumout\ = SUM(( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|xOut2\(1) ) + ( \p2|Add18~46\ ))
-- \p2|Add18~50\ = CARRY(( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|xOut2\(1) ) + ( \p2|Add18~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p1|ALT_INV_WideOr2~combout\,
	dataf => \p2|ALT_INV_xOut2\(1),
	cin => \p2|Add18~46\,
	sumout => \p2|Add18~49_sumout\,
	cout => \p2|Add18~50\);

-- Location: MLABCELL_X34_Y8_N57
\p2|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector21~0_combout\ = ( \p1|Selector5~1_combout\ & ( \p2|Add18~49_sumout\ ) ) # ( !\p1|Selector5~1_combout\ & ( \p2|Add18~49_sumout\ ) ) # ( \p1|Selector5~1_combout\ & ( !\p2|Add18~49_sumout\ & ( \p1|present[4]~9_combout\ ) ) ) # ( 
-- !\p1|Selector5~1_combout\ & ( !\p2|Add18~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~49_sumout\,
	combout => \p2|Selector21~0_combout\);

-- Location: FF_X34_Y8_N59
\p2|xOut2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector21~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(1));

-- Location: MLABCELL_X34_Y8_N3
\p2|Add30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~5_sumout\ = SUM(( \p2|xOut2\(1) ) + ( GND ) + ( \p2|Add30~2\ ))
-- \p2|Add30~6\ = CARRY(( \p2|xOut2\(1) ) + ( GND ) + ( \p2|Add30~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(1),
	cin => \p2|Add30~2\,
	sumout => \p2|Add30~5_sumout\,
	cout => \p2|Add30~6\);

-- Location: MLABCELL_X34_Y9_N36
\p2|Add18~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~53_sumout\ = SUM(( \p2|xOut2\(2) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~50\ ))
-- \p2|Add18~54\ = CARRY(( \p2|xOut2\(2) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101101110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p2|ALT_INV_xOut2\(2),
	dataf => \p1|ALT_INV_WideOr2~combout\,
	cin => \p2|Add18~50\,
	sumout => \p2|Add18~53_sumout\,
	cout => \p2|Add18~54\);

-- Location: LABCELL_X33_Y8_N54
\p2|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector20~0_combout\ = ( \p2|Add18~53_sumout\ & ( (!\p1|present[4]~9_combout\ & \p1|Selector5~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~53_sumout\,
	combout => \p2|Selector20~0_combout\);

-- Location: FF_X33_Y8_N56
\p2|xOut2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector20~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(2));

-- Location: MLABCELL_X34_Y8_N6
\p2|Add30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~9_sumout\ = SUM(( \p2|xOut2\(2) ) + ( VCC ) + ( \p2|Add30~6\ ))
-- \p2|Add30~10\ = CARRY(( \p2|xOut2\(2) ) + ( VCC ) + ( \p2|Add30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(2),
	cin => \p2|Add30~6\,
	sumout => \p2|Add30~9_sumout\,
	cout => \p2|Add30~10\);

-- Location: MLABCELL_X34_Y9_N39
\p2|Add18~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~57_sumout\ = SUM(( \p2|xOut2\(3) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~54\ ))
-- \p2|Add18~58\ = CARRY(( \p2|xOut2\(3) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101101110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p2|ALT_INV_xOut2\(3),
	dataf => \p1|ALT_INV_WideOr2~combout\,
	cin => \p2|Add18~54\,
	sumout => \p2|Add18~57_sumout\,
	cout => \p2|Add18~58\);

-- Location: LABCELL_X33_Y8_N24
\p2|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector19~0_combout\ = ( \p2|Add18~57_sumout\ & ( (!\p1|present[4]~9_combout\ & \p1|Selector5~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~57_sumout\,
	combout => \p2|Selector19~0_combout\);

-- Location: FF_X33_Y8_N26
\p2|xOut2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector19~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(3));

-- Location: MLABCELL_X34_Y8_N9
\p2|Add30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~13_sumout\ = SUM(( \p2|xOut2\(3) ) + ( VCC ) + ( \p2|Add30~10\ ))
-- \p2|Add30~14\ = CARRY(( \p2|xOut2\(3) ) + ( VCC ) + ( \p2|Add30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut2\(3),
	cin => \p2|Add30~10\,
	sumout => \p2|Add30~13_sumout\,
	cout => \p2|Add30~14\);

-- Location: MLABCELL_X34_Y9_N42
\p2|Add18~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~61_sumout\ = SUM(( !\p2|xOut2\(4) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~58\ ))
-- \p2|Add18~62\ = CARRY(( !\p2|xOut2\(4) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101101110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p2|ALT_INV_xOut2\(4),
	dataf => \p1|ALT_INV_WideOr2~combout\,
	cin => \p2|Add18~58\,
	sumout => \p2|Add18~61_sumout\,
	cout => \p2|Add18~62\);

-- Location: LABCELL_X33_Y8_N57
\p2|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector18~0_combout\ = ( !\p2|Add18~61_sumout\ & ( (!\p1|present[4]~9_combout\ & \p1|Selector5~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~61_sumout\,
	combout => \p2|Selector18~0_combout\);

-- Location: FF_X33_Y8_N59
\p2|xOut2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector18~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(4));

-- Location: MLABCELL_X34_Y8_N12
\p2|Add30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~17_sumout\ = SUM(( !\p2|xOut2\(4) ) + ( VCC ) + ( \p2|Add30~14\ ))
-- \p2|Add30~18\ = CARRY(( !\p2|xOut2\(4) ) + ( VCC ) + ( \p2|Add30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(4),
	cin => \p2|Add30~14\,
	sumout => \p2|Add30~17_sumout\,
	cout => \p2|Add30~18\);

-- Location: MLABCELL_X34_Y9_N45
\p2|Add18~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~41_sumout\ = SUM(( \p2|xOut2\(5) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~62\ ))
-- \p2|Add18~42\ = CARRY(( \p2|xOut2\(5) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101101110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p2|ALT_INV_xOut2\(5),
	dataf => \p1|ALT_INV_WideOr2~combout\,
	cin => \p2|Add18~62\,
	sumout => \p2|Add18~41_sumout\,
	cout => \p2|Add18~42\);

-- Location: MLABCELL_X34_Y8_N36
\p2|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector17~0_combout\ = ( \p1|Selector5~1_combout\ & ( \p2|Add18~41_sumout\ & ( !\p1|present[4]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~41_sumout\,
	combout => \p2|Selector17~0_combout\);

-- Location: FF_X34_Y8_N38
\p2|xOut2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector17~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(5));

-- Location: MLABCELL_X34_Y8_N15
\p2|Add30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~21_sumout\ = SUM(( \p2|xOut2\(5) ) + ( VCC ) + ( \p2|Add30~18\ ))
-- \p2|Add30~22\ = CARRY(( \p2|xOut2\(5) ) + ( VCC ) + ( \p2|Add30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(5),
	cin => \p2|Add30~18\,
	sumout => \p2|Add30~21_sumout\,
	cout => \p2|Add30~22\);

-- Location: MLABCELL_X34_Y9_N48
\p2|Add18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~37_sumout\ = SUM(( !\p2|xOut2\(6) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~42\ ))
-- \p2|Add18~38\ = CARRY(( !\p2|xOut2\(6) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101101110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p2|ALT_INV_xOut2\(6),
	dataf => \p1|ALT_INV_WideOr2~combout\,
	cin => \p2|Add18~42\,
	sumout => \p2|Add18~37_sumout\,
	cout => \p2|Add18~38\);

-- Location: MLABCELL_X34_Y8_N42
\p2|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector16~0_combout\ = ( \p1|Selector5~1_combout\ & ( !\p2|Add18~37_sumout\ & ( !\p1|present[4]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~37_sumout\,
	combout => \p2|Selector16~0_combout\);

-- Location: FF_X34_Y8_N44
\p2|xOut2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector16~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(6));

-- Location: MLABCELL_X34_Y8_N18
\p2|Add30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~25_sumout\ = SUM(( !\p2|xOut2\(6) ) + ( VCC ) + ( \p2|Add30~22\ ))
-- \p2|Add30~26\ = CARRY(( !\p2|xOut2\(6) ) + ( VCC ) + ( \p2|Add30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut2\(6),
	cin => \p2|Add30~22\,
	sumout => \p2|Add30~25_sumout\,
	cout => \p2|Add30~26\);

-- Location: MLABCELL_X34_Y9_N51
\p2|Add18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~33_sumout\ = SUM(( \p2|xOut2\(7) ) + ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr2~combout\))) # (\p1|present~10_combout\ & (\p1|present[2]~6_combout\)))) ) + ( \p2|Add18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101101110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~10_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[2]~6_combout\,
	datad => \p2|ALT_INV_xOut2\(7),
	dataf => \p1|ALT_INV_WideOr2~combout\,
	cin => \p2|Add18~38\,
	sumout => \p2|Add18~33_sumout\);

-- Location: MLABCELL_X34_Y8_N51
\p2|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector15~0_combout\ = ( \p1|Selector5~1_combout\ & ( \p2|Add18~33_sumout\ & ( !\p1|present[4]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_Add18~33_sumout\,
	combout => \p2|Selector15~0_combout\);

-- Location: FF_X34_Y8_N53
\p2|xOut2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector15~0_combout\,
	ena => \p2|xOut2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut2\(7));

-- Location: MLABCELL_X34_Y8_N21
\p2|Add30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~29_sumout\ = SUM(( \p2|xOut2\(7) ) + ( VCC ) + ( \p2|Add30~26\ ))
-- \p2|Add30~30\ = CARRY(( \p2|xOut2\(7) ) + ( VCC ) + ( \p2|Add30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut2\(7),
	cin => \p2|Add30~26\,
	sumout => \p2|Add30~29_sumout\,
	cout => \p2|Add30~30\);

-- Location: MLABCELL_X34_Y8_N24
\p2|Add30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add30~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add30~30\,
	sumout => \p2|Add30~33_sumout\);

-- Location: DSP_X20_Y10_N0
\p2|Mult9~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult9~mac_AX_bus\,
	ay => \p2|Mult9~mac_AY_bus\,
	bx => \p2|Mult9~mac_BX_bus\,
	by => \p2|Mult9~mac_BY_bus\,
	resulta => \p2|Mult9~mac_RESULTA_bus\);

-- Location: LABCELL_X24_Y14_N30
\p2|Add26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~1_sumout\ = SUM(( \p2|yOut1\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add26~2\ = CARRY(( \p2|yOut1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(0),
	cin => GND,
	sumout => \p2|Add26~1_sumout\,
	cout => \p2|Add26~2\);

-- Location: LABCELL_X24_Y14_N33
\p2|Add26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~5_sumout\ = SUM(( \p2|yOut1\(1) ) + ( GND ) + ( \p2|Add26~2\ ))
-- \p2|Add26~6\ = CARRY(( \p2|yOut1\(1) ) + ( GND ) + ( \p2|Add26~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(1),
	cin => \p2|Add26~2\,
	sumout => \p2|Add26~5_sumout\,
	cout => \p2|Add26~6\);

-- Location: LABCELL_X24_Y14_N36
\p2|Add26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~9_sumout\ = SUM(( !\p2|yOut1\(2) ) + ( VCC ) + ( \p2|Add26~6\ ))
-- \p2|Add26~10\ = CARRY(( !\p2|yOut1\(2) ) + ( VCC ) + ( \p2|Add26~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(2),
	cin => \p2|Add26~6\,
	sumout => \p2|Add26~9_sumout\,
	cout => \p2|Add26~10\);

-- Location: LABCELL_X24_Y14_N39
\p2|Add26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~13_sumout\ = SUM(( !\p2|yOut1\(3) ) + ( VCC ) + ( \p2|Add26~10\ ))
-- \p2|Add26~14\ = CARRY(( !\p2|yOut1\(3) ) + ( VCC ) + ( \p2|Add26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut1\(3),
	cin => \p2|Add26~10\,
	sumout => \p2|Add26~13_sumout\,
	cout => \p2|Add26~14\);

-- Location: LABCELL_X24_Y14_N42
\p2|Add26~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~17_sumout\ = SUM(( !\p2|yOut1\(4) ) + ( VCC ) + ( \p2|Add26~14\ ))
-- \p2|Add26~18\ = CARRY(( !\p2|yOut1\(4) ) + ( VCC ) + ( \p2|Add26~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(4),
	cin => \p2|Add26~14\,
	sumout => \p2|Add26~17_sumout\,
	cout => \p2|Add26~18\);

-- Location: LABCELL_X24_Y14_N45
\p2|Add26~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~21_sumout\ = SUM(( !\p2|yOut1\(5) ) + ( VCC ) + ( \p2|Add26~18\ ))
-- \p2|Add26~22\ = CARRY(( !\p2|yOut1\(5) ) + ( VCC ) + ( \p2|Add26~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut1\(5),
	cin => \p2|Add26~18\,
	sumout => \p2|Add26~21_sumout\,
	cout => \p2|Add26~22\);

-- Location: LABCELL_X24_Y14_N48
\p2|Add26~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~25_sumout\ = SUM(( \p2|yOut1\(6) ) + ( VCC ) + ( \p2|Add26~22\ ))
-- \p2|Add26~26\ = CARRY(( \p2|yOut1\(6) ) + ( VCC ) + ( \p2|Add26~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_yOut1\(6),
	cin => \p2|Add26~22\,
	sumout => \p2|Add26~25_sumout\,
	cout => \p2|Add26~26\);

-- Location: LABCELL_X24_Y14_N51
\p2|Add26~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add26~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add26~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add26~26\,
	sumout => \p2|Add26~29_sumout\);

-- Location: DSP_X20_Y14_N0
\p2|Mult10~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult10~mac_AX_bus\,
	ay => \p2|Mult10~mac_AY_bus\,
	bx => \p2|Mult10~mac_BX_bus\,
	by => \p2|Mult10~mac_BY_bus\,
	resulta => \p2|Mult10~mac_RESULTA_bus\);

-- Location: DSP_X20_Y8_N0
\p2|Mult8~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult8~mac_AX_bus\,
	ay => \p2|Mult8~mac_AY_bus\,
	bx => \p2|Mult8~mac_BX_bus\,
	by => \p2|Mult8~mac_BY_bus\,
	resulta => \p2|Mult8~mac_RESULTA_bus\);

-- Location: DSP_X54_Y10_N0
\p2|Mult11~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult11~mac_AX_bus\,
	ay => \p2|Mult11~mac_AY_bus\,
	bx => \p2|Mult11~mac_BX_bus\,
	by => \p2|Mult11~mac_BY_bus\,
	resulta => \p2|Mult11~mac_RESULTA_bus\);

-- Location: LABCELL_X33_Y10_N48
\p2|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux15~0_combout\ = ( \p2|Mult8~339\ & ( \p2|Mult11~339\ & ( (!\p2|colAddress[5]~0_combout\) # ((!\p1|Selector5~1_combout\ & (\p2|Mult9~339\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~339\)))) ) ) ) # ( !\p2|Mult8~339\ & ( \p2|Mult11~339\ & ( 
-- (!\p2|colAddress[5]~0_combout\ & (\p1|Selector5~1_combout\)) # (\p2|colAddress[5]~0_combout\ & ((!\p1|Selector5~1_combout\ & (\p2|Mult9~339\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~339\))))) ) ) ) # ( \p2|Mult8~339\ & ( !\p2|Mult11~339\ & ( 
-- (!\p2|colAddress[5]~0_combout\ & (!\p1|Selector5~1_combout\)) # (\p2|colAddress[5]~0_combout\ & ((!\p1|Selector5~1_combout\ & (\p2|Mult9~339\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~339\))))) ) ) ) # ( !\p2|Mult8~339\ & ( !\p2|Mult11~339\ & ( 
-- (\p2|colAddress[5]~0_combout\ & ((!\p1|Selector5~1_combout\ & (\p2|Mult9~339\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~339\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~0_combout\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult9~339\,
	datad => \p2|ALT_INV_Mult10~339\,
	datae => \p2|ALT_INV_Mult8~339\,
	dataf => \p2|ALT_INV_Mult11~339\,
	combout => \p2|Mux15~0_combout\);

-- Location: LABCELL_X33_Y13_N36
\p2|colAddress[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colAddress[5]~2_combout\ = ( \p1|present~3_combout\ & ( \p1|present[2]~7_combout\ ) ) # ( !\p1|present~3_combout\ & ( (\p1|present[2]~7_combout\ & !\p1|present[1]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|colAddress[5]~2_combout\);

-- Location: LABCELL_X33_Y12_N3
\p2|colAddress[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colAddress[5]~3_combout\ = ( \p1|present~3_combout\ & ( (!\p1|present[1]~5_combout\ & !\p1|present[2]~7_combout\) ) ) # ( !\p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & (!\p1|present[1]~5_combout\ & !\p1|present[2]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|colAddress[5]~3_combout\);

-- Location: LABCELL_X33_Y9_N30
\p2|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~13_sumout\ = SUM(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add12~14\ = CARRY(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut2\(0),
	cin => GND,
	sumout => \p2|Add12~13_sumout\,
	cout => \p2|Add12~14\);

-- Location: LABCELL_X33_Y9_N33
\p2|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~17_sumout\ = SUM(( \p2|xOut2\(1) ) + ( GND ) + ( \p2|Add12~14\ ))
-- \p2|Add12~18\ = CARRY(( \p2|xOut2\(1) ) + ( GND ) + ( \p2|Add12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(1),
	cin => \p2|Add12~14\,
	sumout => \p2|Add12~17_sumout\,
	cout => \p2|Add12~18\);

-- Location: LABCELL_X33_Y9_N36
\p2|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~21_sumout\ = SUM(( \p2|xOut2\(2) ) + ( GND ) + ( \p2|Add12~18\ ))
-- \p2|Add12~22\ = CARRY(( \p2|xOut2\(2) ) + ( GND ) + ( \p2|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(2),
	cin => \p2|Add12~18\,
	sumout => \p2|Add12~21_sumout\,
	cout => \p2|Add12~22\);

-- Location: LABCELL_X33_Y9_N0
\p2|Add13~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~30_cout\ = CARRY(( \p2|Add12~17_sumout\ ) + ( \p2|Add12~13_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add12~13_sumout\,
	datac => \p2|ALT_INV_Add12~17_sumout\,
	cin => GND,
	cout => \p2|Add13~30_cout\);

-- Location: LABCELL_X33_Y9_N3
\p2|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~1_sumout\ = SUM(( \p2|Add12~21_sumout\ ) + ( VCC ) + ( \p2|Add13~30_cout\ ))
-- \p2|Add13~2\ = CARRY(( \p2|Add12~21_sumout\ ) + ( VCC ) + ( \p2|Add13~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add12~21_sumout\,
	cin => \p2|Add13~30_cout\,
	sumout => \p2|Add13~1_sumout\,
	cout => \p2|Add13~2\);

-- Location: LABCELL_X33_Y9_N39
\p2|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~25_sumout\ = SUM(( \p2|xOut2\(3) ) + ( GND ) + ( \p2|Add12~22\ ))
-- \p2|Add12~26\ = CARRY(( \p2|xOut2\(3) ) + ( GND ) + ( \p2|Add12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut2\(3),
	cin => \p2|Add12~22\,
	sumout => \p2|Add12~25_sumout\,
	cout => \p2|Add12~26\);

-- Location: LABCELL_X33_Y9_N6
\p2|Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~5_sumout\ = SUM(( \p2|Add12~25_sumout\ ) + ( VCC ) + ( \p2|Add13~2\ ))
-- \p2|Add13~6\ = CARRY(( \p2|Add12~25_sumout\ ) + ( VCC ) + ( \p2|Add13~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add12~25_sumout\,
	cin => \p2|Add13~2\,
	sumout => \p2|Add13~5_sumout\,
	cout => \p2|Add13~6\);

-- Location: LABCELL_X33_Y9_N42
\p2|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~29_sumout\ = SUM(( !\p2|xOut2\(4) ) + ( GND ) + ( \p2|Add12~26\ ))
-- \p2|Add12~30\ = CARRY(( !\p2|xOut2\(4) ) + ( GND ) + ( \p2|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut2\(4),
	cin => \p2|Add12~26\,
	sumout => \p2|Add12~29_sumout\,
	cout => \p2|Add12~30\);

-- Location: LABCELL_X33_Y9_N9
\p2|Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~9_sumout\ = SUM(( \p2|Add12~29_sumout\ ) + ( VCC ) + ( \p2|Add13~6\ ))
-- \p2|Add13~10\ = CARRY(( \p2|Add12~29_sumout\ ) + ( VCC ) + ( \p2|Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add12~29_sumout\,
	cin => \p2|Add13~6\,
	sumout => \p2|Add13~9_sumout\,
	cout => \p2|Add13~10\);

-- Location: LABCELL_X33_Y9_N45
\p2|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~9_sumout\ = SUM(( \p2|xOut2\(5) ) + ( GND ) + ( \p2|Add12~30\ ))
-- \p2|Add12~10\ = CARRY(( \p2|xOut2\(5) ) + ( GND ) + ( \p2|Add12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(5),
	cin => \p2|Add12~30\,
	sumout => \p2|Add12~9_sumout\,
	cout => \p2|Add12~10\);

-- Location: LABCELL_X33_Y9_N12
\p2|Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~13_sumout\ = SUM(( \p2|Add12~9_sumout\ ) + ( VCC ) + ( \p2|Add13~10\ ))
-- \p2|Add13~14\ = CARRY(( \p2|Add12~9_sumout\ ) + ( VCC ) + ( \p2|Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add12~9_sumout\,
	cin => \p2|Add13~10\,
	sumout => \p2|Add13~13_sumout\,
	cout => \p2|Add13~14\);

-- Location: LABCELL_X33_Y9_N48
\p2|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~5_sumout\ = SUM(( !\p2|xOut2\(6) ) + ( GND ) + ( \p2|Add12~10\ ))
-- \p2|Add12~6\ = CARRY(( !\p2|xOut2\(6) ) + ( GND ) + ( \p2|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_xOut2\(6),
	cin => \p2|Add12~10\,
	sumout => \p2|Add12~5_sumout\,
	cout => \p2|Add12~6\);

-- Location: LABCELL_X33_Y9_N15
\p2|Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~17_sumout\ = SUM(( \p2|Add12~5_sumout\ ) + ( VCC ) + ( \p2|Add13~14\ ))
-- \p2|Add13~18\ = CARRY(( \p2|Add12~5_sumout\ ) + ( VCC ) + ( \p2|Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add12~5_sumout\,
	cin => \p2|Add13~14\,
	sumout => \p2|Add13~17_sumout\,
	cout => \p2|Add13~18\);

-- Location: LABCELL_X33_Y9_N51
\p2|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add12~1_sumout\ = SUM(( \p2|xOut2\(7) ) + ( GND ) + ( \p2|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(7),
	cin => \p2|Add12~6\,
	sumout => \p2|Add12~1_sumout\);

-- Location: LABCELL_X33_Y9_N18
\p2|Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~21_sumout\ = SUM(( \p2|Add12~1_sumout\ ) + ( VCC ) + ( \p2|Add13~18\ ))
-- \p2|Add13~22\ = CARRY(( \p2|Add12~1_sumout\ ) + ( VCC ) + ( \p2|Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add12~1_sumout\,
	cin => \p2|Add13~18\,
	sumout => \p2|Add13~21_sumout\,
	cout => \p2|Add13~22\);

-- Location: LABCELL_X33_Y9_N21
\p2|Add13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add13~25_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add13~22\,
	sumout => \p2|Add13~25_sumout\);

-- Location: DSP_X32_Y6_N0
\p2|Mult4~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult4~mac_AX_bus\,
	ay => \p2|Mult4~mac_AY_bus\,
	bx => \p2|Mult4~mac_BX_bus\,
	by => \p2|Mult4~mac_BY_bus\,
	resulta => \p2|Mult4~mac_RESULTA_bus\);

-- Location: LABCELL_X31_Y8_N30
\p2|Add15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~37_sumout\ = SUM(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add15~38\ = CARRY(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(0),
	cin => GND,
	sumout => \p2|Add15~37_sumout\,
	cout => \p2|Add15~38\);

-- Location: LABCELL_X31_Y8_N33
\p2|Add15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~41_sumout\ = SUM(( \p2|yOut2\(1) ) + ( VCC ) + ( \p2|Add15~38\ ))
-- \p2|Add15~42\ = CARRY(( \p2|yOut2\(1) ) + ( VCC ) + ( \p2|Add15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(1),
	cin => \p2|Add15~38\,
	sumout => \p2|Add15~41_sumout\,
	cout => \p2|Add15~42\);

-- Location: LABCELL_X31_Y8_N36
\p2|Add15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~33_sumout\ = SUM(( !\p2|yOut2\(2) ) + ( VCC ) + ( \p2|Add15~42\ ))
-- \p2|Add15~34\ = CARRY(( !\p2|yOut2\(2) ) + ( VCC ) + ( \p2|Add15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(2),
	cin => \p2|Add15~42\,
	sumout => \p2|Add15~33_sumout\,
	cout => \p2|Add15~34\);

-- Location: LABCELL_X31_Y8_N39
\p2|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~13_sumout\ = SUM(( !\p2|yOut2\(3) ) + ( VCC ) + ( \p2|Add15~34\ ))
-- \p2|Add15~14\ = CARRY(( !\p2|yOut2\(3) ) + ( VCC ) + ( \p2|Add15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(3),
	cin => \p2|Add15~34\,
	sumout => \p2|Add15~13_sumout\,
	cout => \p2|Add15~14\);

-- Location: LABCELL_X31_Y8_N0
\p2|Add16~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~26_cout\ = CARRY(( \p2|Add15~41_sumout\ ) + ( \p2|Add15~37_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add15~37_sumout\,
	datac => \p2|ALT_INV_Add15~41_sumout\,
	cin => GND,
	cout => \p2|Add16~26_cout\);

-- Location: LABCELL_X31_Y8_N3
\p2|Add16~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~22_cout\ = CARRY(( \p2|Add15~33_sumout\ ) + ( VCC ) + ( \p2|Add16~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add15~33_sumout\,
	cin => \p2|Add16~26_cout\,
	cout => \p2|Add16~22_cout\);

-- Location: LABCELL_X31_Y8_N6
\p2|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~1_sumout\ = SUM(( \p2|Add15~13_sumout\ ) + ( VCC ) + ( \p2|Add16~22_cout\ ))
-- \p2|Add16~2\ = CARRY(( \p2|Add15~13_sumout\ ) + ( VCC ) + ( \p2|Add16~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add15~13_sumout\,
	cin => \p2|Add16~22_cout\,
	sumout => \p2|Add16~1_sumout\,
	cout => \p2|Add16~2\);

-- Location: LABCELL_X31_Y8_N42
\p2|Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~9_sumout\ = SUM(( !\p2|yOut2\(4) ) + ( VCC ) + ( \p2|Add15~14\ ))
-- \p2|Add15~10\ = CARRY(( !\p2|yOut2\(4) ) + ( VCC ) + ( \p2|Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(4),
	cin => \p2|Add15~14\,
	sumout => \p2|Add15~9_sumout\,
	cout => \p2|Add15~10\);

-- Location: LABCELL_X31_Y8_N9
\p2|Add16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~5_sumout\ = SUM(( \p2|Add15~9_sumout\ ) + ( VCC ) + ( \p2|Add16~2\ ))
-- \p2|Add16~6\ = CARRY(( \p2|Add15~9_sumout\ ) + ( VCC ) + ( \p2|Add16~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add15~9_sumout\,
	cin => \p2|Add16~2\,
	sumout => \p2|Add16~5_sumout\,
	cout => \p2|Add16~6\);

-- Location: LABCELL_X31_Y8_N45
\p2|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~5_sumout\ = SUM(( !\p2|yOut2\(5) ) + ( VCC ) + ( \p2|Add15~10\ ))
-- \p2|Add15~6\ = CARRY(( !\p2|yOut2\(5) ) + ( VCC ) + ( \p2|Add15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(5),
	cin => \p2|Add15~10\,
	sumout => \p2|Add15~5_sumout\,
	cout => \p2|Add15~6\);

-- Location: LABCELL_X31_Y8_N12
\p2|Add16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~9_sumout\ = SUM(( \p2|Add15~5_sumout\ ) + ( VCC ) + ( \p2|Add16~6\ ))
-- \p2|Add16~10\ = CARRY(( \p2|Add15~5_sumout\ ) + ( VCC ) + ( \p2|Add16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add15~5_sumout\,
	cin => \p2|Add16~6\,
	sumout => \p2|Add16~9_sumout\,
	cout => \p2|Add16~10\);

-- Location: LABCELL_X31_Y8_N48
\p2|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add15~1_sumout\ = SUM(( \p2|yOut2\(6) ) + ( VCC ) + ( \p2|Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(6),
	cin => \p2|Add15~6\,
	sumout => \p2|Add15~1_sumout\);

-- Location: LABCELL_X31_Y8_N15
\p2|Add16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~13_sumout\ = SUM(( \p2|Add15~1_sumout\ ) + ( VCC ) + ( \p2|Add16~10\ ))
-- \p2|Add16~14\ = CARRY(( \p2|Add15~1_sumout\ ) + ( VCC ) + ( \p2|Add16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add15~1_sumout\,
	cin => \p2|Add16~10\,
	sumout => \p2|Add16~13_sumout\,
	cout => \p2|Add16~14\);

-- Location: LABCELL_X31_Y8_N18
\p2|Add16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add16~17_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add16~14\,
	sumout => \p2|Add16~17_sumout\);

-- Location: DSP_X32_Y8_N0
\p2|Mult5~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult5~mac_AX_bus\,
	ay => \p2|Mult5~mac_AY_bus\,
	bx => \p2|Mult5~mac_BX_bus\,
	by => \p2|Mult5~mac_BY_bus\,
	resulta => \p2|Mult5~mac_RESULTA_bus\);

-- Location: LABCELL_X29_Y12_N30
\p2|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~30_cout\ = CARRY(( \p2|Add0~13_sumout\ ) + ( \p2|Add0~17_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add0~17_sumout\,
	datad => \p2|ALT_INV_Add0~13_sumout\,
	cin => GND,
	cout => \p2|Add1~30_cout\);

-- Location: LABCELL_X29_Y12_N33
\p2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~1_sumout\ = SUM(( \p2|Add0~21_sumout\ ) + ( VCC ) + ( \p2|Add1~30_cout\ ))
-- \p2|Add1~2\ = CARRY(( \p2|Add0~21_sumout\ ) + ( VCC ) + ( \p2|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add0~21_sumout\,
	cin => \p2|Add1~30_cout\,
	sumout => \p2|Add1~1_sumout\,
	cout => \p2|Add1~2\);

-- Location: LABCELL_X29_Y12_N36
\p2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~5_sumout\ = SUM(( \p2|Add0~25_sumout\ ) + ( VCC ) + ( \p2|Add1~2\ ))
-- \p2|Add1~6\ = CARRY(( \p2|Add0~25_sumout\ ) + ( VCC ) + ( \p2|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add0~25_sumout\,
	cin => \p2|Add1~2\,
	sumout => \p2|Add1~5_sumout\,
	cout => \p2|Add1~6\);

-- Location: LABCELL_X29_Y12_N39
\p2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~9_sumout\ = SUM(( \p2|Add0~29_sumout\ ) + ( VCC ) + ( \p2|Add1~6\ ))
-- \p2|Add1~10\ = CARRY(( \p2|Add0~29_sumout\ ) + ( VCC ) + ( \p2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add0~29_sumout\,
	cin => \p2|Add1~6\,
	sumout => \p2|Add1~9_sumout\,
	cout => \p2|Add1~10\);

-- Location: LABCELL_X29_Y12_N42
\p2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~13_sumout\ = SUM(( \p2|Add0~9_sumout\ ) + ( VCC ) + ( \p2|Add1~10\ ))
-- \p2|Add1~14\ = CARRY(( \p2|Add0~9_sumout\ ) + ( VCC ) + ( \p2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add0~9_sumout\,
	cin => \p2|Add1~10\,
	sumout => \p2|Add1~13_sumout\,
	cout => \p2|Add1~14\);

-- Location: LABCELL_X29_Y12_N45
\p2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~17_sumout\ = SUM(( \p2|Add0~5_sumout\ ) + ( VCC ) + ( \p2|Add1~14\ ))
-- \p2|Add1~18\ = CARRY(( \p2|Add0~5_sumout\ ) + ( VCC ) + ( \p2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~5_sumout\,
	cin => \p2|Add1~14\,
	sumout => \p2|Add1~17_sumout\,
	cout => \p2|Add1~18\);

-- Location: LABCELL_X29_Y12_N48
\p2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~21_sumout\ = SUM(( \p2|Add0~1_sumout\ ) + ( VCC ) + ( \p2|Add1~18\ ))
-- \p2|Add1~22\ = CARRY(( \p2|Add0~1_sumout\ ) + ( VCC ) + ( \p2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add0~1_sumout\,
	cin => \p2|Add1~18\,
	sumout => \p2|Add1~21_sumout\,
	cout => \p2|Add1~22\);

-- Location: LABCELL_X29_Y12_N51
\p2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~25_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add1~22\,
	sumout => \p2|Add1~25_sumout\);

-- Location: DSP_X32_Y12_N0
\p2|Mult0~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult0~mac_AX_bus\,
	ay => \p2|Mult0~mac_AY_bus\,
	bx => \p2|Mult0~mac_BX_bus\,
	by => \p2|Mult0~mac_BY_bus\,
	resulta => \p2|Mult0~mac_RESULTA_bus\);

-- Location: LABCELL_X33_Y8_N30
\p2|Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~13_sumout\ = SUM(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add18~14\ = CARRY(( \p2|xOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(0),
	cin => GND,
	sumout => \p2|Add18~13_sumout\,
	cout => \p2|Add18~14\);

-- Location: LABCELL_X33_Y8_N33
\p2|Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~17_sumout\ = SUM(( \p2|xOut2\(1) ) + ( VCC ) + ( \p2|Add18~14\ ))
-- \p2|Add18~18\ = CARRY(( \p2|xOut2\(1) ) + ( VCC ) + ( \p2|Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(1),
	cin => \p2|Add18~14\,
	sumout => \p2|Add18~17_sumout\,
	cout => \p2|Add18~18\);

-- Location: LABCELL_X33_Y8_N36
\p2|Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~21_sumout\ = SUM(( \p2|xOut2\(2) ) + ( VCC ) + ( \p2|Add18~18\ ))
-- \p2|Add18~22\ = CARRY(( \p2|xOut2\(2) ) + ( VCC ) + ( \p2|Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(2),
	cin => \p2|Add18~18\,
	sumout => \p2|Add18~21_sumout\,
	cout => \p2|Add18~22\);

-- Location: LABCELL_X33_Y8_N39
\p2|Add18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~25_sumout\ = SUM(( \p2|xOut2\(3) ) + ( VCC ) + ( \p2|Add18~22\ ))
-- \p2|Add18~26\ = CARRY(( \p2|xOut2\(3) ) + ( VCC ) + ( \p2|Add18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut2\(3),
	cin => \p2|Add18~22\,
	sumout => \p2|Add18~25_sumout\,
	cout => \p2|Add18~26\);

-- Location: LABCELL_X33_Y8_N0
\p2|Add19~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~30_cout\ = CARRY(( \p2|Add18~17_sumout\ ) + ( \p2|Add18~13_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add18~13_sumout\,
	datac => \p2|ALT_INV_Add18~17_sumout\,
	cin => GND,
	cout => \p2|Add19~30_cout\);

-- Location: LABCELL_X33_Y8_N3
\p2|Add19~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~26_cout\ = CARRY(( \p2|Add18~21_sumout\ ) + ( VCC ) + ( \p2|Add19~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add18~21_sumout\,
	cin => \p2|Add19~30_cout\,
	cout => \p2|Add19~26_cout\);

-- Location: LABCELL_X33_Y8_N6
\p2|Add19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~1_sumout\ = SUM(( \p2|Add18~25_sumout\ ) + ( VCC ) + ( \p2|Add19~26_cout\ ))
-- \p2|Add19~2\ = CARRY(( \p2|Add18~25_sumout\ ) + ( VCC ) + ( \p2|Add19~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add18~25_sumout\,
	cin => \p2|Add19~26_cout\,
	sumout => \p2|Add19~1_sumout\,
	cout => \p2|Add19~2\);

-- Location: LABCELL_X33_Y8_N42
\p2|Add18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~29_sumout\ = SUM(( !\p2|xOut2\(4) ) + ( VCC ) + ( \p2|Add18~26\ ))
-- \p2|Add18~30\ = CARRY(( !\p2|xOut2\(4) ) + ( VCC ) + ( \p2|Add18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(4),
	cin => \p2|Add18~26\,
	sumout => \p2|Add18~29_sumout\,
	cout => \p2|Add18~30\);

-- Location: LABCELL_X33_Y8_N9
\p2|Add19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~5_sumout\ = SUM(( \p2|Add18~29_sumout\ ) + ( VCC ) + ( \p2|Add19~2\ ))
-- \p2|Add19~6\ = CARRY(( \p2|Add18~29_sumout\ ) + ( VCC ) + ( \p2|Add19~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add18~29_sumout\,
	cin => \p2|Add19~2\,
	sumout => \p2|Add19~5_sumout\,
	cout => \p2|Add19~6\);

-- Location: LABCELL_X33_Y8_N45
\p2|Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~9_sumout\ = SUM(( \p2|xOut2\(5) ) + ( VCC ) + ( \p2|Add18~30\ ))
-- \p2|Add18~10\ = CARRY(( \p2|xOut2\(5) ) + ( VCC ) + ( \p2|Add18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(5),
	cin => \p2|Add18~30\,
	sumout => \p2|Add18~9_sumout\,
	cout => \p2|Add18~10\);

-- Location: LABCELL_X33_Y8_N12
\p2|Add19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~9_sumout\ = SUM(( \p2|Add18~9_sumout\ ) + ( VCC ) + ( \p2|Add19~6\ ))
-- \p2|Add19~10\ = CARRY(( \p2|Add18~9_sumout\ ) + ( VCC ) + ( \p2|Add19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add18~9_sumout\,
	cin => \p2|Add19~6\,
	sumout => \p2|Add19~9_sumout\,
	cout => \p2|Add19~10\);

-- Location: LABCELL_X33_Y8_N48
\p2|Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~5_sumout\ = SUM(( !\p2|xOut2\(6) ) + ( VCC ) + ( \p2|Add18~10\ ))
-- \p2|Add18~6\ = CARRY(( !\p2|xOut2\(6) ) + ( VCC ) + ( \p2|Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_xOut2\(6),
	cin => \p2|Add18~10\,
	sumout => \p2|Add18~5_sumout\,
	cout => \p2|Add18~6\);

-- Location: LABCELL_X33_Y8_N15
\p2|Add19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~13_sumout\ = SUM(( \p2|Add18~5_sumout\ ) + ( VCC ) + ( \p2|Add19~10\ ))
-- \p2|Add19~14\ = CARRY(( \p2|Add18~5_sumout\ ) + ( VCC ) + ( \p2|Add19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add18~5_sumout\,
	cin => \p2|Add19~10\,
	sumout => \p2|Add19~13_sumout\,
	cout => \p2|Add19~14\);

-- Location: LABCELL_X33_Y8_N51
\p2|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add18~1_sumout\ = SUM(( \p2|xOut2\(7) ) + ( VCC ) + ( \p2|Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut2\(7),
	cin => \p2|Add18~6\,
	sumout => \p2|Add18~1_sumout\);

-- Location: LABCELL_X33_Y8_N18
\p2|Add19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~17_sumout\ = SUM(( \p2|Add18~1_sumout\ ) + ( VCC ) + ( \p2|Add19~14\ ))
-- \p2|Add19~18\ = CARRY(( \p2|Add18~1_sumout\ ) + ( VCC ) + ( \p2|Add19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add18~1_sumout\,
	cin => \p2|Add19~14\,
	sumout => \p2|Add19~17_sumout\,
	cout => \p2|Add19~18\);

-- Location: LABCELL_X33_Y8_N21
\p2|Add19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add19~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add19~18\,
	sumout => \p2|Add19~21_sumout\);

-- Location: DSP_X32_Y4_N0
\p2|Mult6~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult6~mac_AX_bus\,
	ay => \p2|Mult6~mac_AY_bus\,
	bx => \p2|Mult6~mac_BX_bus\,
	by => \p2|Mult6~mac_BY_bus\,
	resulta => \p2|Mult6~mac_RESULTA_bus\);

-- Location: LABCELL_X29_Y10_N30
\p2|Add21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~21_sumout\ = SUM(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add21~22\ = CARRY(( \p2|yOut2\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(0),
	cin => GND,
	sumout => \p2|Add21~21_sumout\,
	cout => \p2|Add21~22\);

-- Location: LABCELL_X29_Y10_N33
\p2|Add21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~25_sumout\ = SUM(( \p2|yOut2\(1) ) + ( GND ) + ( \p2|Add21~22\ ))
-- \p2|Add21~26\ = CARRY(( \p2|yOut2\(1) ) + ( GND ) + ( \p2|Add21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(1),
	cin => \p2|Add21~22\,
	sumout => \p2|Add21~25_sumout\,
	cout => \p2|Add21~26\);

-- Location: LABCELL_X29_Y10_N36
\p2|Add21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~17_sumout\ = SUM(( !\p2|yOut2\(2) ) + ( GND ) + ( \p2|Add21~26\ ))
-- \p2|Add21~18\ = CARRY(( !\p2|yOut2\(2) ) + ( GND ) + ( \p2|Add21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut2\(2),
	cin => \p2|Add21~26\,
	sumout => \p2|Add21~17_sumout\,
	cout => \p2|Add21~18\);

-- Location: LABCELL_X29_Y10_N0
\p2|Add22~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~26_cout\ = CARRY(( \p2|Add21~25_sumout\ ) + ( \p2|Add21~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add21~21_sumout\,
	datac => \p2|ALT_INV_Add21~25_sumout\,
	cin => GND,
	cout => \p2|Add22~26_cout\);

-- Location: LABCELL_X29_Y10_N3
\p2|Add22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~1_sumout\ = SUM(( \p2|Add21~17_sumout\ ) + ( VCC ) + ( \p2|Add22~26_cout\ ))
-- \p2|Add22~2\ = CARRY(( \p2|Add21~17_sumout\ ) + ( VCC ) + ( \p2|Add22~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add21~17_sumout\,
	cin => \p2|Add22~26_cout\,
	sumout => \p2|Add22~1_sumout\,
	cout => \p2|Add22~2\);

-- Location: LABCELL_X29_Y10_N39
\p2|Add21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~13_sumout\ = SUM(( !\p2|yOut2\(3) ) + ( GND ) + ( \p2|Add21~18\ ))
-- \p2|Add21~14\ = CARRY(( !\p2|yOut2\(3) ) + ( GND ) + ( \p2|Add21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(3),
	cin => \p2|Add21~18\,
	sumout => \p2|Add21~13_sumout\,
	cout => \p2|Add21~14\);

-- Location: LABCELL_X29_Y10_N6
\p2|Add22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~5_sumout\ = SUM(( \p2|Add21~13_sumout\ ) + ( VCC ) + ( \p2|Add22~2\ ))
-- \p2|Add22~6\ = CARRY(( \p2|Add21~13_sumout\ ) + ( VCC ) + ( \p2|Add22~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add21~13_sumout\,
	cin => \p2|Add22~2\,
	sumout => \p2|Add22~5_sumout\,
	cout => \p2|Add22~6\);

-- Location: LABCELL_X29_Y10_N42
\p2|Add21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~9_sumout\ = SUM(( !\p2|yOut2\(4) ) + ( GND ) + ( \p2|Add21~14\ ))
-- \p2|Add21~10\ = CARRY(( !\p2|yOut2\(4) ) + ( GND ) + ( \p2|Add21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(4),
	cin => \p2|Add21~14\,
	sumout => \p2|Add21~9_sumout\,
	cout => \p2|Add21~10\);

-- Location: LABCELL_X29_Y10_N9
\p2|Add22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~9_sumout\ = SUM(( \p2|Add21~9_sumout\ ) + ( VCC ) + ( \p2|Add22~6\ ))
-- \p2|Add22~10\ = CARRY(( \p2|Add21~9_sumout\ ) + ( VCC ) + ( \p2|Add22~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add21~9_sumout\,
	cin => \p2|Add22~6\,
	sumout => \p2|Add22~9_sumout\,
	cout => \p2|Add22~10\);

-- Location: LABCELL_X29_Y10_N45
\p2|Add21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~5_sumout\ = SUM(( !\p2|yOut2\(5) ) + ( GND ) + ( \p2|Add21~10\ ))
-- \p2|Add21~6\ = CARRY(( !\p2|yOut2\(5) ) + ( GND ) + ( \p2|Add21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(5),
	cin => \p2|Add21~10\,
	sumout => \p2|Add21~5_sumout\,
	cout => \p2|Add21~6\);

-- Location: LABCELL_X29_Y10_N12
\p2|Add22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~13_sumout\ = SUM(( \p2|Add21~5_sumout\ ) + ( VCC ) + ( \p2|Add22~10\ ))
-- \p2|Add22~14\ = CARRY(( \p2|Add21~5_sumout\ ) + ( VCC ) + ( \p2|Add22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add21~5_sumout\,
	cin => \p2|Add22~10\,
	sumout => \p2|Add22~13_sumout\,
	cout => \p2|Add22~14\);

-- Location: LABCELL_X29_Y10_N48
\p2|Add21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add21~1_sumout\ = SUM(( \p2|yOut2\(6) ) + ( GND ) + ( \p2|Add21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_yOut2\(6),
	cin => \p2|Add21~6\,
	sumout => \p2|Add21~1_sumout\);

-- Location: LABCELL_X29_Y10_N15
\p2|Add22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~17_sumout\ = SUM(( \p2|Add21~1_sumout\ ) + ( VCC ) + ( \p2|Add22~14\ ))
-- \p2|Add22~18\ = CARRY(( \p2|Add21~1_sumout\ ) + ( VCC ) + ( \p2|Add22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add21~1_sumout\,
	cin => \p2|Add22~14\,
	sumout => \p2|Add22~17_sumout\,
	cout => \p2|Add22~18\);

-- Location: LABCELL_X29_Y10_N18
\p2|Add22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add22~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add22~18\,
	sumout => \p2|Add22~21_sumout\);

-- Location: DSP_X32_Y10_N0
\p2|Mult7~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult7~mac_AX_bus\,
	ay => \p2|Mult7~mac_AY_bus\,
	bx => \p2|Mult7~mac_BX_bus\,
	by => \p2|Mult7~mac_BY_bus\,
	resulta => \p2|Mult7~mac_RESULTA_bus\);

-- Location: LABCELL_X33_Y10_N24
\p2|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux15~1_combout\ = ( \p2|Mult6~339\ & ( \p2|Mult7~339\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present[1]~5_combout\) # (\p1|present~3_combout\)))) # (\p1|present[2]~7_combout\ & (((!\p1|present[1]~5_combout\)) # (\p2|Mult0~339\))) ) ) ) # ( 
-- !\p2|Mult6~339\ & ( \p2|Mult7~339\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present[1]~5_combout\) # (\p1|present~3_combout\)))) # (\p1|present[2]~7_combout\ & (\p2|Mult0~339\ & ((\p1|present[1]~5_combout\)))) ) ) ) # ( \p2|Mult6~339\ & ( !\p2|Mult7~339\ 
-- & ( (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # (\p2|Mult0~339\))) ) ) ) # ( !\p2|Mult6~339\ & ( !\p2|Mult7~339\ & ( (\p2|Mult0~339\ & (\p1|present[2]~7_combout\ & \p1|present[1]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000011110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult0~339\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p2|ALT_INV_Mult6~339\,
	dataf => \p2|ALT_INV_Mult7~339\,
	combout => \p2|Mux15~1_combout\);

-- Location: LABCELL_X33_Y10_N57
\p2|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux15~4_combout\ = ( \p2|Mux15~1_combout\ & ( (!\p1|present[3]~8_combout\ & (\p2|colAddress[5]~3_combout\ & (\p2|Mult4~339\))) # (\p1|present[3]~8_combout\ & ((!\p2|colAddress[5]~3_combout\) # ((\p2|Mult5~339\)))) ) ) # ( !\p2|Mux15~1_combout\ & ( 
-- (\p2|colAddress[5]~3_combout\ & ((!\p1|present[3]~8_combout\ & (\p2|Mult4~339\)) # (\p1|present[3]~8_combout\ & ((\p2|Mult5~339\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p2|ALT_INV_colAddress[5]~3_combout\,
	datac => \p2|ALT_INV_Mult4~339\,
	datad => \p2|ALT_INV_Mult5~339\,
	dataf => \p2|ALT_INV_Mux15~1_combout\,
	combout => \p2|Mux15~4_combout\);

-- Location: MLABCELL_X34_Y10_N45
\p1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Equal0~2_combout\ = ( \p1|WideOr3~combout\ & ( \p1|present~10_combout\ & ( (\p1|present[2]~6_combout\ & (!\p1|present[1]~4_combout\ & \KEY[1]~input_o\)) ) ) ) # ( !\p1|WideOr3~combout\ & ( \p1|present~10_combout\ & ( (\p1|present[2]~6_combout\ & 
-- (!\p1|present[1]~4_combout\ & \KEY[1]~input_o\)) ) ) ) # ( !\p1|WideOr3~combout\ & ( !\p1|present~10_combout\ & ( (\p1|WideOr2~combout\ & \KEY[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_WideOr2~combout\,
	datab => \p1|ALT_INV_present[2]~6_combout\,
	datac => \p1|ALT_INV_present[1]~4_combout\,
	datad => \ALT_INV_KEY[1]~input_o\,
	datae => \p1|ALT_INV_WideOr3~combout\,
	dataf => \p1|ALT_INV_present~10_combout\,
	combout => \p1|Equal0~2_combout\);

-- Location: LABCELL_X30_Y16_N30
\p2|Add7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~30_cout\ = CARRY(( \p2|Add6~13_sumout\ ) + ( \p2|Add6~17_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add6~17_sumout\,
	datad => \p2|ALT_INV_Add6~13_sumout\,
	cin => GND,
	cout => \p2|Add7~30_cout\);

-- Location: LABCELL_X30_Y16_N33
\p2|Add7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~26_cout\ = CARRY(( \p2|Add6~21_sumout\ ) + ( VCC ) + ( \p2|Add7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add6~21_sumout\,
	cin => \p2|Add7~30_cout\,
	cout => \p2|Add7~26_cout\);

-- Location: LABCELL_X30_Y16_N36
\p2|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~1_sumout\ = SUM(( \p2|Add6~25_sumout\ ) + ( VCC ) + ( \p2|Add7~26_cout\ ))
-- \p2|Add7~2\ = CARRY(( \p2|Add6~25_sumout\ ) + ( VCC ) + ( \p2|Add7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add6~25_sumout\,
	cin => \p2|Add7~26_cout\,
	sumout => \p2|Add7~1_sumout\,
	cout => \p2|Add7~2\);

-- Location: LABCELL_X30_Y16_N39
\p2|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~5_sumout\ = SUM(( \p2|Add6~29_sumout\ ) + ( VCC ) + ( \p2|Add7~2\ ))
-- \p2|Add7~6\ = CARRY(( \p2|Add6~29_sumout\ ) + ( VCC ) + ( \p2|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add6~29_sumout\,
	cin => \p2|Add7~2\,
	sumout => \p2|Add7~5_sumout\,
	cout => \p2|Add7~6\);

-- Location: LABCELL_X30_Y16_N42
\p2|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~9_sumout\ = SUM(( \p2|Add6~9_sumout\ ) + ( VCC ) + ( \p2|Add7~6\ ))
-- \p2|Add7~10\ = CARRY(( \p2|Add6~9_sumout\ ) + ( VCC ) + ( \p2|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add6~9_sumout\,
	cin => \p2|Add7~6\,
	sumout => \p2|Add7~9_sumout\,
	cout => \p2|Add7~10\);

-- Location: LABCELL_X30_Y16_N45
\p2|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~13_sumout\ = SUM(( \p2|Add6~5_sumout\ ) + ( VCC ) + ( \p2|Add7~10\ ))
-- \p2|Add7~14\ = CARRY(( \p2|Add6~5_sumout\ ) + ( VCC ) + ( \p2|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add6~5_sumout\,
	cin => \p2|Add7~10\,
	sumout => \p2|Add7~13_sumout\,
	cout => \p2|Add7~14\);

-- Location: LABCELL_X30_Y16_N48
\p2|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~17_sumout\ = SUM(( \p2|Add6~1_sumout\ ) + ( VCC ) + ( \p2|Add7~14\ ))
-- \p2|Add7~18\ = CARRY(( \p2|Add6~1_sumout\ ) + ( VCC ) + ( \p2|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add6~1_sumout\,
	cin => \p2|Add7~14\,
	sumout => \p2|Add7~17_sumout\,
	cout => \p2|Add7~18\);

-- Location: LABCELL_X30_Y16_N51
\p2|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add7~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add7~18\,
	sumout => \p2|Add7~21_sumout\);

-- Location: DSP_X32_Y16_N0
\p2|Mult2~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult2~mac_AX_bus\,
	ay => \p2|Mult2~mac_AY_bus\,
	bx => \p2|Mult2~mac_BX_bus\,
	by => \p2|Mult2~mac_BY_bus\,
	resulta => \p2|Mult2~mac_RESULTA_bus\);

-- Location: LABCELL_X31_Y12_N9
\p2|colAddress[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colAddress[5]~1_combout\ = ( \p1|present[1]~5_combout\ & ( !\p1|present[3]~8_combout\ ) ) # ( !\p1|present[1]~5_combout\ & ( (!\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|colAddress[5]~1_combout\);

-- Location: LABCELL_X31_Y14_N30
\p2|Add4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~26_cout\ = CARRY(( \p2|Add3~25_sumout\ ) + ( \p2|Add3~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add3~21_sumout\,
	datad => \p2|ALT_INV_Add3~25_sumout\,
	cin => GND,
	cout => \p2|Add4~26_cout\);

-- Location: LABCELL_X31_Y14_N33
\p2|Add4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~22_cout\ = CARRY(( \p2|Add3~17_sumout\ ) + ( VCC ) + ( \p2|Add4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_Add3~17_sumout\,
	cin => \p2|Add4~26_cout\,
	cout => \p2|Add4~22_cout\);

-- Location: LABCELL_X31_Y14_N36
\p2|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~1_sumout\ = SUM(( \p2|Add3~13_sumout\ ) + ( VCC ) + ( \p2|Add4~22_cout\ ))
-- \p2|Add4~2\ = CARRY(( \p2|Add3~13_sumout\ ) + ( VCC ) + ( \p2|Add4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add3~13_sumout\,
	cin => \p2|Add4~22_cout\,
	sumout => \p2|Add4~1_sumout\,
	cout => \p2|Add4~2\);

-- Location: LABCELL_X31_Y14_N39
\p2|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~5_sumout\ = SUM(( \p2|Add3~9_sumout\ ) + ( VCC ) + ( \p2|Add4~2\ ))
-- \p2|Add4~6\ = CARRY(( \p2|Add3~9_sumout\ ) + ( VCC ) + ( \p2|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add3~9_sumout\,
	cin => \p2|Add4~2\,
	sumout => \p2|Add4~5_sumout\,
	cout => \p2|Add4~6\);

-- Location: LABCELL_X31_Y14_N42
\p2|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~9_sumout\ = SUM(( \p2|Add3~5_sumout\ ) + ( VCC ) + ( \p2|Add4~6\ ))
-- \p2|Add4~10\ = CARRY(( \p2|Add3~5_sumout\ ) + ( VCC ) + ( \p2|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add3~5_sumout\,
	cin => \p2|Add4~6\,
	sumout => \p2|Add4~9_sumout\,
	cout => \p2|Add4~10\);

-- Location: LABCELL_X31_Y14_N45
\p2|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~13_sumout\ = SUM(( \p2|Add3~1_sumout\ ) + ( VCC ) + ( \p2|Add4~10\ ))
-- \p2|Add4~14\ = CARRY(( \p2|Add3~1_sumout\ ) + ( VCC ) + ( \p2|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_Add3~1_sumout\,
	cin => \p2|Add4~10\,
	sumout => \p2|Add4~13_sumout\,
	cout => \p2|Add4~14\);

-- Location: LABCELL_X31_Y14_N48
\p2|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add4~17_sumout\ = SUM(( VCC ) + ( GND ) + ( \p2|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \p2|Add4~14\,
	sumout => \p2|Add4~17_sumout\);

-- Location: DSP_X32_Y14_N0
\p2|Mult1~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 14,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \p2|Mult1~mac_AX_bus\,
	ay => \p2|Mult1~mac_AY_bus\,
	bx => \p2|Mult1~mac_BX_bus\,
	by => \p2|Mult1~mac_BY_bus\,
	resulta => \p2|Mult1~mac_RESULTA_bus\);

-- Location: LABCELL_X33_Y10_N33
\p2|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux15~3_combout\ = ( \p2|Mult1~339\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p1|Equal0~2_combout\ & ((\p2|colAddress[5]~2_combout\) # (\p2|Mult2~339\))) # (\p1|Equal0~2_combout\ & ((!\p2|colAddress[5]~2_combout\))))) ) ) # ( !\p2|Mult1~339\ & ( 
-- (!\p1|Equal0~2_combout\ & (\p2|colAddress[5]~1_combout\ & ((\p2|colAddress[5]~2_combout\) # (\p2|Mult2~339\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010000000000010101000000000011110100000000001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~2_combout\,
	datab => \p2|ALT_INV_Mult2~339\,
	datac => \p2|ALT_INV_colAddress[5]~2_combout\,
	datad => \p2|ALT_INV_colAddress[5]~1_combout\,
	dataf => \p2|ALT_INV_Mult1~339\,
	combout => \p2|Mux15~3_combout\);

-- Location: LABCELL_X33_Y10_N0
\p2|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux15~2_combout\ = ( \p2|Mux15~4_combout\ & ( \p2|Mux15~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux15~0_combout\) ) ) ) # ( !\p2|Mux15~4_combout\ & ( \p2|Mux15~3_combout\ & ( (!\p1|present[4]~9_combout\ & (((!\p2|colAddress[5]~2_combout\)) 
-- # (\p2|Mult3~339\))) # (\p1|present[4]~9_combout\ & (((\p2|Mux15~0_combout\)))) ) ) ) # ( \p2|Mux15~4_combout\ & ( !\p2|Mux15~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux15~0_combout\) ) ) ) # ( !\p2|Mux15~4_combout\ & ( !\p2|Mux15~3_combout\ & 
-- ( (\p1|present[4]~9_combout\ & \p2|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111111001111010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult3~339\,
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p2|ALT_INV_Mux15~0_combout\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	datae => \p2|ALT_INV_Mux15~4_combout\,
	dataf => \p2|ALT_INV_Mux15~3_combout\,
	combout => \p2|Mux15~2_combout\);

-- Location: LABCELL_X33_Y12_N36
\p2|colAddress[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colAddress[5]~4_combout\ = ( \p1|present[2]~7_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & (((!\p1|present~11_combout\)) # (\p1|WideOr0~combout\))) # (\p1|present[3]~8_combout\ & (!\p1|present[1]~5_combout\ $ 
-- (((!\p1|present~11_combout\) # (\p1|WideOr0~combout\))))) ) ) ) # ( !\p1|present[2]~7_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & (\p1|present[1]~5_combout\ & ((!\p1|present~11_combout\) # (\p1|WideOr0~combout\)))) # 
-- (\p1|present[3]~8_combout\ & (((!\p1|present[1]~5_combout\)))) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|WideOr0~combout\ & (!\p1|present~11_combout\ & (!\p1|present[3]~8_combout\ $ (!\p1|present[1]~5_combout\)))) # 
-- (\p1|WideOr0~combout\ & (!\p1|present[3]~8_combout\ $ (((!\p1|present[1]~5_combout\))))) ) ) ) # ( !\p1|present[2]~7_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & (!\p1|present[1]~5_combout\ $ (((!\p1|WideOr0~combout\ & 
-- \p1|present~11_combout\))))) # (\p1|present[3]~8_combout\ & (((!\p1|present~11_combout\) # (!\p1|present[1]~5_combout\)) # (\p1|WideOr0~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101011001010100011010001001010101101000101010011011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_WideOr0~combout\,
	datac => \p1|ALT_INV_present~11_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|colAddress[5]~4_combout\);

-- Location: FF_X33_Y10_N1
\p2|colAddress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux15~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(13));

-- Location: LABCELL_X42_Y12_N0
\clear1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~5_sumout\ = SUM(( \clear1|addressOut\(0) ) + ( VCC ) + ( !VCC ))
-- \clear1|Add0~6\ = CARRY(( \clear1|addressOut\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(0),
	cin => GND,
	sumout => \clear1|Add0~5_sumout\,
	cout => \clear1|Add0~6\);

-- Location: LABCELL_X46_Y13_N3
\clear1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|LessThan0~0_combout\ = ( \clear1|addressOut\(4) & ( \clear1|addressOut\(6) & ( \clear1|addressOut\(7) ) ) ) # ( !\clear1|addressOut\(4) & ( \clear1|addressOut\(6) & ( (\clear1|addressOut\(7) & (((\clear1|addressOut\(2)) # (\clear1|addressOut\(5))) 
-- # (\clear1|addressOut\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(3),
	datab => \clear1|ALT_INV_addressOut\(5),
	datac => \clear1|ALT_INV_addressOut\(7),
	datad => \clear1|ALT_INV_addressOut\(2),
	datae => \clear1|ALT_INV_addressOut\(4),
	dataf => \clear1|ALT_INV_addressOut\(6),
	combout => \clear1|LessThan0~0_combout\);

-- Location: MLABCELL_X39_Y13_N15
\clear1|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|always0~0_combout\ = ( !\clear1|addressOut\(11) & ( !\clear1|addressOut\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|ALT_INV_addressOut\(11),
	dataf => \clear1|ALT_INV_addressOut\(10),
	combout => \clear1|always0~0_combout\);

-- Location: LABCELL_X45_Y11_N36
\clear1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|LessThan0~1_combout\ = ( \clear1|addressOut\(9) & ( \clear1|addressOut\(12) & ( (!\clear1|addressOut\(13)) # ((!\clear1|addressOut\(8) & (!\clear1|LessThan0~0_combout\ & \clear1|always0~0_combout\))) ) ) ) # ( !\clear1|addressOut\(9) & ( 
-- \clear1|addressOut\(12) & ( (!\clear1|addressOut\(13)) # (\clear1|always0~0_combout\) ) ) ) # ( \clear1|addressOut\(9) & ( !\clear1|addressOut\(12) ) ) # ( !\clear1|addressOut\(9) & ( !\clear1|addressOut\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010111111111010101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(13),
	datab => \clear1|ALT_INV_addressOut\(8),
	datac => \clear1|ALT_INV_LessThan0~0_combout\,
	datad => \clear1|ALT_INV_always0~0_combout\,
	datae => \clear1|ALT_INV_addressOut\(9),
	dataf => \clear1|ALT_INV_addressOut\(12),
	combout => \clear1|LessThan0~1_combout\);

-- Location: FF_X42_Y12_N2
\clear1|addressOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~5_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(0));

-- Location: LABCELL_X42_Y12_N3
\clear1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~9_sumout\ = SUM(( \clear1|addressOut\(1) ) + ( GND ) + ( \clear1|Add0~6\ ))
-- \clear1|Add0~10\ = CARRY(( \clear1|addressOut\(1) ) + ( GND ) + ( \clear1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(1),
	cin => \clear1|Add0~6\,
	sumout => \clear1|Add0~9_sumout\,
	cout => \clear1|Add0~10\);

-- Location: FF_X42_Y12_N5
\clear1|addressOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~9_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(1));

-- Location: LABCELL_X42_Y12_N6
\clear1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~13_sumout\ = SUM(( \clear1|addressOut\(2) ) + ( GND ) + ( \clear1|Add0~10\ ))
-- \clear1|Add0~14\ = CARRY(( \clear1|addressOut\(2) ) + ( GND ) + ( \clear1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(2),
	cin => \clear1|Add0~10\,
	sumout => \clear1|Add0~13_sumout\,
	cout => \clear1|Add0~14\);

-- Location: FF_X42_Y12_N8
\clear1|addressOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~13_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(2));

-- Location: LABCELL_X42_Y12_N9
\clear1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~17_sumout\ = SUM(( \clear1|addressOut\(3) ) + ( GND ) + ( \clear1|Add0~14\ ))
-- \clear1|Add0~18\ = CARRY(( \clear1|addressOut\(3) ) + ( GND ) + ( \clear1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(3),
	cin => \clear1|Add0~14\,
	sumout => \clear1|Add0~17_sumout\,
	cout => \clear1|Add0~18\);

-- Location: FF_X42_Y12_N11
\clear1|addressOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~17_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(3));

-- Location: LABCELL_X42_Y12_N12
\clear1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~21_sumout\ = SUM(( \clear1|addressOut\(4) ) + ( GND ) + ( \clear1|Add0~18\ ))
-- \clear1|Add0~22\ = CARRY(( \clear1|addressOut\(4) ) + ( GND ) + ( \clear1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(4),
	cin => \clear1|Add0~18\,
	sumout => \clear1|Add0~21_sumout\,
	cout => \clear1|Add0~22\);

-- Location: FF_X42_Y12_N14
\clear1|addressOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~21_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(4));

-- Location: LABCELL_X42_Y12_N15
\clear1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~25_sumout\ = SUM(( \clear1|addressOut\(5) ) + ( GND ) + ( \clear1|Add0~22\ ))
-- \clear1|Add0~26\ = CARRY(( \clear1|addressOut\(5) ) + ( GND ) + ( \clear1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(5),
	cin => \clear1|Add0~22\,
	sumout => \clear1|Add0~25_sumout\,
	cout => \clear1|Add0~26\);

-- Location: FF_X42_Y12_N17
\clear1|addressOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~25_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(5));

-- Location: LABCELL_X42_Y12_N18
\clear1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~29_sumout\ = SUM(( \clear1|addressOut\(6) ) + ( GND ) + ( \clear1|Add0~26\ ))
-- \clear1|Add0~30\ = CARRY(( \clear1|addressOut\(6) ) + ( GND ) + ( \clear1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(6),
	cin => \clear1|Add0~26\,
	sumout => \clear1|Add0~29_sumout\,
	cout => \clear1|Add0~30\);

-- Location: FF_X42_Y12_N20
\clear1|addressOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~29_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(6));

-- Location: LABCELL_X42_Y12_N21
\clear1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~33_sumout\ = SUM(( \clear1|addressOut\(7) ) + ( GND ) + ( \clear1|Add0~30\ ))
-- \clear1|Add0~34\ = CARRY(( \clear1|addressOut\(7) ) + ( GND ) + ( \clear1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(7),
	cin => \clear1|Add0~30\,
	sumout => \clear1|Add0~33_sumout\,
	cout => \clear1|Add0~34\);

-- Location: FF_X42_Y12_N23
\clear1|addressOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~33_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(7));

-- Location: LABCELL_X42_Y12_N24
\clear1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~37_sumout\ = SUM(( \clear1|addressOut\(8) ) + ( GND ) + ( \clear1|Add0~34\ ))
-- \clear1|Add0~38\ = CARRY(( \clear1|addressOut\(8) ) + ( GND ) + ( \clear1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(8),
	cin => \clear1|Add0~34\,
	sumout => \clear1|Add0~37_sumout\,
	cout => \clear1|Add0~38\);

-- Location: FF_X42_Y12_N26
\clear1|addressOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~37_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(8));

-- Location: LABCELL_X42_Y12_N27
\clear1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~41_sumout\ = SUM(( \clear1|addressOut\(9) ) + ( GND ) + ( \clear1|Add0~38\ ))
-- \clear1|Add0~42\ = CARRY(( \clear1|addressOut\(9) ) + ( GND ) + ( \clear1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(9),
	cin => \clear1|Add0~38\,
	sumout => \clear1|Add0~41_sumout\,
	cout => \clear1|Add0~42\);

-- Location: FF_X42_Y12_N29
\clear1|addressOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~41_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(9));

-- Location: LABCELL_X42_Y12_N30
\clear1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~45_sumout\ = SUM(( \clear1|addressOut\(10) ) + ( GND ) + ( \clear1|Add0~42\ ))
-- \clear1|Add0~46\ = CARRY(( \clear1|addressOut\(10) ) + ( GND ) + ( \clear1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(10),
	cin => \clear1|Add0~42\,
	sumout => \clear1|Add0~45_sumout\,
	cout => \clear1|Add0~46\);

-- Location: FF_X42_Y12_N32
\clear1|addressOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~45_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(10));

-- Location: LABCELL_X42_Y12_N33
\clear1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~49_sumout\ = SUM(( \clear1|addressOut\(11) ) + ( GND ) + ( \clear1|Add0~46\ ))
-- \clear1|Add0~50\ = CARRY(( \clear1|addressOut\(11) ) + ( GND ) + ( \clear1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(11),
	cin => \clear1|Add0~46\,
	sumout => \clear1|Add0~49_sumout\,
	cout => \clear1|Add0~50\);

-- Location: FF_X42_Y12_N35
\clear1|addressOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~49_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(11));

-- Location: LABCELL_X42_Y12_N36
\clear1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~53_sumout\ = SUM(( \clear1|addressOut\(12) ) + ( GND ) + ( \clear1|Add0~50\ ))
-- \clear1|Add0~54\ = CARRY(( \clear1|addressOut\(12) ) + ( GND ) + ( \clear1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(12),
	cin => \clear1|Add0~50\,
	sumout => \clear1|Add0~53_sumout\,
	cout => \clear1|Add0~54\);

-- Location: FF_X42_Y12_N38
\clear1|addressOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~53_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(12));

-- Location: LABCELL_X42_Y12_N39
\clear1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~1_sumout\ = SUM(( \clear1|addressOut\(13) ) + ( GND ) + ( \clear1|Add0~54\ ))
-- \clear1|Add0~2\ = CARRY(( \clear1|addressOut\(13) ) + ( GND ) + ( \clear1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(13),
	cin => \clear1|Add0~54\,
	sumout => \clear1|Add0~1_sumout\,
	cout => \clear1|Add0~2\);

-- Location: FF_X42_Y12_N41
\clear1|addressOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add0~1_sumout\,
	sclr => \clear1|ALT_INV_LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|addressOut\(13));

-- Location: MLABCELL_X39_Y11_N51
\colAddressFinal[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[13]~0_combout\ = ( \p2|clearObjects~q\ & ( \clear1|addressOut\(13) ) ) # ( !\p2|clearObjects~q\ & ( \p2|colAddress\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress\(13),
	datad => \clear1|ALT_INV_addressOut\(13),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[13]~0_combout\);

-- Location: LABCELL_X40_Y11_N39
\col1|altsyncram_component|auto_generated|decode3|eq_node[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \col1|altsyncram_component|auto_generated|decode3|eq_node\(0) = ( !\colAddressFinal[13]~0_combout\ & ( !\colWriteFinal~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_colWriteFinal~0_combout\,
	datae => \ALT_INV_colAddressFinal[13]~0_combout\,
	combout => \col1|altsyncram_component|auto_generated|decode3|eq_node\(0));

-- Location: LABCELL_X40_Y14_N0
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \clear1|addressOut\(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~6\ = CARRY(( \clear1|addressOut\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(0),
	cin => GND,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X40_Y14_N3
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \clear1|addressOut\(1) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \clear1|addressOut\(1) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(1),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: LABCELL_X40_Y14_N6
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \clear1|addressOut\(2) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \clear1|addressOut\(2) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(2),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: LABCELL_X40_Y14_N9
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \clear1|addressOut\(3) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \clear1|addressOut\(3) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(3),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: LABCELL_X40_Y14_N12
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \clear1|addressOut\(4) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \clear1|addressOut\(4) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(4),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: LABCELL_X40_Y14_N15
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \clear1|addressOut\(5) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \clear1|addressOut\(5) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(5),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: LABCELL_X40_Y14_N18
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \clear1|addressOut\(6) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \clear1|addressOut\(6) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(6),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: LABCELL_X40_Y14_N21
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \clear1|addressOut\(7) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \clear1|addressOut\(7) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(7),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X40_Y14_N24
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \clear1|addressOut\(8) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \clear1|addressOut\(8) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(8),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: LABCELL_X40_Y14_N27
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \clear1|addressOut\(9) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \clear1|addressOut\(9) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(9),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: LABCELL_X40_Y14_N30
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \clear1|addressOut\(10) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \clear1|addressOut\(10) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(10),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: LABCELL_X40_Y14_N33
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \clear1|addressOut\(11) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \clear1|addressOut\(11) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(11),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: LABCELL_X40_Y14_N36
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \clear1|addressOut\(12) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \clear1|addressOut\(12) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(12),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: LABCELL_X40_Y14_N39
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \clear1|addressOut\(13) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(13),
	cin => \Add0~54\,
	sumout => \Add0~1_sumout\);

-- Location: M10K_X41_Y13_N0
\col2|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000080000000008000000001800",
	mem_init2 => "00000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180",
	mem_init1 => "00000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018",
	mem_init0 => "0000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../collisionInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_Add0~1_sumout\,
	portaaddr => \col2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \col2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X46_Y12_N28
\col2|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \Add0~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \col2|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M10K_X41_Y14_N0
\col2|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000",
	mem_init1 => "00000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000",
	mem_init0 => "00000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../collisionInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \Add0~1_sumout\,
	portaaddr => \col2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \col2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y13_N48
\colDataInputFinal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \colDataInputFinal~0_combout\ = ( \p2|clearObjects~q\ & ( \col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (\col2|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\col2|altsyncram_component|auto_generated|ram_block1a0~portadataout\) ) ) ) # ( !\p2|clearObjects~q\ & ( \col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) # ( \p2|clearObjects~q\ & ( 
-- !\col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (\col2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & !\col2|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\p2|clearObjects~q\ & ( 
-- !\col2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100000011000011111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \col2|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \col2|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \p2|ALT_INV_clearObjects~q\,
	dataf => \col2|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \colDataInputFinal~0_combout\);

-- Location: LABCELL_X31_Y11_N42
\p2|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~2_combout\ = ( \p2|Mult6~mac_resulta\ & ( (!\p1|present[1]~5_combout\ & ((!\p1|present~3_combout\) # ((\p1|present[2]~7_combout\)))) # (\p1|present[1]~5_combout\ & (((\p1|present[2]~7_combout\ & \p2|Mult0~mac_resulta\)))) ) ) # ( 
-- !\p2|Mult6~mac_resulta\ & ( (!\p1|present[1]~5_combout\ & (!\p1|present~3_combout\ & (!\p1|present[2]~7_combout\))) # (\p1|present[1]~5_combout\ & (((\p1|present[2]~7_combout\ & \p2|Mult0~mac_resulta\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000011100000001000001110001100100011111000110010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p2|ALT_INV_Mult0~mac_resulta\,
	dataf => \p2|ALT_INV_Mult6~mac_resulta\,
	combout => \p2|Mux28~2_combout\);

-- Location: LABCELL_X31_Y11_N12
\p2|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~9_combout\ = ( !\p2|colAddress[5]~3_combout\ & ( (\p1|present[3]~8_combout\ & (((\p2|Mult7~mac_resulta\ & (!\p1|present[2]~7_combout\))) # (\p2|Mux28~2_combout\))) ) ) # ( \p2|colAddress[5]~3_combout\ & ( (((!\p1|present[3]~8_combout\ & 
-- ((\p2|Mult4~mac_resulta\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~mac_resulta\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001001111000000000000111100000000010011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult7~mac_resulta\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Mult5~mac_resulta\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mult4~mac_resulta\,
	datag => \p2|ALT_INV_Mux28~2_combout\,
	combout => \p2|Mux28~9_combout\);

-- Location: LABCELL_X30_Y11_N24
\p2|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~mac_resulta\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~mac_resulta\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~mac_resulta\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- \p2|Mult11~mac_resulta\ & ( (\p2|Mult8~mac_resulta\) # (\p1|Selector5~1_combout\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~mac_resulta\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~mac_resulta\)) # (\p1|Selector5~1_combout\ & 
-- ((\p2|Mult10~mac_resulta\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~mac_resulta\ & ( (!\p1|Selector5~1_combout\ & \p2|Mult8~mac_resulta\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Selector5~1_combout\,
	datab => \p2|ALT_INV_Mult9~mac_resulta\,
	datac => \p2|ALT_INV_Mult8~mac_resulta\,
	datad => \p2|ALT_INV_Mult10~mac_resulta\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~mac_resulta\,
	combout => \p2|Mux28~0_combout\);

-- Location: LABCELL_X30_Y12_N45
\p2|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~1_combout\ = ( \p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\) # (!\p1|present[1]~5_combout\) ) ) # ( !\p1|present~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Mux28~1_combout\);

-- Location: LABCELL_X30_Y11_N6
\p2|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~4_combout\ = ( \p2|Mux28~1_combout\ & ( \p2|Mult3~mac_resulta\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p1|Equal0~2_combout\) # (!\p2|colAddress[5]~2_combout\))) ) ) ) # ( !\p2|Mux28~1_combout\ & ( \p2|Mult3~mac_resulta\ & ( 
-- \p2|colAddress[5]~1_combout\ ) ) ) # ( \p2|Mux28~1_combout\ & ( !\p2|Mult3~mac_resulta\ & ( (\p2|colAddress[5]~1_combout\ & !\p2|colAddress[5]~2_combout\) ) ) ) # ( !\p2|Mux28~1_combout\ & ( !\p2|Mult3~mac_resulta\ & ( \p2|colAddress[5]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000000000001111000011110000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~2_combout\,
	datac => \p2|ALT_INV_colAddress[5]~1_combout\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	datae => \p2|ALT_INV_Mux28~1_combout\,
	dataf => \p2|ALT_INV_Mult3~mac_resulta\,
	combout => \p2|Mux28~4_combout\);

-- Location: LABCELL_X31_Y12_N45
\p2|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~3_combout\ = ( \p2|Mult1~mac_resulta\ & ( \p1|present[1]~5_combout\ & ( (\p2|Mult2~mac_resulta\) # (\p1|present[2]~7_combout\) ) ) ) # ( !\p2|Mult1~mac_resulta\ & ( \p1|present[1]~5_combout\ & ( (!\p1|present[2]~7_combout\ & 
-- \p2|Mult2~mac_resulta\) ) ) ) # ( \p2|Mult1~mac_resulta\ & ( !\p1|present[1]~5_combout\ & ( \p2|Mult2~mac_resulta\ ) ) ) # ( !\p2|Mult1~mac_resulta\ & ( !\p1|present[1]~5_combout\ & ( \p2|Mult2~mac_resulta\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p2|ALT_INV_Mult2~mac_resulta\,
	datae => \p2|ALT_INV_Mult1~mac_resulta\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Mux28~3_combout\);

-- Location: LABCELL_X30_Y11_N30
\p2|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux28~5_combout\ = ( !\p1|present[4]~9_combout\ & ( ((\p2|Mux28~4_combout\ & (((!\p2|Mux28~1_combout\) # (\p2|Mux28~3_combout\)) # (\p2|colAddress[5]~2_combout\)))) # (\p2|Mux28~9_combout\) ) ) # ( \p1|present[4]~9_combout\ & ( 
-- (((\p2|Mux28~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001111110111000011110000111100110011111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~2_combout\,
	datab => \p2|ALT_INV_Mux28~9_combout\,
	datac => \p2|ALT_INV_Mux28~0_combout\,
	datad => \p2|ALT_INV_Mux28~4_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_Mux28~3_combout\,
	datag => \p2|ALT_INV_Mux28~1_combout\,
	combout => \p2|Mux28~5_combout\);

-- Location: FF_X30_Y11_N31
\p2|colAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux28~5_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(0));

-- Location: LABCELL_X40_Y11_N15
\colAddressFinal[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[0]~1_combout\ = ( \clear1|addressOut\(0) & ( (\p2|colAddress\(0)) # (\p2|clearObjects~q\) ) ) # ( !\clear1|addressOut\(0) & ( (!\p2|clearObjects~q\ & \p2|colAddress\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_clearObjects~q\,
	datad => \p2|ALT_INV_colAddress\(0),
	dataf => \clear1|ALT_INV_addressOut\(0),
	combout => \colAddressFinal[0]~1_combout\);

-- Location: LABCELL_X30_Y12_N48
\p2|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux27~3_combout\ = ( \p2|colAddress[5]~2_combout\ & ( \p2|Mult3~327\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p1|Equal0~2_combout\) # (!\p2|Mux28~1_combout\))) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( \p2|Mult3~327\ & ( \p2|colAddress[5]~1_combout\ 
-- ) ) ) # ( \p2|colAddress[5]~2_combout\ & ( !\p2|Mult3~327\ & ( (\p2|colAddress[5]~1_combout\ & !\p2|Mux28~1_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( !\p2|Mult3~327\ & ( \p2|colAddress[5]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000000000001111000011110000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_Equal0~2_combout\,
	datac => \p2|ALT_INV_colAddress[5]~1_combout\,
	datad => \p2|ALT_INV_Mux28~1_combout\,
	datae => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult3~327\,
	combout => \p2|Mux27~3_combout\);

-- Location: LABCELL_X30_Y12_N24
\p2|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux27~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~327\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~327\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~327\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~327\ & ( 
-- (\p1|Selector5~1_combout\) # (\p2|Mult8~327\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~327\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~327\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~327\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~327\ & ( (\p2|Mult8~327\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult8~327\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult9~327\,
	datad => \p2|ALT_INV_Mult10~327\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~327\,
	combout => \p2|Mux27~0_combout\);

-- Location: LABCELL_X31_Y12_N48
\p2|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux27~2_combout\ = ( \p1|present[2]~7_combout\ & ( \p2|Mult1~327\ & ( (\p1|present[1]~5_combout\) # (\p2|Mult2~327\) ) ) ) # ( !\p1|present[2]~7_combout\ & ( \p2|Mult1~327\ & ( \p2|Mult2~327\ ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p2|Mult1~327\ & ( 
-- (\p2|Mult2~327\ & !\p1|present[1]~5_combout\) ) ) ) # ( !\p1|present[2]~7_combout\ & ( !\p2|Mult1~327\ & ( \p2|Mult2~327\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100000011000000110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Mult2~327\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p2|ALT_INV_Mult1~327\,
	combout => \p2|Mux27~2_combout\);

-- Location: LABCELL_X31_Y11_N0
\p2|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux27~1_combout\ = ( \p1|present~3_combout\ & ( \p2|Mult6~327\ & ( (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # (\p2|Mult0~327\))) ) ) ) # ( !\p1|present~3_combout\ & ( \p2|Mult6~327\ & ( (!\p1|present[1]~5_combout\) # 
-- ((\p1|present[2]~7_combout\ & \p2|Mult0~327\)) ) ) ) # ( \p1|present~3_combout\ & ( !\p2|Mult6~327\ & ( (\p1|present[2]~7_combout\ & (\p2|Mult0~327\ & \p1|present[1]~5_combout\)) ) ) ) # ( !\p1|present~3_combout\ & ( !\p2|Mult6~327\ & ( 
-- (!\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\))) # (\p1|present[2]~7_combout\ & (\p2|Mult0~327\ & \p1|present[1]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000101000000000000010111111111000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Mult0~327\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Mult6~327\,
	combout => \p2|Mux27~1_combout\);

-- Location: LABCELL_X31_Y11_N54
\p2|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux27~8_combout\ = ( !\p2|colAddress[5]~3_combout\ & ( (\p1|present[3]~8_combout\ & (((\p2|Mult7~327\ & (!\p1|present[2]~7_combout\))) # (\p2|Mux27~1_combout\))) ) ) # ( \p2|colAddress[5]~3_combout\ & ( (((!\p1|present[3]~8_combout\ & 
-- ((\p2|Mult4~327\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~327\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001001111000000000000111100000000010011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult7~327\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Mult5~327\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mult4~327\,
	datag => \p2|ALT_INV_Mux27~1_combout\,
	combout => \p2|Mux27~8_combout\);

-- Location: LABCELL_X30_Y12_N12
\p2|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux27~4_combout\ = ( !\p1|present[4]~9_combout\ & ( ((\p2|Mux27~3_combout\ & (((!\p2|Mux28~1_combout\) # (\p2|Mux27~2_combout\)) # (\p2|colAddress[5]~2_combout\)))) # (\p2|Mux27~8_combout\) ) ) # ( \p1|present[4]~9_combout\ & ( 
-- (((\p2|Mux27~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000101010101000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux27~3_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mux27~0_combout\,
	datad => \p2|ALT_INV_Mux27~2_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_Mux27~8_combout\,
	datag => \p2|ALT_INV_Mux28~1_combout\,
	combout => \p2|Mux27~4_combout\);

-- Location: FF_X30_Y12_N13
\p2|colAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux27~4_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(1));

-- Location: MLABCELL_X39_Y12_N15
\colAddressFinal[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[1]~2_combout\ = ( \p2|clearObjects~q\ & ( \clear1|addressOut\(1) ) ) # ( !\p2|clearObjects~q\ & ( \p2|colAddress\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(1),
	datac => \clear1|ALT_INV_addressOut\(1),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[1]~2_combout\);

-- Location: LABCELL_X31_Y11_N6
\p2|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux26~1_combout\ = ( \p2|Mult6~328\ & ( \p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\ & (((\p2|Mult7~328\)))) # (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # ((\p2|Mult0~328\)))) ) ) ) # ( !\p2|Mult6~328\ & ( 
-- \p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\ & (((\p2|Mult7~328\)))) # (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & ((\p2|Mult0~328\)))) ) ) ) # ( \p2|Mult6~328\ & ( !\p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\ & 
-- (\p1|present[1]~5_combout\ & (\p2|Mult7~328\))) # (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # ((\p2|Mult0~328\)))) ) ) ) # ( !\p2|Mult6~328\ & ( !\p1|present~3_combout\ & ( (\p1|present[1]~5_combout\ & ((!\p1|present[2]~7_combout\ & 
-- (\p2|Mult7~328\)) # (\p1|present[2]~7_combout\ & ((\p2|Mult0~328\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011100001010000110110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p2|ALT_INV_Mult7~328\,
	datad => \p2|ALT_INV_Mult0~328\,
	datae => \p2|ALT_INV_Mult6~328\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Mux26~1_combout\);

-- Location: LABCELL_X30_Y11_N36
\p2|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux26~4_combout\ = ( \p2|Mux26~1_combout\ & ( \p2|colAddress[5]~3_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mult4~328\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~328\)) ) ) ) # ( !\p2|Mux26~1_combout\ & ( \p2|colAddress[5]~3_combout\ & ( 
-- (!\p1|present[3]~8_combout\ & ((\p2|Mult4~328\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~328\)) ) ) ) # ( \p2|Mux26~1_combout\ & ( !\p2|colAddress[5]~3_combout\ & ( \p1|present[3]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p2|ALT_INV_Mult5~328\,
	datad => \p2|ALT_INV_Mult4~328\,
	datae => \p2|ALT_INV_Mux26~1_combout\,
	dataf => \p2|ALT_INV_colAddress[5]~3_combout\,
	combout => \p2|Mux26~4_combout\);

-- Location: LABCELL_X30_Y11_N54
\p2|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux26~3_combout\ = ( \p2|colAddress[5]~1_combout\ & ( \p2|Mult1~328\ & ( (!\p1|Equal0~2_combout\ & ((\p2|colAddress[5]~2_combout\) # (\p2|Mult2~328\))) # (\p1|Equal0~2_combout\ & ((!\p2|colAddress[5]~2_combout\))) ) ) ) # ( 
-- \p2|colAddress[5]~1_combout\ & ( !\p2|Mult1~328\ & ( (!\p1|Equal0~2_combout\ & ((\p2|colAddress[5]~2_combout\) # (\p2|Mult2~328\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100001111000000000000000000000101111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult2~328\,
	datac => \p1|ALT_INV_Equal0~2_combout\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	datae => \p2|ALT_INV_colAddress[5]~1_combout\,
	dataf => \p2|ALT_INV_Mult1~328\,
	combout => \p2|Mux26~3_combout\);

-- Location: LABCELL_X30_Y11_N48
\p2|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux26~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~328\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~328\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~328\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~328\ & ( 
-- (\p2|Mult8~328\) # (\p1|Selector5~1_combout\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~328\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~328\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~328\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~328\ & ( (!\p1|Selector5~1_combout\ & \p2|Mult8~328\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Selector5~1_combout\,
	datab => \p2|ALT_INV_Mult9~328\,
	datac => \p2|ALT_INV_Mult10~328\,
	datad => \p2|ALT_INV_Mult8~328\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~328\,
	combout => \p2|Mux26~0_combout\);

-- Location: LABCELL_X30_Y11_N42
\p2|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux26~2_combout\ = ( \p2|Mux26~3_combout\ & ( \p2|Mux26~0_combout\ & ( (!\p2|colAddress[5]~2_combout\) # (((\p2|Mult3~328\) # (\p2|Mux26~4_combout\)) # (\p1|present[4]~9_combout\)) ) ) ) # ( !\p2|Mux26~3_combout\ & ( \p2|Mux26~0_combout\ & ( 
-- (\p2|Mux26~4_combout\) # (\p1|present[4]~9_combout\) ) ) ) # ( \p2|Mux26~3_combout\ & ( !\p2|Mux26~0_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p2|colAddress[5]~2_combout\) # ((\p2|Mult3~328\) # (\p2|Mux26~4_combout\)))) ) ) ) # ( 
-- !\p2|Mux26~3_combout\ & ( !\p2|Mux26~0_combout\ & ( (!\p1|present[4]~9_combout\ & \p2|Mux26~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100100011001100110000111111001111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~2_combout\,
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p2|ALT_INV_Mux26~4_combout\,
	datad => \p2|ALT_INV_Mult3~328\,
	datae => \p2|ALT_INV_Mux26~3_combout\,
	dataf => \p2|ALT_INV_Mux26~0_combout\,
	combout => \p2|Mux26~2_combout\);

-- Location: FF_X30_Y11_N43
\p2|colAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux26~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(2));

-- Location: LABCELL_X40_Y11_N57
\colAddressFinal[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[2]~3_combout\ = ( \clear1|addressOut\(2) & ( (\p2|clearObjects~q\) # (\p2|colAddress\(2)) ) ) # ( !\clear1|addressOut\(2) & ( (\p2|colAddress\(2) & !\p2|clearObjects~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(2),
	datac => \p2|ALT_INV_clearObjects~q\,
	dataf => \clear1|ALT_INV_addressOut\(2),
	combout => \colAddressFinal[2]~3_combout\);

-- Location: LABCELL_X33_Y12_N42
\p2|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux25~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~329\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~329\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~329\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~329\ & ( 
-- (\p1|Selector5~1_combout\) # (\p2|Mult8~329\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~329\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~329\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~329\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~329\ & ( (\p2|Mult8~329\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult8~329\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult9~329\,
	datad => \p2|ALT_INV_Mult10~329\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~329\,
	combout => \p2|Mux25~0_combout\);

-- Location: LABCELL_X33_Y12_N6
\p2|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux25~1_combout\ = ( \p2|Mult7~329\ & ( \p2|Mult6~329\ & ( (\p1|present[1]~5_combout\ & (\p1|present[2]~7_combout\ & !\p2|Mult0~329\)) ) ) ) # ( !\p2|Mult7~329\ & ( \p2|Mult6~329\ & ( (!\p1|present[1]~5_combout\ & (\p1|present~3_combout\ & 
-- (!\p1|present[2]~7_combout\))) # (\p1|present[1]~5_combout\ & (((!\p1|present[2]~7_combout\) # (!\p2|Mult0~329\)))) ) ) ) # ( \p2|Mult7~329\ & ( !\p2|Mult6~329\ & ( (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # (!\p2|Mult0~329\))) ) ) ) # ( 
-- !\p2|Mult7~329\ & ( !\p2|Mult6~329\ & ( (!\p1|present[1]~5_combout\ & (((\p1|present[2]~7_combout\)) # (\p1|present~3_combout\))) # (\p1|present[1]~5_combout\ & (((!\p1|present[2]~7_combout\) # (!\p2|Mult0~329\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111100000011110000110001110011011100000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p2|ALT_INV_Mult0~329\,
	datae => \p2|ALT_INV_Mult7~329\,
	dataf => \p2|ALT_INV_Mult6~329\,
	combout => \p2|Mux25~1_combout\);

-- Location: LABCELL_X33_Y12_N0
\p2|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux25~4_combout\ = ( \p2|Mux25~1_combout\ & ( (\p2|colAddress[5]~3_combout\ & ((!\p1|present[3]~8_combout\ & ((\p2|Mult4~329\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~329\)))) ) ) # ( !\p2|Mux25~1_combout\ & ( (!\p2|colAddress[5]~3_combout\ & 
-- (\p1|present[3]~8_combout\)) # (\p2|colAddress[5]~3_combout\ & ((!\p1|present[3]~8_combout\ & ((\p2|Mult4~329\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~329\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001101100111001000110110011100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~3_combout\,
	datab => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p2|ALT_INV_Mult5~329\,
	datad => \p2|ALT_INV_Mult4~329\,
	dataf => \p2|ALT_INV_Mux25~1_combout\,
	combout => \p2|Mux25~4_combout\);

-- Location: LABCELL_X33_Y12_N30
\p2|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux25~3_combout\ = ( \p2|Mult1~329\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p2|colAddress[5]~2_combout\ & ((\p1|Equal0~2_combout\) # (\p2|Mult2~329\))) # (\p2|colAddress[5]~2_combout\ & ((!\p1|Equal0~2_combout\))))) ) ) # ( !\p2|Mult1~329\ & ( 
-- (\p2|colAddress[5]~1_combout\ & (!\p1|Equal0~2_combout\ & ((\p2|Mult2~329\) # (\p2|colAddress[5]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000000000101010000000000010101010001000001010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~1_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mult2~329\,
	datad => \p1|ALT_INV_Equal0~2_combout\,
	dataf => \p2|ALT_INV_Mult1~329\,
	combout => \p2|Mux25~3_combout\);

-- Location: LABCELL_X33_Y12_N12
\p2|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux25~2_combout\ = ( \p2|Mux25~4_combout\ & ( \p2|Mux25~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux25~0_combout\) ) ) ) # ( !\p2|Mux25~4_combout\ & ( \p2|Mux25~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p2|colAddress[5]~2_combout\) # 
-- ((\p2|Mult3~329\)))) # (\p1|present[4]~9_combout\ & (((\p2|Mux25~0_combout\)))) ) ) ) # ( \p2|Mux25~4_combout\ & ( !\p2|Mux25~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux25~0_combout\) ) ) ) # ( !\p2|Mux25~4_combout\ & ( !\p2|Mux25~3_combout\ & 
-- ( (\p1|present[4]~9_combout\ & \p2|Mux25~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111110001010110111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mult3~329\,
	datad => \p2|ALT_INV_Mux25~0_combout\,
	datae => \p2|ALT_INV_Mux25~4_combout\,
	dataf => \p2|ALT_INV_Mux25~3_combout\,
	combout => \p2|Mux25~2_combout\);

-- Location: FF_X33_Y12_N13
\p2|colAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux25~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(3));

-- Location: LABCELL_X40_Y12_N24
\colAddressFinal[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[3]~4_combout\ = ( \p2|clearObjects~q\ & ( \clear1|addressOut\(3) ) ) # ( !\p2|clearObjects~q\ & ( \p2|colAddress\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(3),
	datac => \p2|ALT_INV_colAddress\(3),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[3]~4_combout\);

-- Location: LABCELL_X31_Y14_N0
\p2|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux24~2_combout\ = ( \p2|Mult2~330\ & ( \p2|Mult1~330\ ) ) # ( !\p2|Mult2~330\ & ( \p2|Mult1~330\ & ( (\p1|present[2]~7_combout\ & \p1|present[1]~5_combout\) ) ) ) # ( \p2|Mult2~330\ & ( !\p2|Mult1~330\ & ( (!\p1|present[2]~7_combout\) # 
-- (!\p1|present[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p2|ALT_INV_Mult2~330\,
	dataf => \p2|ALT_INV_Mult1~330\,
	combout => \p2|Mux24~2_combout\);

-- Location: LABCELL_X30_Y12_N54
\p2|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux24~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~330\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~330\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~330\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~330\ & ( 
-- (\p1|Selector5~1_combout\) # (\p2|Mult8~330\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~330\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~330\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~330\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~330\ & ( (\p2|Mult8~330\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult8~330\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult9~330\,
	datad => \p2|ALT_INV_Mult10~330\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~330\,
	combout => \p2|Mux24~0_combout\);

-- Location: LABCELL_X30_Y12_N9
\p2|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux24~3_combout\ = ( \p2|Mult3~330\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p2|Mux28~1_combout\) # ((!\p1|Equal0~2_combout\) # (!\p2|colAddress[5]~2_combout\)))) ) ) # ( !\p2|Mult3~330\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p2|Mux28~1_combout\) # 
-- (!\p2|colAddress[5]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~1_combout\,
	datab => \p2|ALT_INV_Mux28~1_combout\,
	datac => \p1|ALT_INV_Equal0~2_combout\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult3~330\,
	combout => \p2|Mux24~3_combout\);

-- Location: LABCELL_X31_Y11_N21
\p2|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux24~1_combout\ = ( \p2|Mult6~330\ & ( (!\p1|present[2]~7_combout\ & (!\p1|present[1]~5_combout\ & ((!\p1|present~3_combout\)))) # (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # ((\p2|Mult0~330\)))) ) ) # ( !\p2|Mult6~330\ & ( 
-- (!\p1|present[2]~7_combout\ & (!\p1|present[1]~5_combout\ & ((!\p1|present~3_combout\)))) # (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & (\p2|Mult0~330\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100100000001100010010000000111001101010001011100110101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p2|ALT_INV_Mult0~330\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Mult6~330\,
	combout => \p2|Mux24~1_combout\);

-- Location: LABCELL_X31_Y11_N36
\p2|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux24~8_combout\ = ( !\p2|colAddress[5]~3_combout\ & ( (\p1|present[3]~8_combout\ & (((!\p1|present[2]~7_combout\ & (\p2|Mult7~330\))) # (\p2|Mux24~1_combout\))) ) ) # ( \p2|colAddress[5]~3_combout\ & ( ((!\p1|present[3]~8_combout\ & 
-- (((\p2|Mult4~330\)))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~330\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100100011000000110000001100000011001000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p2|ALT_INV_Mult5~330\,
	datad => \p2|ALT_INV_Mult7~330\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mult4~330\,
	datag => \p2|ALT_INV_Mux24~1_combout\,
	combout => \p2|Mux24~8_combout\);

-- Location: LABCELL_X30_Y12_N18
\p2|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux24~4_combout\ = ( !\p1|present[4]~9_combout\ & ( ((\p2|Mux24~3_combout\ & (((!\p2|Mux28~1_combout\) # (\p2|colAddress[5]~2_combout\)) # (\p2|Mux24~2_combout\)))) # (\p2|Mux24~8_combout\) ) ) # ( \p1|present[4]~9_combout\ & ( 
-- (((\p2|Mux24~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux24~2_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mux24~0_combout\,
	datad => \p2|ALT_INV_Mux24~3_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_Mux24~8_combout\,
	datag => \p2|ALT_INV_Mux28~1_combout\,
	combout => \p2|Mux24~4_combout\);

-- Location: FF_X30_Y12_N19
\p2|colAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux24~4_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(4));

-- Location: LABCELL_X40_Y12_N18
\colAddressFinal[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[4]~5_combout\ = ( \clear1|addressOut\(4) & ( (\p2|clearObjects~q\) # (\p2|colAddress\(4)) ) ) # ( !\clear1|addressOut\(4) & ( (\p2|colAddress\(4) & !\p2|clearObjects~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress\(4),
	datab => \p2|ALT_INV_clearObjects~q\,
	datae => \clear1|ALT_INV_addressOut\(4),
	combout => \colAddressFinal[4]~5_combout\);

-- Location: LABCELL_X31_Y11_N24
\p2|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux23~2_combout\ = ( \p2|Mult1~331\ & ( ((\p1|present[1]~5_combout\ & \p1|present[2]~7_combout\)) # (\p2|Mult2~331\) ) ) # ( !\p2|Mult1~331\ & ( (\p2|Mult2~331\ & ((!\p1|present[1]~5_combout\) # (!\p1|present[2]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p2|ALT_INV_Mult2~331\,
	dataf => \p2|ALT_INV_Mult1~331\,
	combout => \p2|Mux23~2_combout\);

-- Location: LABCELL_X30_Y11_N18
\p2|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux23~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~331\ & ( (!\p1|Selector5~1_combout\ & ((\p2|Mult9~331\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~331\)) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~331\ & ( 
-- (\p2|Mult8~331\) # (\p1|Selector5~1_combout\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~331\ & ( (!\p1|Selector5~1_combout\ & ((\p2|Mult9~331\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~331\)) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~331\ & ( (!\p1|Selector5~1_combout\ & \p2|Mult8~331\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Selector5~1_combout\,
	datab => \p2|ALT_INV_Mult10~331\,
	datac => \p2|ALT_INV_Mult9~331\,
	datad => \p2|ALT_INV_Mult8~331\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~331\,
	combout => \p2|Mux23~0_combout\);

-- Location: LABCELL_X30_Y11_N15
\p2|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux23~3_combout\ = ( \p2|Mux28~1_combout\ & ( \p2|Mult3~331\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p1|Equal0~2_combout\) # (!\p2|colAddress[5]~2_combout\))) ) ) ) # ( !\p2|Mux28~1_combout\ & ( \p2|Mult3~331\ & ( \p2|colAddress[5]~1_combout\ ) ) ) # 
-- ( \p2|Mux28~1_combout\ & ( !\p2|Mult3~331\ & ( (!\p2|colAddress[5]~2_combout\ & \p2|colAddress[5]~1_combout\) ) ) ) # ( !\p2|Mux28~1_combout\ & ( !\p2|Mult3~331\ & ( \p2|colAddress[5]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111000000000000111111110000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~2_combout\,
	datac => \p2|ALT_INV_colAddress[5]~2_combout\,
	datad => \p2|ALT_INV_colAddress[5]~1_combout\,
	datae => \p2|ALT_INV_Mux28~1_combout\,
	dataf => \p2|ALT_INV_Mult3~331\,
	combout => \p2|Mux23~3_combout\);

-- Location: LABCELL_X31_Y11_N27
\p2|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux23~1_combout\ = ( \p2|Mult6~331\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present~3_combout\)) # (\p1|present[1]~5_combout\))) # (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # ((\p2|Mult0~331\)))) ) ) # ( !\p2|Mult6~331\ & ( 
-- (!\p1|present[2]~7_combout\ & (((\p1|present~3_combout\)) # (\p1|present[1]~5_combout\))) # (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & (\p2|Mult0~331\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001110101011001000111010101101100111111011110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p2|ALT_INV_Mult0~331\,
	datad => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_Mult6~331\,
	combout => \p2|Mux23~1_combout\);

-- Location: LABCELL_X31_Y11_N30
\p2|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux23~8_combout\ = ( !\p2|colAddress[5]~3_combout\ & ( ((\p2|Mux23~1_combout\ & (\p1|present[3]~8_combout\ & ((\p1|present[2]~7_combout\) # (\p2|Mult7~331\))))) ) ) # ( \p2|colAddress[5]~3_combout\ & ( ((!\p1|present[3]~8_combout\ & (\p2|Mult4~331\)) 
-- # (\p1|present[3]~8_combout\ & (((\p2|Mult5~331\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101001100110000111100000000000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult7~331\,
	datab => \p2|ALT_INV_Mult4~331\,
	datac => \p2|ALT_INV_Mult5~331\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	datag => \p2|ALT_INV_Mux23~1_combout\,
	combout => \p2|Mux23~8_combout\);

-- Location: LABCELL_X30_Y11_N0
\p2|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux23~4_combout\ = ( !\p1|present[4]~9_combout\ & ( ((\p2|Mux23~3_combout\ & (((!\p2|Mux28~1_combout\) # (\p2|Mux23~2_combout\)) # (\p2|colAddress[5]~2_combout\)))) # (\p2|Mux23~8_combout\) ) ) # ( \p1|present[4]~9_combout\ & ( 
-- (((\p2|Mux23~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~2_combout\,
	datab => \p2|ALT_INV_Mux23~2_combout\,
	datac => \p2|ALT_INV_Mux23~0_combout\,
	datad => \p2|ALT_INV_Mux23~3_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_Mux23~8_combout\,
	datag => \p2|ALT_INV_Mux28~1_combout\,
	combout => \p2|Mux23~4_combout\);

-- Location: FF_X30_Y11_N1
\p2|colAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux23~4_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(5));

-- Location: LABCELL_X40_Y11_N27
\colAddressFinal[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[5]~6_combout\ = ( \clear1|addressOut\(5) & ( (\p2|clearObjects~q\) # (\p2|colAddress\(5)) ) ) # ( !\clear1|addressOut\(5) & ( (\p2|colAddress\(5) & !\p2|clearObjects~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress\(5),
	datac => \p2|ALT_INV_clearObjects~q\,
	datae => \clear1|ALT_INV_addressOut\(5),
	combout => \colAddressFinal[5]~6_combout\);

-- Location: LABCELL_X33_Y10_N36
\p2|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux22~0_combout\ = ( \p2|Mult11~332\ & ( \p2|colAddress[5]~0_combout\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~332\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~332\))) ) ) ) # ( !\p2|Mult11~332\ & ( \p2|colAddress[5]~0_combout\ & ( 
-- (!\p1|Selector5~1_combout\ & (\p2|Mult9~332\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~332\))) ) ) ) # ( \p2|Mult11~332\ & ( !\p2|colAddress[5]~0_combout\ & ( (\p2|Mult8~332\) # (\p1|Selector5~1_combout\) ) ) ) # ( !\p2|Mult11~332\ & ( 
-- !\p2|colAddress[5]~0_combout\ & ( (!\p1|Selector5~1_combout\ & \p2|Mult8~332\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult9~332\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult10~332\,
	datad => \p2|ALT_INV_Mult8~332\,
	datae => \p2|ALT_INV_Mult11~332\,
	dataf => \p2|ALT_INV_colAddress[5]~0_combout\,
	combout => \p2|Mux22~0_combout\);

-- Location: LABCELL_X33_Y10_N6
\p2|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux22~1_combout\ = ( \p1|present[2]~7_combout\ & ( \p2|Mult7~332\ & ( (!\p1|present[1]~5_combout\ & ((!\p2|Mult6~332\))) # (\p1|present[1]~5_combout\ & (!\p2|Mult0~332\)) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p2|Mult7~332\ & ( 
-- (!\p1|present[1]~5_combout\ & ((!\p2|Mult6~332\))) # (\p1|present[1]~5_combout\ & (!\p2|Mult0~332\)) ) ) ) # ( !\p1|present[2]~7_combout\ & ( !\p2|Mult7~332\ & ( (\p1|present~3_combout\) # (\p1|present[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111011100010001000000000000000001110111000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult0~332\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p2|ALT_INV_Mult6~332\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p2|ALT_INV_Mult7~332\,
	combout => \p2|Mux22~1_combout\);

-- Location: LABCELL_X33_Y10_N54
\p2|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux22~4_combout\ = ( \p2|Mux22~1_combout\ & ( (\p2|colAddress[5]~3_combout\ & ((!\p1|present[3]~8_combout\ & ((\p2|Mult4~332\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~332\)))) ) ) # ( !\p2|Mux22~1_combout\ & ( (!\p1|present[3]~8_combout\ & 
-- (\p2|colAddress[5]~3_combout\ & ((\p2|Mult4~332\)))) # (\p1|present[3]~8_combout\ & ((!\p2|colAddress[5]~3_combout\) # ((\p2|Mult5~332\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101100111010001010110011100000001001000110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p2|ALT_INV_colAddress[5]~3_combout\,
	datac => \p2|ALT_INV_Mult5~332\,
	datad => \p2|ALT_INV_Mult4~332\,
	dataf => \p2|ALT_INV_Mux22~1_combout\,
	combout => \p2|Mux22~4_combout\);

-- Location: LABCELL_X33_Y10_N12
\p2|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux22~3_combout\ = ( \p2|colAddress[5]~2_combout\ & ( \p2|Mult1~332\ & ( (!\p1|Equal0~2_combout\ & \p2|colAddress[5]~1_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( \p2|Mult1~332\ & ( (\p2|colAddress[5]~1_combout\ & ((\p2|Mult2~332\) # 
-- (\p1|Equal0~2_combout\))) ) ) ) # ( \p2|colAddress[5]~2_combout\ & ( !\p2|Mult1~332\ & ( (!\p1|Equal0~2_combout\ & \p2|colAddress[5]~1_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( !\p2|Mult1~332\ & ( (!\p1|Equal0~2_combout\ & (\p2|Mult2~332\ & 
-- \p2|colAddress[5]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000001010101000000000010111110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~2_combout\,
	datac => \p2|ALT_INV_Mult2~332\,
	datad => \p2|ALT_INV_colAddress[5]~1_combout\,
	datae => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult1~332\,
	combout => \p2|Mux22~3_combout\);

-- Location: LABCELL_X33_Y10_N42
\p2|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux22~2_combout\ = ( \p2|Mux22~4_combout\ & ( \p2|Mux22~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux22~0_combout\) ) ) ) # ( !\p2|Mux22~4_combout\ & ( \p2|Mux22~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p2|colAddress[5]~2_combout\) # 
-- ((\p2|Mult3~332\)))) # (\p1|present[4]~9_combout\ & (((\p2|Mux22~0_combout\)))) ) ) ) # ( \p2|Mux22~4_combout\ & ( !\p2|Mux22~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux22~0_combout\) ) ) ) # ( !\p2|Mux22~4_combout\ & ( !\p2|Mux22~3_combout\ & 
-- ( (\p1|present[4]~9_combout\ & \p2|Mux22~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111110001101101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mux22~0_combout\,
	datad => \p2|ALT_INV_Mult3~332\,
	datae => \p2|ALT_INV_Mux22~4_combout\,
	dataf => \p2|ALT_INV_Mux22~3_combout\,
	combout => \p2|Mux22~2_combout\);

-- Location: FF_X33_Y10_N43
\p2|colAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux22~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(6));

-- Location: LABCELL_X40_Y11_N0
\colAddressFinal[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[6]~7_combout\ = ( \clear1|addressOut\(6) & ( (\p2|clearObjects~q\) # (\p2|colAddress\(6)) ) ) # ( !\clear1|addressOut\(6) & ( (\p2|colAddress\(6) & !\p2|clearObjects~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(6),
	datad => \p2|ALT_INV_clearObjects~q\,
	dataf => \clear1|ALT_INV_addressOut\(6),
	combout => \colAddressFinal[6]~7_combout\);

-- Location: LABCELL_X31_Y10_N18
\p2|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux21~0_combout\ = ( \p2|Mult11~333\ & ( \p2|colAddress[5]~0_combout\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~333\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~333\))) ) ) ) # ( !\p2|Mult11~333\ & ( \p2|colAddress[5]~0_combout\ & ( 
-- (!\p1|Selector5~1_combout\ & (\p2|Mult9~333\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~333\))) ) ) ) # ( \p2|Mult11~333\ & ( !\p2|colAddress[5]~0_combout\ & ( (\p1|Selector5~1_combout\) # (\p2|Mult8~333\) ) ) ) # ( !\p2|Mult11~333\ & ( 
-- !\p2|colAddress[5]~0_combout\ & ( (\p2|Mult8~333\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult8~333\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult9~333\,
	datad => \p2|ALT_INV_Mult10~333\,
	datae => \p2|ALT_INV_Mult11~333\,
	dataf => \p2|ALT_INV_colAddress[5]~0_combout\,
	combout => \p2|Mux21~0_combout\);

-- Location: MLABCELL_X34_Y10_N27
\p2|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux21~1_combout\ = ( \p2|Mult6~333\ & ( \p2|Mult7~333\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present~3_combout\)) # (\p1|present[1]~5_combout\))) # (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # ((\p2|Mult0~333\)))) ) ) ) # ( 
-- !\p2|Mult6~333\ & ( \p2|Mult7~333\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present~3_combout\)) # (\p1|present[1]~5_combout\))) # (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & (\p2|Mult0~333\))) ) ) ) # ( \p2|Mult6~333\ & ( !\p2|Mult7~333\ & 
-- ( (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # (\p2|Mult0~333\))) ) ) ) # ( !\p2|Mult6~333\ & ( !\p2|Mult7~333\ & ( (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & \p2|Mult0~333\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010001010100010100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p2|ALT_INV_Mult0~333\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p2|ALT_INV_Mult6~333\,
	dataf => \p2|ALT_INV_Mult7~333\,
	combout => \p2|Mux21~1_combout\);

-- Location: LABCELL_X31_Y10_N54
\p2|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux21~4_combout\ = ( \p2|colAddress[5]~3_combout\ & ( \p2|Mux21~1_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mult4~333\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~333\)) ) ) ) # ( !\p2|colAddress[5]~3_combout\ & ( \p2|Mux21~1_combout\ & ( 
-- \p1|present[3]~8_combout\ ) ) ) # ( \p2|colAddress[5]~3_combout\ & ( !\p2|Mux21~1_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mult4~333\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~333\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001011010111101010101010101010000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p2|ALT_INV_Mult5~333\,
	datad => \p2|ALT_INV_Mult4~333\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mux21~1_combout\,
	combout => \p2|Mux21~4_combout\);

-- Location: LABCELL_X31_Y14_N24
\p2|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux21~3_combout\ = ( \p2|colAddress[5]~2_combout\ & ( \p2|Mult1~333\ & ( (\p2|colAddress[5]~1_combout\ & !\p1|Equal0~2_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( \p2|Mult1~333\ & ( (\p2|colAddress[5]~1_combout\ & ((\p1|Equal0~2_combout\) # 
-- (\p2|Mult2~333\))) ) ) ) # ( \p2|colAddress[5]~2_combout\ & ( !\p2|Mult1~333\ & ( (\p2|colAddress[5]~1_combout\ & !\p1|Equal0~2_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( !\p2|Mult1~333\ & ( (\p2|Mult2~333\ & (\p2|colAddress[5]~1_combout\ & 
-- !\p1|Equal0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000011110000000000000011000011110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Mult2~333\,
	datac => \p2|ALT_INV_colAddress[5]~1_combout\,
	datad => \p1|ALT_INV_Equal0~2_combout\,
	datae => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult1~333\,
	combout => \p2|Mux21~3_combout\);

-- Location: LABCELL_X31_Y10_N48
\p2|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux21~2_combout\ = ( \p2|Mux21~4_combout\ & ( \p2|Mux21~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux21~0_combout\) ) ) ) # ( !\p2|Mux21~4_combout\ & ( \p2|Mux21~3_combout\ & ( (!\p1|present[4]~9_combout\ & (((!\p2|colAddress[5]~2_combout\) # 
-- (\p2|Mult3~333\)))) # (\p1|present[4]~9_combout\ & (\p2|Mux21~0_combout\)) ) ) ) # ( \p2|Mux21~4_combout\ & ( !\p2|Mux21~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux21~0_combout\) ) ) ) # ( !\p2|Mux21~4_combout\ & ( !\p2|Mux21~3_combout\ & ( 
-- (\p2|Mux21~0_combout\ & \p1|present[4]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110111011101000111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux21~0_combout\,
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p2|ALT_INV_Mult3~333\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	datae => \p2|ALT_INV_Mux21~4_combout\,
	dataf => \p2|ALT_INV_Mux21~3_combout\,
	combout => \p2|Mux21~2_combout\);

-- Location: FF_X31_Y10_N49
\p2|colAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux21~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(7));

-- Location: LABCELL_X40_Y11_N42
\colAddressFinal[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[7]~8_combout\ = ( \clear1|addressOut\(7) & ( (\p2|clearObjects~q\) # (\p2|colAddress\(7)) ) ) # ( !\clear1|addressOut\(7) & ( (\p2|colAddress\(7) & !\p2|clearObjects~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(7),
	datad => \p2|ALT_INV_clearObjects~q\,
	datae => \clear1|ALT_INV_addressOut\(7),
	combout => \colAddressFinal[7]~8_combout\);

-- Location: LABCELL_X31_Y10_N24
\p2|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux20~0_combout\ = ( \p1|Selector5~1_combout\ & ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult10~334\ ) ) ) # ( !\p1|Selector5~1_combout\ & ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult9~334\ ) ) ) # ( \p1|Selector5~1_combout\ & ( 
-- !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~334\ ) ) ) # ( !\p1|Selector5~1_combout\ & ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult8~334\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult11~334\,
	datab => \p2|ALT_INV_Mult8~334\,
	datac => \p2|ALT_INV_Mult9~334\,
	datad => \p2|ALT_INV_Mult10~334\,
	datae => \p1|ALT_INV_Selector5~1_combout\,
	dataf => \p2|ALT_INV_colAddress[5]~0_combout\,
	combout => \p2|Mux20~0_combout\);

-- Location: LABCELL_X31_Y10_N30
\p2|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux20~1_combout\ = ( \p1|present[2]~7_combout\ & ( \p2|Mult7~334\ & ( (!\p1|present[1]~5_combout\ & ((\p2|Mult6~334\))) # (\p1|present[1]~5_combout\ & (\p2|Mult0~334\)) ) ) ) # ( !\p1|present[2]~7_combout\ & ( \p2|Mult7~334\ & ( 
-- (\p1|present~3_combout\) # (\p1|present[1]~5_combout\) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p2|Mult7~334\ & ( (!\p1|present[1]~5_combout\ & ((\p2|Mult6~334\))) # (\p1|present[1]~5_combout\ & (\p2|Mult0~334\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[1]~5_combout\,
	datab => \p2|ALT_INV_Mult0~334\,
	datac => \p2|ALT_INV_Mult6~334\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p2|ALT_INV_Mult7~334\,
	combout => \p2|Mux20~1_combout\);

-- Location: LABCELL_X31_Y10_N0
\p2|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux20~4_combout\ = ( \p2|Mux20~1_combout\ & ( (!\p1|present[3]~8_combout\ & (((\p2|Mult4~334\ & \p2|colAddress[5]~3_combout\)))) # (\p1|present[3]~8_combout\ & (((!\p2|colAddress[5]~3_combout\)) # (\p2|Mult5~334\))) ) ) # ( !\p2|Mux20~1_combout\ & ( 
-- (\p2|colAddress[5]~3_combout\ & ((!\p1|present[3]~8_combout\ & ((\p2|Mult4~334\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~334\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101101010101000110110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p2|ALT_INV_Mult5~334\,
	datac => \p2|ALT_INV_Mult4~334\,
	datad => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mux20~1_combout\,
	combout => \p2|Mux20~4_combout\);

-- Location: LABCELL_X31_Y12_N39
\p2|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux20~3_combout\ = ( \p2|Mult1~334\ & ( \p2|colAddress[5]~2_combout\ & ( (\p2|colAddress[5]~1_combout\ & !\p1|Equal0~2_combout\) ) ) ) # ( !\p2|Mult1~334\ & ( \p2|colAddress[5]~2_combout\ & ( (\p2|colAddress[5]~1_combout\ & !\p1|Equal0~2_combout\) ) ) 
-- ) # ( \p2|Mult1~334\ & ( !\p2|colAddress[5]~2_combout\ & ( (\p2|colAddress[5]~1_combout\ & ((\p2|Mult2~334\) # (\p1|Equal0~2_combout\))) ) ) ) # ( !\p2|Mult1~334\ & ( !\p2|colAddress[5]~2_combout\ & ( (\p2|colAddress[5]~1_combout\ & 
-- (!\p1|Equal0~2_combout\ & \p2|Mult2~334\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110011001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress[5]~1_combout\,
	datac => \p1|ALT_INV_Equal0~2_combout\,
	datad => \p2|ALT_INV_Mult2~334\,
	datae => \p2|ALT_INV_Mult1~334\,
	dataf => \p2|ALT_INV_colAddress[5]~2_combout\,
	combout => \p2|Mux20~3_combout\);

-- Location: LABCELL_X31_Y10_N12
\p2|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux20~2_combout\ = ( \p2|Mux20~4_combout\ & ( \p2|Mux20~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux20~0_combout\) ) ) ) # ( !\p2|Mux20~4_combout\ & ( \p2|Mux20~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p2|colAddress[5]~2_combout\) # 
-- ((\p2|Mult3~334\)))) # (\p1|present[4]~9_combout\ & (((\p2|Mux20~0_combout\)))) ) ) ) # ( \p2|Mux20~4_combout\ & ( !\p2|Mux20~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux20~0_combout\) ) ) ) # ( !\p2|Mux20~4_combout\ & ( !\p2|Mux20~3_combout\ & 
-- ( (\p1|present[4]~9_combout\ & \p2|Mux20~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111110001101101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mux20~0_combout\,
	datad => \p2|ALT_INV_Mult3~334\,
	datae => \p2|ALT_INV_Mux20~4_combout\,
	dataf => \p2|ALT_INV_Mux20~3_combout\,
	combout => \p2|Mux20~2_combout\);

-- Location: FF_X31_Y10_N13
\p2|colAddress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux20~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(8));

-- Location: MLABCELL_X39_Y12_N54
\colAddressFinal[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[8]~9_combout\ = ( \p2|clearObjects~q\ & ( \clear1|addressOut\(8) ) ) # ( !\p2|clearObjects~q\ & ( \p2|colAddress\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(8),
	datac => \clear1|ALT_INV_addressOut\(8),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[8]~9_combout\);

-- Location: LABCELL_X30_Y10_N27
\p2|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux19~0_combout\ = ( \p2|Mult11~335\ & ( \p2|colAddress[5]~0_combout\ & ( (!\p1|Selector5~1_combout\ & ((\p2|Mult9~335\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~335\)) ) ) ) # ( !\p2|Mult11~335\ & ( \p2|colAddress[5]~0_combout\ & ( 
-- (!\p1|Selector5~1_combout\ & ((\p2|Mult9~335\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~335\)) ) ) ) # ( \p2|Mult11~335\ & ( !\p2|colAddress[5]~0_combout\ & ( (\p1|Selector5~1_combout\) # (\p2|Mult8~335\) ) ) ) # ( !\p2|Mult11~335\ & ( 
-- !\p2|colAddress[5]~0_combout\ & ( (\p2|Mult8~335\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult10~335\,
	datab => \p2|ALT_INV_Mult9~335\,
	datac => \p2|ALT_INV_Mult8~335\,
	datad => \p1|ALT_INV_Selector5~1_combout\,
	datae => \p2|ALT_INV_Mult11~335\,
	dataf => \p2|ALT_INV_colAddress[5]~0_combout\,
	combout => \p2|Mux19~0_combout\);

-- Location: LABCELL_X31_Y10_N42
\p2|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux19~3_combout\ = ( \p2|Mult1~335\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p1|Equal0~2_combout\ & ((\p2|colAddress[5]~2_combout\) # (\p2|Mult2~335\))) # (\p1|Equal0~2_combout\ & ((!\p2|colAddress[5]~2_combout\))))) ) ) # ( !\p2|Mult1~335\ & ( 
-- (\p2|colAddress[5]~1_combout\ & (!\p1|Equal0~2_combout\ & ((\p2|colAddress[5]~2_combout\) # (\p2|Mult2~335\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100000001000100010000010101010001000001010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~1_combout\,
	datab => \p1|ALT_INV_Equal0~2_combout\,
	datac => \p2|ALT_INV_Mult2~335\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult1~335\,
	combout => \p2|Mux19~3_combout\);

-- Location: LABCELL_X31_Y12_N24
\p2|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux19~1_combout\ = ( \p2|Mult6~335\ & ( \p2|Mult7~335\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present[1]~5_combout\)) # (\p1|present~3_combout\))) # (\p1|present[2]~7_combout\ & (((!\p1|present[1]~5_combout\) # (\p2|Mult0~335\)))) ) ) ) # ( 
-- !\p2|Mult6~335\ & ( \p2|Mult7~335\ & ( (!\p1|present[2]~7_combout\ & (((\p1|present[1]~5_combout\)) # (\p1|present~3_combout\))) # (\p1|present[2]~7_combout\ & (((\p2|Mult0~335\ & \p1|present[1]~5_combout\)))) ) ) ) # ( \p2|Mult6~335\ & ( !\p2|Mult7~335\ 
-- & ( (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # (\p2|Mult0~335\))) ) ) ) # ( !\p2|Mult6~335\ & ( !\p2|Mult7~335\ & ( (\p1|present[2]~7_combout\ & (\p2|Mult0~335\ & \p1|present[1]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Mult0~335\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p2|ALT_INV_Mult6~335\,
	dataf => \p2|ALT_INV_Mult7~335\,
	combout => \p2|Mux19~1_combout\);

-- Location: LABCELL_X31_Y12_N3
\p2|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux19~4_combout\ = ( \p2|colAddress[5]~3_combout\ & ( \p2|Mux19~1_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mult4~335\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~335\)) ) ) ) # ( !\p2|colAddress[5]~3_combout\ & ( \p2|Mux19~1_combout\ & ( 
-- \p1|present[3]~8_combout\ ) ) ) # ( \p2|colAddress[5]~3_combout\ & ( !\p2|Mux19~1_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mult4~335\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~335\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110011001100000000111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Mult5~335\,
	datac => \p2|ALT_INV_Mult4~335\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mux19~1_combout\,
	combout => \p2|Mux19~4_combout\);

-- Location: LABCELL_X31_Y10_N6
\p2|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux19~2_combout\ = ( \p2|Mux19~3_combout\ & ( \p2|Mux19~4_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux19~0_combout\) ) ) ) # ( !\p2|Mux19~3_combout\ & ( \p2|Mux19~4_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux19~0_combout\) ) ) ) # ( 
-- \p2|Mux19~3_combout\ & ( !\p2|Mux19~4_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p2|colAddress[5]~2_combout\) # ((\p2|Mult3~335\)))) # (\p1|present[4]~9_combout\ & (((\p2|Mux19~0_combout\)))) ) ) ) # ( !\p2|Mux19~3_combout\ & ( !\p2|Mux19~4_combout\ & 
-- ( (\p1|present[4]~9_combout\ & \p2|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101100011011010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mux19~0_combout\,
	datad => \p2|ALT_INV_Mult3~335\,
	datae => \p2|ALT_INV_Mux19~3_combout\,
	dataf => \p2|ALT_INV_Mux19~4_combout\,
	combout => \p2|Mux19~2_combout\);

-- Location: FF_X31_Y10_N7
\p2|colAddress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux19~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(9));

-- Location: LABCELL_X40_Y11_N48
\colAddressFinal[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[9]~10_combout\ = (!\p2|clearObjects~q\ & (\p2|colAddress\(9))) # (\p2|clearObjects~q\ & ((\clear1|addressOut\(9))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(9),
	datac => \clear1|ALT_INV_addressOut\(9),
	datad => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[9]~10_combout\);

-- Location: LABCELL_X31_Y12_N30
\p2|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux18~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~336\ & ( (!\p1|Selector5~1_combout\ & ((\p2|Mult9~336\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~336\)) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~336\ & ( 
-- (\p1|Selector5~1_combout\) # (\p2|Mult8~336\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~336\ & ( (!\p1|Selector5~1_combout\ & ((\p2|Mult9~336\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~336\)) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~336\ & ( (\p2|Mult8~336\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult10~336\,
	datab => \p2|ALT_INV_Mult9~336\,
	datac => \p2|ALT_INV_Mult8~336\,
	datad => \p1|ALT_INV_Selector5~1_combout\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~336\,
	combout => \p2|Mux18~0_combout\);

-- Location: LABCELL_X31_Y12_N54
\p2|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux18~3_combout\ = ( \p2|colAddress[5]~2_combout\ & ( \p2|Mult1~336\ & ( (!\p1|Equal0~2_combout\ & \p2|colAddress[5]~1_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( \p2|Mult1~336\ & ( (\p2|colAddress[5]~1_combout\ & ((\p2|Mult2~336\) # 
-- (\p1|Equal0~2_combout\))) ) ) ) # ( \p2|colAddress[5]~2_combout\ & ( !\p2|Mult1~336\ & ( (!\p1|Equal0~2_combout\ & \p2|colAddress[5]~1_combout\) ) ) ) # ( !\p2|colAddress[5]~2_combout\ & ( !\p2|Mult1~336\ & ( (!\p1|Equal0~2_combout\ & (\p2|Mult2~336\ & 
-- \p2|colAddress[5]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000001100110000000000001111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_Equal0~2_combout\,
	datac => \p2|ALT_INV_Mult2~336\,
	datad => \p2|ALT_INV_colAddress[5]~1_combout\,
	datae => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult1~336\,
	combout => \p2|Mux18~3_combout\);

-- Location: LABCELL_X31_Y12_N18
\p2|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux18~1_combout\ = ( \p1|present[1]~5_combout\ & ( \p2|Mult7~336\ & ( (!\p1|present[2]~7_combout\) # (\p2|Mult0~336\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p2|Mult7~336\ & ( (!\p1|present[2]~7_combout\ & (\p1|present~3_combout\)) # 
-- (\p1|present[2]~7_combout\ & ((\p2|Mult6~336\))) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p2|Mult7~336\ & ( (\p2|Mult0~336\ & \p1|present[2]~7_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p2|Mult7~336\ & ( (\p2|Mult6~336\ & 
-- \p1|present[2]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult0~336\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p2|ALT_INV_Mult6~336\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p2|ALT_INV_Mult7~336\,
	combout => \p2|Mux18~1_combout\);

-- Location: LABCELL_X31_Y12_N6
\p2|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux18~4_combout\ = ( \p2|Mux18~1_combout\ & ( (!\p1|present[3]~8_combout\ & (((\p2|colAddress[5]~3_combout\ & \p2|Mult4~336\)))) # (\p1|present[3]~8_combout\ & (((!\p2|colAddress[5]~3_combout\)) # (\p2|Mult5~336\))) ) ) # ( !\p2|Mux18~1_combout\ & ( 
-- (\p2|colAddress[5]~3_combout\ & ((!\p1|present[3]~8_combout\ & ((\p2|Mult4~336\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~336\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011000000010000101101010001010110110101000101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p2|ALT_INV_Mult5~336\,
	datac => \p2|ALT_INV_colAddress[5]~3_combout\,
	datad => \p2|ALT_INV_Mult4~336\,
	dataf => \p2|ALT_INV_Mux18~1_combout\,
	combout => \p2|Mux18~4_combout\);

-- Location: LABCELL_X31_Y12_N12
\p2|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux18~2_combout\ = ( \p2|Mux18~3_combout\ & ( \p2|Mux18~4_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux18~0_combout\) ) ) ) # ( !\p2|Mux18~3_combout\ & ( \p2|Mux18~4_combout\ & ( (!\p1|present[4]~9_combout\) # (\p2|Mux18~0_combout\) ) ) ) # ( 
-- \p2|Mux18~3_combout\ & ( !\p2|Mux18~4_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p2|colAddress[5]~2_combout\) # ((\p2|Mult3~336\)))) # (\p1|present[4]~9_combout\ & (((\p2|Mux18~0_combout\)))) ) ) ) # ( !\p2|Mux18~3_combout\ & ( !\p2|Mux18~4_combout\ & 
-- ( (\p2|Mux18~0_combout\ & \p1|present[4]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011101000111111001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~2_combout\,
	datab => \p2|ALT_INV_Mux18~0_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p2|ALT_INV_Mult3~336\,
	datae => \p2|ALT_INV_Mux18~3_combout\,
	dataf => \p2|ALT_INV_Mux18~4_combout\,
	combout => \p2|Mux18~2_combout\);

-- Location: FF_X31_Y12_N13
\p2|colAddress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux18~2_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(10));

-- Location: LABCELL_X40_Y12_N27
\colAddressFinal[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[10]~11_combout\ = ( \p2|clearObjects~q\ & ( \clear1|addressOut\(10) ) ) # ( !\p2|clearObjects~q\ & ( \p2|colAddress\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress\(10),
	datac => \clear1|ALT_INV_addressOut\(10),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[10]~11_combout\);

-- Location: LABCELL_X33_Y12_N54
\p2|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux17~1_combout\ = ( \p2|Mult6~337\ & ( (!\p1|present[2]~7_combout\ & (!\p1|present[1]~5_combout\ & (!\p1|present~3_combout\))) # (\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # ((\p2|Mult0~337\)))) ) ) # ( !\p2|Mult6~337\ & ( 
-- (!\p1|present[2]~7_combout\ & (!\p1|present[1]~5_combout\ & (!\p1|present~3_combout\))) # (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & ((\p2|Mult0~337\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010010001100000001001000111000100110101011100010011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p2|ALT_INV_Mult0~337\,
	dataf => \p2|ALT_INV_Mult6~337\,
	combout => \p2|Mux17~1_combout\);

-- Location: LABCELL_X33_Y12_N18
\p2|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux17~8_combout\ = ( !\p2|colAddress[5]~3_combout\ & ( (\p1|present[3]~8_combout\ & (((\p2|Mult7~337\ & (!\p1|present[2]~7_combout\))) # (\p2|Mux17~1_combout\))) ) ) # ( \p2|colAddress[5]~3_combout\ & ( (!\p1|present[3]~8_combout\ & 
-- ((((\p2|Mult4~337\))))) # (\p1|present[3]~8_combout\ & (((\p2|Mult5~337\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001010100000101000001010000010100010101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p2|ALT_INV_Mult7~337\,
	datac => \p2|ALT_INV_Mult5~337\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mult4~337\,
	datag => \p2|ALT_INV_Mux17~1_combout\,
	combout => \p2|Mux17~8_combout\);

-- Location: LABCELL_X33_Y12_N48
\p2|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux17~0_combout\ = ( \p2|Mult11~337\ & ( \p2|colAddress[5]~0_combout\ & ( (!\p1|Selector5~1_combout\ & ((\p2|Mult9~337\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~337\)) ) ) ) # ( !\p2|Mult11~337\ & ( \p2|colAddress[5]~0_combout\ & ( 
-- (!\p1|Selector5~1_combout\ & ((\p2|Mult9~337\))) # (\p1|Selector5~1_combout\ & (\p2|Mult10~337\)) ) ) ) # ( \p2|Mult11~337\ & ( !\p2|colAddress[5]~0_combout\ & ( (\p2|Mult8~337\) # (\p1|Selector5~1_combout\) ) ) ) # ( !\p2|Mult11~337\ & ( 
-- !\p2|colAddress[5]~0_combout\ & ( (!\p1|Selector5~1_combout\ & \p2|Mult8~337\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult10~337\,
	datab => \p1|ALT_INV_Selector5~1_combout\,
	datac => \p2|ALT_INV_Mult8~337\,
	datad => \p2|ALT_INV_Mult9~337\,
	datae => \p2|ALT_INV_Mult11~337\,
	dataf => \p2|ALT_INV_colAddress[5]~0_combout\,
	combout => \p2|Mux17~0_combout\);

-- Location: LABCELL_X33_Y12_N57
\p2|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux17~2_combout\ = ( \p2|Mult1~337\ & ( ((\p1|present[1]~5_combout\ & \p1|present[2]~7_combout\)) # (\p2|Mult2~337\) ) ) # ( !\p2|Mult1~337\ & ( (\p2|Mult2~337\ & ((!\p1|present[1]~5_combout\) # (!\p1|present[2]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p2|ALT_INV_Mult2~337\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p2|ALT_INV_Mult1~337\,
	combout => \p2|Mux17~2_combout\);

-- Location: LABCELL_X33_Y12_N33
\p2|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux17~3_combout\ = ( \p2|Mult3~337\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p2|colAddress[5]~2_combout\) # ((!\p1|Equal0~2_combout\) # (!\p2|Mux28~1_combout\)))) ) ) # ( !\p2|Mult3~337\ & ( (\p2|colAddress[5]~1_combout\ & 
-- ((!\p2|colAddress[5]~2_combout\) # (!\p2|Mux28~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~1_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p1|ALT_INV_Equal0~2_combout\,
	datad => \p2|ALT_INV_Mux28~1_combout\,
	dataf => \p2|ALT_INV_Mult3~337\,
	combout => \p2|Mux17~3_combout\);

-- Location: LABCELL_X33_Y12_N24
\p2|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux17~4_combout\ = ( !\p1|present[4]~9_combout\ & ( ((\p2|Mux17~3_combout\ & (((!\p2|Mux28~1_combout\) # (\p2|Mux17~2_combout\)) # (\p2|colAddress[5]~2_combout\)))) # (\p2|Mux17~8_combout\) ) ) # ( \p1|present[4]~9_combout\ & ( 
-- (((\p2|Mux17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101000011110000111111110111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux17~8_combout\,
	datab => \p2|ALT_INV_colAddress[5]~2_combout\,
	datac => \p2|ALT_INV_Mux17~0_combout\,
	datad => \p2|ALT_INV_Mux17~2_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_Mux17~3_combout\,
	datag => \p2|ALT_INV_Mux28~1_combout\,
	combout => \p2|Mux17~4_combout\);

-- Location: FF_X33_Y12_N25
\p2|colAddress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux17~4_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(11));

-- Location: LABCELL_X40_Y12_N15
\colAddressFinal[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[11]~12_combout\ = ( \clear1|addressOut\(11) & ( \p2|clearObjects~q\ ) ) # ( \clear1|addressOut\(11) & ( !\p2|clearObjects~q\ & ( \p2|colAddress\(11) ) ) ) # ( !\clear1|addressOut\(11) & ( !\p2|clearObjects~q\ & ( \p2|colAddress\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress\(11),
	datae => \clear1|ALT_INV_addressOut\(11),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \colAddressFinal[11]~12_combout\);

-- Location: LABCELL_X30_Y12_N6
\p2|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux16~3_combout\ = ( \p2|Mult3~338\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p2|Mux28~1_combout\) # ((!\p1|Equal0~2_combout\) # (!\p2|colAddress[5]~2_combout\)))) ) ) # ( !\p2|Mult3~338\ & ( (\p2|colAddress[5]~1_combout\ & ((!\p2|Mux28~1_combout\) # 
-- (!\p2|colAddress[5]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~1_combout\,
	datab => \p2|ALT_INV_Mux28~1_combout\,
	datac => \p1|ALT_INV_Equal0~2_combout\,
	datad => \p2|ALT_INV_colAddress[5]~2_combout\,
	dataf => \p2|ALT_INV_Mult3~338\,
	combout => \p2|Mux16~3_combout\);

-- Location: LABCELL_X30_Y12_N36
\p2|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux16~0_combout\ = ( \p2|colAddress[5]~0_combout\ & ( \p2|Mult11~338\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~338\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~338\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( \p2|Mult11~338\ & ( 
-- (\p1|Selector5~1_combout\) # (\p2|Mult8~338\) ) ) ) # ( \p2|colAddress[5]~0_combout\ & ( !\p2|Mult11~338\ & ( (!\p1|Selector5~1_combout\ & (\p2|Mult9~338\)) # (\p1|Selector5~1_combout\ & ((\p2|Mult10~338\))) ) ) ) # ( !\p2|colAddress[5]~0_combout\ & ( 
-- !\p2|Mult11~338\ & ( (\p2|Mult8~338\ & !\p1|Selector5~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult9~338\,
	datab => \p2|ALT_INV_Mult10~338\,
	datac => \p2|ALT_INV_Mult8~338\,
	datad => \p1|ALT_INV_Selector5~1_combout\,
	datae => \p2|ALT_INV_colAddress[5]~0_combout\,
	dataf => \p2|ALT_INV_Mult11~338\,
	combout => \p2|Mux16~0_combout\);

-- Location: LABCELL_X30_Y12_N42
\p2|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux16~2_combout\ = ( \p2|Mult1~338\ & ( ((\p1|present[2]~7_combout\ & \p1|present[1]~5_combout\)) # (\p2|Mult2~338\) ) ) # ( !\p2|Mult1~338\ & ( (\p2|Mult2~338\ & ((!\p1|present[2]~7_combout\) # (!\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p2|ALT_INV_Mult2~338\,
	dataf => \p2|ALT_INV_Mult1~338\,
	combout => \p2|Mux16~2_combout\);

-- Location: LABCELL_X31_Y11_N45
\p2|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux16~1_combout\ = ( \p2|Mult6~338\ & ( (!\p1|present[1]~5_combout\ & ((!\p1|present~3_combout\) # ((\p1|present[2]~7_combout\)))) # (\p1|present[1]~5_combout\ & (((\p2|Mult0~338\ & \p1|present[2]~7_combout\)))) ) ) # ( !\p2|Mult6~338\ & ( 
-- (!\p1|present[1]~5_combout\ & (!\p1|present~3_combout\ & ((!\p1|present[2]~7_combout\)))) # (\p1|present[1]~5_combout\ & (((\p2|Mult0~338\ & \p1|present[2]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000011100010000000001110001000110011111000100011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p2|ALT_INV_Mult0~338\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p2|ALT_INV_Mult6~338\,
	combout => \p2|Mux16~1_combout\);

-- Location: LABCELL_X31_Y11_N48
\p2|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux16~8_combout\ = ( !\p2|colAddress[5]~3_combout\ & ( (\p1|present[3]~8_combout\ & (((\p2|Mult7~338\ & (!\p1|present[2]~7_combout\))) # (\p2|Mux16~1_combout\))) ) ) # ( \p2|colAddress[5]~3_combout\ & ( (((!\p1|present[3]~8_combout\ & 
-- ((\p2|Mult4~338\))) # (\p1|present[3]~8_combout\ & (\p2|Mult5~338\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001001111000000000000111100000000010011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mult7~338\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Mult5~338\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_colAddress[5]~3_combout\,
	dataf => \p2|ALT_INV_Mult4~338\,
	datag => \p2|ALT_INV_Mux16~1_combout\,
	combout => \p2|Mux16~8_combout\);

-- Location: LABCELL_X30_Y12_N3
\p2|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux16~4_combout\ = ( !\p1|present[4]~9_combout\ & ( ((\p2|Mux16~3_combout\ & (((!\p2|Mux28~1_combout\) # (\p2|Mux16~2_combout\)) # (\p2|colAddress[5]~2_combout\)))) # (\p2|Mux16~8_combout\) ) ) # ( \p1|present[4]~9_combout\ & ( 
-- (((\p2|Mux16~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000100110011000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colAddress[5]~2_combout\,
	datab => \p2|ALT_INV_Mux16~3_combout\,
	datac => \p2|ALT_INV_Mux16~0_combout\,
	datad => \p2|ALT_INV_Mux16~2_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_Mux16~8_combout\,
	datag => \p2|ALT_INV_Mux28~1_combout\,
	combout => \p2|Mux16~4_combout\);

-- Location: FF_X30_Y12_N5
\p2|colAddress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux16~4_combout\,
	ena => \p2|colAddress[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colAddress\(12));

-- Location: MLABCELL_X39_Y12_N6
\colAddressFinal[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \colAddressFinal[12]~13_combout\ = ( \clear1|addressOut\(12) & ( (\p2|clearObjects~q\) # (\p2|colAddress\(12)) ) ) # ( !\clear1|addressOut\(12) & ( (\p2|colAddress\(12) & !\p2|clearObjects~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_colAddress\(12),
	datac => \p2|ALT_INV_clearObjects~q\,
	dataf => \clear1|ALT_INV_addressOut\(12),
	combout => \colAddressFinal[12]~13_combout\);

-- Location: M10K_X41_Y11_N0
\col1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000080000000008000000001800",
	mem_init2 => "00000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180",
	mem_init1 => "00000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018",
	mem_init0 => "0000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../collisionInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \col1|altsyncram_component|auto_generated|decode3|eq_node\(0),
	portare => \colWriteFinal~0_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_colAddressFinal[13]~0_combout\,
	portadatain => \col1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \col1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \col1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X40_Y11_N38
\col1|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \colAddressFinal[13]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \col1|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X37_Y11_N18
\p2|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector36~0_combout\ = ( \p1|present[4]~9_combout\ & ( \p2|winner2~q\ & ( (!\col1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # 
-- (\col1|altsyncram_component|auto_generated|address_reg_a\(0) & (\col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) ) ) ) # ( !\p1|present[4]~9_combout\ & ( \p2|winner2~q\ & ( \p1|present~3_combout\ ) ) ) # ( \p1|present[4]~9_combout\ & 
-- ( !\p2|winner2~q\ & ( (!\p1|present~3_combout\ & ((!\col1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\col1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000100010000110011001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \col1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p2|ALT_INV_winner2~q\,
	combout => \p2|Selector36~0_combout\);

-- Location: LABCELL_X37_Y11_N12
\p2|Selector36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector36~3_combout\ = ( !\p1|present[3]~8_combout\ & ( (\p1|present[4]~9_combout\ & (\p1|present[2]~7_combout\ & (\p1|present~3_combout\ & (\p1|present[1]~5_combout\ & \p2|winner2~q\)))) ) ) # ( \p1|present[3]~8_combout\ & ( 
-- ((!\p1|present[2]~7_combout\ & (\p2|Selector36~0_combout\ & (!\p1|present[1]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011000000000000000000000000010000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Selector36~0_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p2|ALT_INV_winner2~q\,
	datag => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector36~3_combout\);

-- Location: LABCELL_X37_Y11_N24
\p2|Selector36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector36~1_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( (\p1|present[3]~8_combout\ & 
-- !\p1|present[2]~7_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ & ( (\p1|present[3]~8_combout\ & !\p1|present[2]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000110011000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector36~1_combout\);

-- Location: FF_X37_Y11_N14
\p2|winner2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector36~3_combout\,
	ena => \p2|Selector36~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|winner2~q\);

-- Location: LABCELL_X48_Y11_N24
\p2|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector35~0_combout\ = ( \p1|present[4]~9_combout\ & ( \p1|present~3_combout\ & ( (!\col1|altsyncram_component|auto_generated|address_reg_a\(0) & (\col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # 
-- (\col1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) ) ) ) # ( !\p1|present[4]~9_combout\ & ( \p1|present~3_combout\ & ( \p2|winner1~q\ ) ) ) # ( \p1|present[4]~9_combout\ 
-- & ( !\p1|present~3_combout\ & ( (\p2|winner1~q\ & ((!\col1|altsyncram_component|auto_generated|address_reg_a\(0) & (\col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\col1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100001001100110011001100110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \col1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \p2|ALT_INV_winner1~q\,
	datac => \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector35~0_combout\);

-- Location: LABCELL_X48_Y11_N48
\p2|Selector35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector35~1_combout\ = ( !\p1|present[3]~8_combout\ & ( (\p1|present[1]~5_combout\ & (\p1|present[4]~9_combout\ & (\p1|present~3_combout\ & (\p1|present[2]~7_combout\ & \p2|winner1~q\)))) ) ) # ( \p1|present[3]~8_combout\ & ( 
-- (!\p1|present[1]~5_combout\ & (((\p2|Selector35~0_combout\ & (!\p1|present[2]~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000010100000000000000000000000010000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[1]~5_combout\,
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p2|ALT_INV_Selector35~0_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p2|ALT_INV_winner1~q\,
	datag => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Selector35~1_combout\);

-- Location: FF_X48_Y11_N50
\p2|winner1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector35~1_combout\,
	ena => \p2|Selector36~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|winner1~q\);

-- Location: LABCELL_X37_Y11_N57
\p1|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Equal9~0_combout\ = ( !\p2|winner1~q\ & ( !\p2|winner2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_winner2~q\,
	dataf => \p2|ALT_INV_winner1~q\,
	combout => \p1|Equal9~0_combout\);

-- Location: LABCELL_X37_Y11_N36
\p1|next~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|next~35_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|Equal9~0_combout\ & ( (\p1|present[4]~9_combout\ & (\p1|present~3_combout\ & (!\p1|present[3]~8_combout\ & \p1|present[2]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_Equal9~0_combout\,
	combout => \p1|next~35_combout\);

-- Location: FF_X37_Y11_N38
\p1|next.updateRam1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|next~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.updateRam1~q\);

-- Location: LABCELL_X33_Y13_N39
\p1|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Decoder0~3_combout\ = ( \p1|present[4]~9_combout\ & ( (\p1|present[3]~8_combout\ & (!\p1|present[2]~7_combout\ & (\p1|present~3_combout\ & !\p1|present[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p1|Decoder0~3_combout\);

-- Location: FF_X33_Y13_N40
\p1|next.winCheck2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|next.winCheck2~q\);

-- Location: LABCELL_X33_Y13_N12
\p1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr0~0_combout\ = ( !\p1|next.winnerFound~q\ & ( (!\p1|next.winCheck1~q\ & (!\p1|next.winCheck2~q\ & !\p1|next.updateRam2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_next.winCheck1~q\,
	datac => \p1|ALT_INV_next.winCheck2~q\,
	datad => \p1|ALT_INV_next.updateRam2~q\,
	dataf => \p1|ALT_INV_next.winnerFound~q\,
	combout => \p1|WideOr0~0_combout\);

-- Location: LABCELL_X33_Y11_N27
\p1|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|WideOr0~combout\ = ( \p1|WideOr0~0_combout\ & ( !\p1|next.check2~q\ & ( (!\p1|next.check1~q\ & !\p1|next.updateRam1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_next.check1~q\,
	datad => \p1|ALT_INV_next.updateRam1~q\,
	datae => \p1|ALT_INV_WideOr0~0_combout\,
	dataf => \p1|ALT_INV_next.check2~q\,
	combout => \p1|WideOr0~combout\);

-- Location: MLABCELL_X34_Y11_N57
\p1|present[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present[4]~9_combout\ = ( \p2|Mux2~0_combout\ & ( (\KEY[1]~input_o\ & (!\p1|WideOr0~combout\ & ((!\p1|present~12_combout\) # (\p1|Equal0~0_combout\)))) ) ) # ( !\p2|Mux2~0_combout\ & ( (\p1|Equal0~0_combout\ & (\KEY[1]~input_o\ & 
-- !\p1|WideOr0~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000110001000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present~12_combout\,
	datad => \p1|ALT_INV_WideOr0~combout\,
	dataf => \p2|ALT_INV_Mux2~0_combout\,
	combout => \p1|present[4]~9_combout\);

-- Location: LABCELL_X33_Y10_N18
\p1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector3~0_combout\ = ( \p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & !\p1|present[3]~8_combout\)) # (\p1|present[2]~7_combout\ & ((!\p1|present[3]~8_combout\) # 
-- (\p1|present[1]~5_combout\))))) ) ) # ( !\p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\ & (!\p1|present[1]~5_combout\ & \p1|present[3]~8_combout\)) # (\p1|present[2]~7_combout\ & (\p1|present[1]~5_combout\ & 
-- !\p1|present[3]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000000000000110000000000001110001000000000111000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p1|Selector3~0_combout\);

-- Location: FF_X33_Y13_N20
\p1|player1.up1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Equal0~1_combout\,
	ena => \p1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player1.up1~q\);

-- Location: LABCELL_X33_Y11_N42
\p1|always0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~5_combout\ = ( !\c1|move[0]~2_combout\ & ( \c1|WideOr2~3_combout\ & ( (!\p1|always0~2_combout\ & (!\p1|player1.up1~q\ & (!\p1|player1.down1~q\ & !\c1|WideOr1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_always0~2_combout\,
	datab => \p1|ALT_INV_player1.up1~q\,
	datac => \p1|ALT_INV_player1.down1~q\,
	datad => \c1|ALT_INV_WideOr1~2_combout\,
	datae => \c1|ALT_INV_move[0]~2_combout\,
	dataf => \c1|ALT_INV_WideOr2~3_combout\,
	combout => \p1|always0~5_combout\);

-- Location: LABCELL_X33_Y11_N30
\p1|present~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present~2_combout\ = ( \p1|always0~5_combout\ & ( \p1|always0~6_combout\ ) ) # ( !\p1|always0~5_combout\ & ( \p1|always0~6_combout\ & ( (!\c1|WideOr1~2_combout\ & (((\p1|always0~3_combout\ & \c1|move[0]~2_combout\)) # (\c1|WideOr0~1_combout\))) # 
-- (\c1|WideOr1~2_combout\ & (((!\c1|WideOr0~1_combout\)))) ) ) ) # ( \p1|always0~5_combout\ & ( !\p1|always0~6_combout\ ) ) # ( !\p1|always0~5_combout\ & ( !\p1|always0~6_combout\ & ( (\p1|always0~3_combout\ & (\c1|move[0]~2_combout\ & 
-- !\c1|WideOr1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000111111111111111100011111111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_always0~3_combout\,
	datab => \c1|ALT_INV_move[0]~2_combout\,
	datac => \c1|ALT_INV_WideOr1~2_combout\,
	datad => \c1|ALT_INV_WideOr0~1_combout\,
	datae => \p1|ALT_INV_always0~5_combout\,
	dataf => \p1|ALT_INV_always0~6_combout\,
	combout => \p1|present~2_combout\);

-- Location: LABCELL_X33_Y11_N12
\p1|present~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present~3_combout\ = ( \p1|present~2_combout\ & ( \p1|WideOr4~combout\ & ( \KEY[1]~input_o\ ) ) ) # ( !\p1|present~2_combout\ & ( \p1|WideOr4~combout\ & ( (\KEY[1]~input_o\ & (((\p2|Mux2~0_combout\ & !\p1|present~12_combout\)) # 
-- (\p1|Equal0~0_combout\))) ) ) ) # ( \p1|present~2_combout\ & ( !\p1|WideOr4~combout\ & ( (\KEY[1]~input_o\ & (!\p1|Equal0~0_combout\ & ((!\p2|Mux2~0_combout\) # (\p1|present~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000110000000000010000001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux2~0_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present~12_combout\,
	datad => \p1|ALT_INV_Equal0~0_combout\,
	datae => \p1|ALT_INV_present~2_combout\,
	dataf => \p1|ALT_INV_WideOr4~combout\,
	combout => \p1|present~3_combout\);

-- Location: MLABCELL_X34_Y9_N0
\p1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector0~0_combout\ = ( \p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( (!\p1|present[2]~7_combout\ & !\p1|present[3]~8_combout\) ) ) ) # ( !\p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( (!\p1|present[3]~8_combout\) # 
-- (\p1|present[2]~7_combout\) ) ) ) # ( \p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & ( (!\p1|present[3]~8_combout\) # (\p1|present[2]~7_combout\) ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & ( (!\p1|present[3]~8_combout\) # 
-- (\p1|present[2]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011111111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p1|Selector0~0_combout\);

-- Location: FF_X34_Y9_N2
\p1|player1.right1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Selector0~0_combout\,
	ena => \p1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player1.right1~q\);

-- Location: MLABCELL_X34_Y11_N45
\p1|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~1_combout\ = ( !\p1|always0~0_combout\ & ( !\p1|player1.left1~q\ & ( (!\c1|WideOr1~2_combout\ & (!\c1|Decoder0~1_combout\ & (\p1|player1.right1~q\ & \c1|WideOr0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr1~2_combout\,
	datab => \c1|ALT_INV_Decoder0~1_combout\,
	datac => \p1|ALT_INV_player1.right1~q\,
	datad => \c1|ALT_INV_WideOr0~1_combout\,
	datae => \p1|ALT_INV_always0~0_combout\,
	dataf => \p1|ALT_INV_player1.left1~q\,
	combout => \p1|always0~1_combout\);

-- Location: FF_X34_Y11_N37
\p1|player2.right2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p1|Selector4~0_combout\,
	sload => VCC,
	ena => \p1|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player2.right2~q\);

-- Location: LABCELL_X35_Y11_N33
\p1|always0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~4_combout\ = ( !\p1|player2.left2~q\ & ( (\c1|WideOr0~1_combout\ & (!\p1|always0~0_combout\ & !\p1|player2.right2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~1_combout\,
	datac => \p1|ALT_INV_always0~0_combout\,
	datad => \p1|ALT_INV_player2.right2~q\,
	dataf => \p1|ALT_INV_player2.left2~q\,
	combout => \p1|always0~4_combout\);

-- Location: LABCELL_X33_Y11_N36
\p1|present[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present[2]~6_combout\ = ( \p1|always0~7_combout\ & ( \p1|always0~5_combout\ ) ) # ( !\p1|always0~7_combout\ & ( \p1|always0~5_combout\ ) ) # ( \p1|always0~7_combout\ & ( !\p1|always0~5_combout\ ) ) # ( !\p1|always0~7_combout\ & ( 
-- !\p1|always0~5_combout\ & ( ((\c1|WideOr1~2_combout\ & (!\c1|Decoder0~1_combout\ & \p1|always0~4_combout\))) # (\p1|always0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr1~2_combout\,
	datab => \c1|ALT_INV_Decoder0~1_combout\,
	datac => \p1|ALT_INV_always0~1_combout\,
	datad => \p1|ALT_INV_always0~4_combout\,
	datae => \p1|ALT_INV_always0~7_combout\,
	dataf => \p1|ALT_INV_always0~5_combout\,
	combout => \p1|present[2]~6_combout\);

-- Location: LABCELL_X33_Y11_N15
\p1|present[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present[2]~7_combout\ = ( \p1|present[2]~6_combout\ & ( \p1|WideOr2~combout\ & ( \KEY[1]~input_o\ ) ) ) # ( !\p1|present[2]~6_combout\ & ( \p1|WideOr2~combout\ & ( (\KEY[1]~input_o\ & (((\p2|Mux2~0_combout\ & !\p1|present~12_combout\)) # 
-- (\p1|Equal0~0_combout\))) ) ) ) # ( \p1|present[2]~6_combout\ & ( !\p1|WideOr2~combout\ & ( (\KEY[1]~input_o\ & (!\p1|Equal0~0_combout\ & ((!\p2|Mux2~0_combout\) # (\p1|present~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000011000000010011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux2~0_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_Equal0~0_combout\,
	datad => \p1|ALT_INV_present~12_combout\,
	datae => \p1|ALT_INV_present[2]~6_combout\,
	dataf => \p1|ALT_INV_WideOr2~combout\,
	combout => \p1|present[2]~7_combout\);

-- Location: LABCELL_X31_Y10_N45
\p1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector5~0_combout\ = ( !\p1|present[2]~7_combout\ & ( (\p1|present[3]~8_combout\ & \p1|present[1]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p1|Selector5~0_combout\);

-- Location: FF_X31_Y10_N47
\p1|player2.down2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p1|Selector5~0_combout\,
	ena => \p1|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player2.down2~q\);

-- Location: MLABCELL_X34_Y11_N51
\p1|always0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~3_combout\ = ( \c1|WideOr2~3_combout\ & ( (!\p1|always0~2_combout\ & (!\p1|player2.down2~q\ & \p1|player2.up2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_always0~2_combout\,
	datac => \p1|ALT_INV_player2.down2~q\,
	datad => \p1|ALT_INV_player2.up2~q\,
	dataf => \c1|ALT_INV_WideOr2~3_combout\,
	combout => \p1|always0~3_combout\);

-- Location: MLABCELL_X34_Y11_N30
\p2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux2~0_combout\ = ( !\p1|always0~1_combout\ & ( \p1|always0~4_combout\ & ( (!\c1|WideOr1~2_combout\ & ((!\c1|move[0]~2_combout\) # ((!\p1|always0~3_combout\)))) # (\c1|WideOr1~2_combout\ & (\c1|Decoder0~1_combout\ & ((!\p1|always0~3_combout\) # 
-- (\c1|move[0]~2_combout\)))) ) ) ) # ( !\p1|always0~1_combout\ & ( !\p1|always0~4_combout\ & ( (!\p1|always0~3_combout\) # (!\c1|move[0]~2_combout\ $ (\c1|WideOr1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100111111001000000000000000011001000111110010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_move[0]~2_combout\,
	datab => \c1|ALT_INV_WideOr1~2_combout\,
	datac => \p1|ALT_INV_always0~3_combout\,
	datad => \c1|ALT_INV_Decoder0~1_combout\,
	datae => \p1|ALT_INV_always0~1_combout\,
	dataf => \p1|ALT_INV_always0~4_combout\,
	combout => \p2|Mux2~0_combout\);

-- Location: LABCELL_X35_Y11_N24
\p1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Selector4~0_combout\ = ( \p1|WideOr2~combout\ & ( \p1|present~10_combout\ & ( (\p2|Mux2~0_combout\ & (\KEY[1]~input_o\ & !\p1|present[2]~6_combout\)) ) ) ) # ( !\p1|WideOr2~combout\ & ( \p1|present~10_combout\ & ( (\p2|Mux2~0_combout\ & 
-- (\KEY[1]~input_o\ & !\p1|present[2]~6_combout\)) ) ) ) # ( !\p1|WideOr2~combout\ & ( !\p1|present~10_combout\ & ( (\KEY[1]~input_o\ & \p1|WideOr1~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Mux2~0_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_WideOr1~combout\,
	datad => \p1|ALT_INV_present[2]~6_combout\,
	datae => \p1|ALT_INV_WideOr2~combout\,
	dataf => \p1|ALT_INV_present~10_combout\,
	combout => \p1|Selector4~0_combout\);

-- Location: FF_X34_Y11_N44
\p1|player1.left1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	asdata => \p1|Selector4~0_combout\,
	sload => VCC,
	ena => \p1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1|player1.left1~q\);

-- Location: LABCELL_X35_Y11_N39
\p1|always0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|always0~6_combout\ = ( \p1|player1.right1~q\ & ( (!\p1|always0~0_combout\ & (!\p1|player1.left1~q\ & !\c1|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_always0~0_combout\,
	datac => \p1|ALT_INV_player1.left1~q\,
	datad => \c1|ALT_INV_Decoder0~1_combout\,
	dataf => \p1|ALT_INV_player1.right1~q\,
	combout => \p1|always0~6_combout\);

-- Location: LABCELL_X33_Y11_N18
\p1|present~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present~12_combout\ = ( !\c1|WideOr1~2_combout\ & ( ((((\c1|Decoder0~1_combout\ & \p1|always0~4_combout\)) # (\p1|always0~5_combout\)) # (\p1|always0~7_combout\)) ) ) # ( \c1|WideOr1~2_combout\ & ( ((((\p1|always0~6_combout\ & 
-- !\c1|WideOr0~1_combout\)) # (\p1|always0~5_combout\))) # (\p1|always0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100111111011100110111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_always0~6_combout\,
	datab => \p1|ALT_INV_always0~7_combout\,
	datac => \c1|ALT_INV_WideOr0~1_combout\,
	datad => \p1|ALT_INV_always0~4_combout\,
	datae => \c1|ALT_INV_WideOr1~2_combout\,
	dataf => \p1|ALT_INV_always0~5_combout\,
	datag => \c1|ALT_INV_Decoder0~1_combout\,
	combout => \p1|present~12_combout\);

-- Location: MLABCELL_X34_Y11_N24
\p1|present[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present[3]~8_combout\ = ( \p2|Mux2~0_combout\ & ( (!\KEY[1]~input_o\) # ((!\p1|WideOr1~combout\ & ((!\p1|present~12_combout\) # (\p1|Equal0~0_combout\)))) ) ) # ( !\p2|Mux2~0_combout\ & ( (!\p1|Equal0~0_combout\) # ((!\KEY[1]~input_o\) # 
-- (!\p1|WideOr1~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101011111101111100001111110111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~0_combout\,
	datab => \p1|ALT_INV_present~12_combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \p1|ALT_INV_WideOr1~combout\,
	dataf => \p2|ALT_INV_Mux2~0_combout\,
	combout => \p1|present[3]~8_combout\);

-- Location: MLABCELL_X34_Y11_N27
\p1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Equal0~3_combout\ = ( \p1|present~2_combout\ & ( (!\p1|WideOr4~combout\ & (((!\p1|present~12_combout\ & \p2|Mux2~0_combout\)) # (\p1|Equal0~0_combout\))) ) ) # ( !\p1|present~2_combout\ & ( (!\p1|WideOr4~combout\) # ((!\p1|Equal0~0_combout\ & 
-- ((!\p2|Mux2~0_combout\) # (\p1|present~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100010111111111010001001011101000000000101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~0_combout\,
	datab => \p1|ALT_INV_present~12_combout\,
	datac => \p2|ALT_INV_Mux2~0_combout\,
	datad => \p1|ALT_INV_WideOr4~combout\,
	dataf => \p1|ALT_INV_present~2_combout\,
	combout => \p1|Equal0~3_combout\);

-- Location: MLABCELL_X34_Y10_N18
\p1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Equal0~0_combout\ = ( \p1|present[2]~7_combout\ & ( \p1|Equal0~3_combout\ & ( (!\p1|present[3]~8_combout\ & (\p1|present[1]~5_combout\ & \p1|present[4]~9_combout\)) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p1|Equal0~3_combout\ & ( 
-- (!\p1|present[3]~8_combout\ & (!\KEY[1]~input_o\ & (\p1|present[1]~5_combout\ & \p1|present[4]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_Equal0~3_combout\,
	combout => \p1|Equal0~0_combout\);

-- Location: LABCELL_X33_Y11_N48
\p1|present[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|present[1]~5_combout\ = ( \p1|present[1]~4_combout\ & ( \p1|present~12_combout\ & ( (\p1|Equal0~0_combout\ & (\KEY[1]~input_o\ & !\p1|WideOr3~combout\)) ) ) ) # ( !\p1|present[1]~4_combout\ & ( \p1|present~12_combout\ & ( (\KEY[1]~input_o\ & 
-- ((!\p1|Equal0~0_combout\) # (!\p1|WideOr3~combout\))) ) ) ) # ( \p1|present[1]~4_combout\ & ( !\p1|present~12_combout\ & ( (\KEY[1]~input_o\ & (!\p1|WideOr3~combout\ & ((\p2|Mux2~0_combout\) # (\p1|Equal0~0_combout\)))) ) ) ) # ( 
-- !\p1|present[1]~4_combout\ & ( !\p1|present~12_combout\ & ( (\KEY[1]~input_o\ & ((!\p1|WideOr3~combout\) # ((!\p1|Equal0~0_combout\ & !\p2|Mux2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100000000100110000000000110011001000100001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p2|ALT_INV_Mux2~0_combout\,
	datad => \p1|ALT_INV_WideOr3~combout\,
	datae => \p1|ALT_INV_present[1]~4_combout\,
	dataf => \p1|ALT_INV_present~12_combout\,
	combout => \p1|present[1]~5_combout\);

-- Location: LABCELL_X36_Y12_N9
\p2|colourOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colourOut~0_combout\ = ( !\p1|present[4]~9_combout\ & ( \p1|present~3_combout\ & ( (\p1|present[1]~5_combout\ & (\p1|present[2]~7_combout\ & !\p1|present[3]~8_combout\)) ) ) ) # ( !\p1|present[4]~9_combout\ & ( !\p1|present~3_combout\ & ( 
-- (!\p1|present[1]~5_combout\ & (!\p1|present[2]~7_combout\ & \p1|present[3]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000000000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|colourOut~0_combout\);

-- Location: FF_X36_Y12_N11
\p2|clearObjects\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|colourOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|clearObjects~q\);

-- Location: MLABCELL_X34_Y13_N12
\p2|colWrite~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colWrite~0_combout\ = ( \p1|present~3_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p2|colWrite~q\ & (\p1|present[4]~9_combout\ & (\p1|present[2]~7_combout\ & !\p1|present[1]~5_combout\))) # (\p2|colWrite~q\ & ((!\p1|present[2]~7_combout\ $ 
-- (!\p1|present[1]~5_combout\)) # (\p1|present[4]~9_combout\))) ) ) ) # ( !\p1|present~3_combout\ & ( \p1|present[3]~8_combout\ & ( (\p2|colWrite~q\ & ((!\p1|present[2]~7_combout\ & ((!\p1|present[1]~5_combout\) # (\p1|present[4]~9_combout\))) # 
-- (\p1|present[2]~7_combout\ & ((\p1|present[1]~5_combout\))))) ) ) ) # ( \p1|present~3_combout\ & ( !\p1|present[3]~8_combout\ & ( (\p2|colWrite~q\ & ((!\p1|present[2]~7_combout\ & (!\p1|present[4]~9_combout\ & !\p1|present[1]~5_combout\)) # 
-- (\p1|present[2]~7_combout\ & ((\p1|present[1]~5_combout\))))) ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p2|colWrite~q\ & (\p1|present[4]~9_combout\ & (!\p1|present[2]~7_combout\ & \p1|present[1]~5_combout\))) # 
-- (\p2|colWrite~q\ & ((!\p1|present[4]~9_combout\ & (!\p1|present[2]~7_combout\ $ (!\p1|present[1]~5_combout\))) # (\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\) # (\p1|present[1]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010001110001010000000000010101010000000101010001011101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_colWrite~q\,
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|colWrite~0_combout\);

-- Location: MLABCELL_X34_Y13_N9
\p2|colWrite~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colWrite~feeder_combout\ = ( \p2|colWrite~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \p2|ALT_INV_colWrite~0_combout\,
	combout => \p2|colWrite~feeder_combout\);

-- Location: FF_X34_Y13_N11
\p2|colWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|colWrite~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colWrite~q\);

-- Location: LABCELL_X45_Y10_N51
\colWriteFinal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \colWriteFinal~0_combout\ = ( !\p2|colWrite~q\ & ( !\p2|clearObjects~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_clearObjects~q\,
	dataf => \p2|ALT_INV_colWrite~q\,
	combout => \colWriteFinal~0_combout\);

-- Location: LABCELL_X40_Y11_N33
\col1|altsyncram_component|auto_generated|decode3|eq_node[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \col1|altsyncram_component|auto_generated|decode3|eq_node\(1) = ( \colAddressFinal[13]~0_combout\ & ( !\colWriteFinal~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_colWriteFinal~0_combout\,
	dataf => \ALT_INV_colAddressFinal[13]~0_combout\,
	combout => \col1|altsyncram_component|auto_generated|decode3|eq_node\(1));

-- Location: M10K_X41_Y10_N0
\col1|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000000000000000000000000060000000000000000000000000001800000",
	mem_init1 => "00000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000000000000000000000000006000000000000000000000000000180000",
	mem_init0 => "00000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000000000000000000000000000600000000000000000000000000018000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../collisionInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \col1|altsyncram_component|auto_generated|decode3|eq_node\(1),
	portare => \colWriteFinal~0_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \colAddressFinal[13]~0_combout\,
	portadatain => \col1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \col1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \col1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y11_N33
\col1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \col1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ = ( \col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \col1|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- \col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) ) # ( !\col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \col1|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- \col1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) ) # ( \col1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\col1|altsyncram_component|auto_generated|address_reg_a\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \col1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \col1|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \col1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LABCELL_X48_Y11_N54
\score12|p1score[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score[0]~0_combout\ = ( \p2|winner1~q\ & ( (\KEY[2]~input_o\ & !\score12|p1score[0]~0_combout\) ) ) # ( !\p2|winner1~q\ & ( (\KEY[2]~input_o\ & \score12|p1score[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \p2|ALT_INV_winner1~q\,
	combout => \score12|p1score[0]~0_combout\);

-- Location: LABCELL_X48_Y11_N0
\score12|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~17_sumout\ = SUM(( \score12|p1score[0]~0_combout\ ) + ( \score12|p1score\(1) ) + ( !VCC ))
-- \score12|Add0~18\ = CARRY(( \score12|p1score[0]~0_combout\ ) + ( \score12|p1score\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p1score\(1),
	datad => \score12|ALT_INV_p1score[0]~0_combout\,
	cin => GND,
	sumout => \score12|Add0~17_sumout\,
	cout => \score12|Add0~18\);

-- Location: LABCELL_X48_Y11_N45
\score12|p1score[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(1) = ( \score12|Add0~17_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(1)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~17_sumout\ & ( (!\p2|winner1~q\ & (\KEY[2]~input_o\ & \score12|p1score\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_winner1~q\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datad => \score12|ALT_INV_p1score\(1),
	dataf => \score12|ALT_INV_Add0~17_sumout\,
	combout => \score12|p1score\(1));

-- Location: LABCELL_X48_Y11_N3
\score12|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~21_sumout\ = SUM(( \score12|p1score\(2) ) + ( GND ) + ( \score12|Add0~18\ ))
-- \score12|Add0~22\ = CARRY(( \score12|p1score\(2) ) + ( GND ) + ( \score12|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p1score\(2),
	cin => \score12|Add0~18\,
	sumout => \score12|Add0~21_sumout\,
	cout => \score12|Add0~22\);

-- Location: LABCELL_X48_Y11_N42
\score12|p1score[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(2) = ( \score12|Add0~21_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(2)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~21_sumout\ & ( (\KEY[2]~input_o\ & (!\p2|winner1~q\ & \score12|p1score\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \p2|ALT_INV_winner1~q\,
	datad => \score12|ALT_INV_p1score\(2),
	dataf => \score12|ALT_INV_Add0~21_sumout\,
	combout => \score12|p1score\(2));

-- Location: LABCELL_X48_Y11_N6
\score12|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~25_sumout\ = SUM(( \score12|p1score\(3) ) + ( GND ) + ( \score12|Add0~22\ ))
-- \score12|Add0~26\ = CARRY(( \score12|p1score\(3) ) + ( GND ) + ( \score12|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \score12|ALT_INV_p1score\(3),
	cin => \score12|Add0~22\,
	sumout => \score12|Add0~25_sumout\,
	cout => \score12|Add0~26\);

-- Location: LABCELL_X48_Y11_N33
\score12|p1score[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(3) = ( \score12|Add0~25_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(3)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~25_sumout\ & ( (!\p2|winner1~q\ & (\KEY[2]~input_o\ & \score12|p1score\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_winner1~q\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datad => \score12|ALT_INV_p1score\(3),
	dataf => \score12|ALT_INV_Add0~25_sumout\,
	combout => \score12|p1score\(3));

-- Location: LABCELL_X48_Y11_N9
\score12|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~1_sumout\ = SUM(( \score12|p1score\(4) ) + ( GND ) + ( \score12|Add0~26\ ))
-- \score12|Add0~2\ = CARRY(( \score12|p1score\(4) ) + ( GND ) + ( \score12|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p1score\(4),
	cin => \score12|Add0~26\,
	sumout => \score12|Add0~1_sumout\,
	cout => \score12|Add0~2\);

-- Location: LABCELL_X48_Y11_N30
\score12|p1score[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(4) = ( \score12|Add0~1_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(4)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~1_sumout\ & ( (!\p2|winner1~q\ & (\KEY[2]~input_o\ & \score12|p1score\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_winner1~q\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_Add0~1_sumout\,
	combout => \score12|p1score\(4));

-- Location: LABCELL_X48_Y11_N12
\score12|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~5_sumout\ = SUM(( \score12|p1score\(5) ) + ( GND ) + ( \score12|Add0~2\ ))
-- \score12|Add0~6\ = CARRY(( \score12|p1score\(5) ) + ( GND ) + ( \score12|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p1score\(5),
	cin => \score12|Add0~2\,
	sumout => \score12|Add0~5_sumout\,
	cout => \score12|Add0~6\);

-- Location: LABCELL_X48_Y11_N39
\score12|p1score[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(5) = ( \score12|Add0~5_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(5)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~5_sumout\ & ( (!\p2|winner1~q\ & (\KEY[2]~input_o\ & \score12|p1score\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_winner1~q\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \score12|ALT_INV_p1score\(5),
	dataf => \score12|ALT_INV_Add0~5_sumout\,
	combout => \score12|p1score\(5));

-- Location: LABCELL_X48_Y11_N15
\score12|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~9_sumout\ = SUM(( \score12|p1score\(6) ) + ( GND ) + ( \score12|Add0~6\ ))
-- \score12|Add0~10\ = CARRY(( \score12|p1score\(6) ) + ( GND ) + ( \score12|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(6),
	cin => \score12|Add0~6\,
	sumout => \score12|Add0~9_sumout\,
	cout => \score12|Add0~10\);

-- Location: LABCELL_X48_Y11_N36
\score12|p1score[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(6) = ( \score12|Add0~9_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(6)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~9_sumout\ & ( (\KEY[2]~input_o\ & (!\p2|winner1~q\ & \score12|p1score\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \p2|ALT_INV_winner1~q\,
	datad => \score12|ALT_INV_p1score\(6),
	dataf => \score12|ALT_INV_Add0~9_sumout\,
	combout => \score12|p1score\(6));

-- Location: LABCELL_X48_Y11_N18
\score12|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add0~13_sumout\ = SUM(( \score12|p1score\(7) ) + ( GND ) + ( \score12|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	cin => \score12|Add0~10\,
	sumout => \score12|Add0~13_sumout\);

-- Location: LABCELL_X48_Y11_N57
\score12|p1score[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p1score\(7) = ( \score12|Add0~13_sumout\ & ( (\KEY[2]~input_o\ & ((\score12|p1score\(7)) # (\p2|winner1~q\))) ) ) # ( !\score12|Add0~13_sumout\ & ( (!\p2|winner1~q\ & (\KEY[2]~input_o\ & \score12|p1score\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_winner1~q\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datad => \score12|ALT_INV_p1score\(7),
	dataf => \score12|ALT_INV_Add0~13_sumout\,
	combout => \score12|p1score\(7));

-- Location: LABCELL_X88_Y13_N51
\h5|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr6~0_combout\ = ( \score12|p1score\(4) & ( \score12|p1score\(6) & ( (!\score12|p1score\(5)) # (\score12|p1score\(7)) ) ) ) # ( !\score12|p1score\(4) & ( \score12|p1score\(6) & ( (!\score12|p1score\(7)) # (\score12|p1score\(5)) ) ) ) # ( 
-- \score12|p1score\(4) & ( !\score12|p1score\(6) & ( (\score12|p1score\(5)) # (\score12|p1score\(7)) ) ) ) # ( !\score12|p1score\(4) & ( !\score12|p1score\(6) & ( (\score12|p1score\(5)) # (\score12|p1score\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111110101111101011111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	datac => \score12|ALT_INV_p1score\(5),
	datae => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y13_N45
\h5|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr5~0_combout\ = ( \score12|p1score\(6) & ( (\score12|p1score\(4) & (!\score12|p1score\(7) $ (!\score12|p1score\(5)))) ) ) # ( !\score12|p1score\(6) & ( (!\score12|p1score\(7) & ((\score12|p1score\(4)) # (\score12|p1score\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	datab => \score12|ALT_INV_p1score\(5),
	datac => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y13_N42
\h5|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr4~0_combout\ = ( \score12|p1score\(6) & ( (!\score12|p1score\(7) & ((!\score12|p1score\(5)) # (\score12|p1score\(4)))) ) ) # ( !\score12|p1score\(6) & ( (\score12|p1score\(4) & ((!\score12|p1score\(7)) # (!\score12|p1score\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	datab => \score12|ALT_INV_p1score\(5),
	datad => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y13_N36
\h5|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr3~0_combout\ = ( \score12|p1score\(6) & ( (!\score12|p1score\(5) & (!\score12|p1score\(7) & !\score12|p1score\(4))) # (\score12|p1score\(5) & ((\score12|p1score\(4)))) ) ) # ( !\score12|p1score\(6) & ( (!\score12|p1score\(5) & 
-- ((\score12|p1score\(4)))) # (\score12|p1score\(5) & (\score12|p1score\(7) & !\score12|p1score\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001100000000111100110011000000001100111100000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p1score\(5),
	datac => \score12|ALT_INV_p1score\(7),
	datad => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y13_N39
\h5|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr2~0_combout\ = ( \score12|p1score\(6) & ( (\score12|p1score\(7) & ((!\score12|p1score\(4)) # (\score12|p1score\(5)))) ) ) # ( !\score12|p1score\(6) & ( (!\score12|p1score\(7) & (\score12|p1score\(5) & !\score12|p1score\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	datab => \score12|ALT_INV_p1score\(5),
	datac => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y13_N30
\h5|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr1~0_combout\ = ( \score12|p1score\(6) & ( (!\score12|p1score\(7) & (!\score12|p1score\(5) $ (!\score12|p1score\(4)))) # (\score12|p1score\(7) & ((!\score12|p1score\(4)) # (\score12|p1score\(5)))) ) ) # ( !\score12|p1score\(6) & ( 
-- (\score12|p1score\(7) & (\score12|p1score\(5) & \score12|p1score\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101110111100110010111011110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	datab => \score12|ALT_INV_p1score\(5),
	datad => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y13_N33
\h5|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h5|WideOr0~0_combout\ = ( \score12|p1score\(6) & ( (!\score12|p1score\(5) & (!\score12|p1score\(7) $ (\score12|p1score\(4)))) ) ) # ( !\score12|p1score\(6) & ( (\score12|p1score\(4) & (!\score12|p1score\(7) $ (\score12|p1score\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100110000100100001001000010010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(7),
	datab => \score12|ALT_INV_p1score\(5),
	datac => \score12|ALT_INV_p1score\(4),
	dataf => \score12|ALT_INV_p1score\(6),
	combout => \h5|WideOr0~0_combout\);

-- Location: LABCELL_X88_Y13_N12
\h4|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr6~0_combout\ = ( \score12|p1score\(3) & ( ((!\score12|p1score\(2)) # (\score12|p1score[0]~0_combout\)) # (\score12|p1score\(1)) ) ) # ( !\score12|p1score\(3) & ( (!\score12|p1score\(1) & (\score12|p1score\(2))) # (\score12|p1score\(1) & 
-- ((!\score12|p1score\(2)) # (!\score12|p1score[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011001110110011101100111011011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(1),
	datab => \score12|ALT_INV_p1score\(2),
	datac => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y13_N15
\h4|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr5~0_combout\ = ( \score12|p1score\(3) & ( (!\score12|p1score\(1) & (\score12|p1score\(2) & \score12|p1score[0]~0_combout\)) ) ) # ( !\score12|p1score\(3) & ( (!\score12|p1score\(1) & (!\score12|p1score\(2) & \score12|p1score[0]~0_combout\)) # 
-- (\score12|p1score\(1) & ((!\score12|p1score\(2)) # (\score12|p1score[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100001111010100000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(1),
	datac => \score12|ALT_INV_p1score\(2),
	datad => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y13_N18
\h4|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr4~0_combout\ = ( \score12|p1score\(3) & ( (!\score12|p1score\(1) & (!\score12|p1score\(2) & \score12|p1score[0]~0_combout\)) ) ) # ( !\score12|p1score\(3) & ( ((!\score12|p1score\(1) & \score12|p1score\(2))) # (\score12|p1score[0]~0_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111001011110010111100001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(1),
	datab => \score12|ALT_INV_p1score\(2),
	datac => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y13_N21
\h4|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr3~0_combout\ = ( \score12|p1score\(3) & ( (!\score12|p1score\(1) & (!\score12|p1score\(2) & \score12|p1score[0]~0_combout\)) # (\score12|p1score\(1) & (!\score12|p1score\(2) $ (\score12|p1score[0]~0_combout\))) ) ) # ( !\score12|p1score\(3) & ( 
-- (!\score12|p1score\(1) & (!\score12|p1score\(2) $ (!\score12|p1score[0]~0_combout\))) # (\score12|p1score\(1) & (\score12|p1score\(2) & \score12|p1score[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100101000010101010010101010000101001010101000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(1),
	datac => \score12|ALT_INV_p1score\(2),
	datad => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y13_N0
\h4|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr2~0_combout\ = ( \score12|p1score\(3) & ( (\score12|p1score\(2) & ((!\score12|p1score[0]~0_combout\) # (\score12|p1score\(1)))) ) ) # ( !\score12|p1score\(3) & ( (!\score12|p1score\(2) & (\score12|p1score\(1) & !\score12|p1score[0]~0_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p1score\(2),
	datac => \score12|ALT_INV_p1score\(1),
	datad => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y13_N3
\h4|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr1~0_combout\ = ( \score12|p1score\(3) & ( (!\score12|p1score[0]~0_combout\ & ((\score12|p1score\(2)))) # (\score12|p1score[0]~0_combout\ & (\score12|p1score\(1))) ) ) # ( !\score12|p1score\(3) & ( (\score12|p1score\(2) & (!\score12|p1score\(1) $ 
-- (!\score12|p1score[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score\(1),
	datab => \score12|ALT_INV_p1score\(2),
	datac => \score12|ALT_INV_p1score[0]~0_combout\,
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y13_N6
\h4|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h4|WideOr0~0_combout\ = ( \score12|p1score\(3) & ( (\score12|p1score[0]~0_combout\ & (!\score12|p1score\(2) $ (!\score12|p1score\(1)))) ) ) # ( !\score12|p1score\(3) & ( (!\score12|p1score\(1) & (!\score12|p1score[0]~0_combout\ $ 
-- (!\score12|p1score\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001100000011000000110000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p1score[0]~0_combout\,
	datab => \score12|ALT_INV_p1score\(2),
	datac => \score12|ALT_INV_p1score\(1),
	dataf => \score12|ALT_INV_p1score\(3),
	combout => \h4|WideOr0~0_combout\);

-- Location: LABCELL_X50_Y11_N57
\score12|p2score[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|p2score[0]~0_combout\ = !\score12|p2score\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p2score\(0),
	combout => \score12|p2score[0]~0_combout\);

-- Location: FF_X50_Y11_N26
\score12|p2score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|p2score[0]~0_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(0));

-- Location: LABCELL_X50_Y11_N0
\score12|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~17_sumout\ = SUM(( \score12|p2score\(1) ) + ( \score12|p2score\(0) ) + ( !VCC ))
-- \score12|Add1~18\ = CARRY(( \score12|p2score\(1) ) + ( \score12|p2score\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p2score\(0),
	datad => \score12|ALT_INV_p2score\(1),
	cin => GND,
	sumout => \score12|Add1~17_sumout\,
	cout => \score12|Add1~18\);

-- Location: FF_X50_Y11_N29
\score12|p2score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~17_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(1));

-- Location: LABCELL_X50_Y11_N3
\score12|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~21_sumout\ = SUM(( \score12|p2score\(2) ) + ( GND ) + ( \score12|Add1~18\ ))
-- \score12|Add1~22\ = CARRY(( \score12|p2score\(2) ) + ( GND ) + ( \score12|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \score12|ALT_INV_p2score\(2),
	cin => \score12|Add1~18\,
	sumout => \score12|Add1~21_sumout\,
	cout => \score12|Add1~22\);

-- Location: FF_X50_Y11_N47
\score12|p2score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~21_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(2));

-- Location: LABCELL_X50_Y11_N6
\score12|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~25_sumout\ = SUM(( \score12|p2score\(3) ) + ( GND ) + ( \score12|Add1~22\ ))
-- \score12|Add1~26\ = CARRY(( \score12|p2score\(3) ) + ( GND ) + ( \score12|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p2score\(3),
	cin => \score12|Add1~22\,
	sumout => \score12|Add1~25_sumout\,
	cout => \score12|Add1~26\);

-- Location: FF_X50_Y11_N56
\score12|p2score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~25_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(3));

-- Location: LABCELL_X50_Y11_N9
\score12|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~1_sumout\ = SUM(( \score12|p2score\(4) ) + ( GND ) + ( \score12|Add1~26\ ))
-- \score12|Add1~2\ = CARRY(( \score12|p2score\(4) ) + ( GND ) + ( \score12|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p2score\(4),
	cin => \score12|Add1~26\,
	sumout => \score12|Add1~1_sumout\,
	cout => \score12|Add1~2\);

-- Location: FF_X50_Y11_N8
\score12|p2score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~1_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(4));

-- Location: LABCELL_X50_Y11_N12
\score12|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~5_sumout\ = SUM(( \score12|p2score\(5) ) + ( GND ) + ( \score12|Add1~2\ ))
-- \score12|Add1~6\ = CARRY(( \score12|p2score\(5) ) + ( GND ) + ( \score12|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \score12|ALT_INV_p2score\(5),
	cin => \score12|Add1~2\,
	sumout => \score12|Add1~5_sumout\,
	cout => \score12|Add1~6\);

-- Location: FF_X50_Y11_N5
\score12|p2score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~5_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(5));

-- Location: LABCELL_X50_Y11_N15
\score12|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~9_sumout\ = SUM(( \score12|p2score\(6) ) + ( GND ) + ( \score12|Add1~6\ ))
-- \score12|Add1~10\ = CARRY(( \score12|p2score\(6) ) + ( GND ) + ( \score12|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \score12|ALT_INV_p2score\(6),
	cin => \score12|Add1~6\,
	sumout => \score12|Add1~9_sumout\,
	cout => \score12|Add1~10\);

-- Location: FF_X50_Y11_N14
\score12|p2score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~9_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(6));

-- Location: LABCELL_X50_Y11_N18
\score12|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \score12|Add1~13_sumout\ = SUM(( \score12|p2score\(7) ) + ( GND ) + ( \score12|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p2score\(7),
	cin => \score12|Add1~10\,
	sumout => \score12|Add1~13_sumout\);

-- Location: FF_X50_Y11_N11
\score12|p2score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \p2|winner2~q\,
	asdata => \score12|Add1~13_sumout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	ena => \p2|ALT_INV_winner1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score12|p2score\(7));

-- Location: LABCELL_X51_Y11_N12
\h1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr6~0_combout\ = ( \score12|p2score\(7) & ( ((!\score12|p2score\(6)) # (\score12|p2score\(5))) # (\score12|p2score\(4)) ) ) # ( !\score12|p2score\(7) & ( (!\score12|p2score\(6) & ((\score12|p2score\(5)))) # (\score12|p2score\(6) & 
-- ((!\score12|p2score\(4)) # (!\score12|p2score\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111000111110001111100011111011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(4),
	datab => \score12|ALT_INV_p2score\(6),
	datac => \score12|ALT_INV_p2score\(5),
	dataf => \score12|ALT_INV_p2score\(7),
	combout => \h1|WideOr6~0_combout\);

-- Location: LABCELL_X51_Y11_N42
\h1|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr5~0_combout\ = ( \score12|p2score\(4) & ( \score12|p2score\(6) & ( !\score12|p2score\(7) $ (!\score12|p2score\(5)) ) ) ) # ( \score12|p2score\(4) & ( !\score12|p2score\(6) & ( !\score12|p2score\(7) ) ) ) # ( !\score12|p2score\(4) & ( 
-- !\score12|p2score\(6) & ( (!\score12|p2score\(7) & \score12|p2score\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110011001100110000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p2score\(7),
	datac => \score12|ALT_INV_p2score\(5),
	datae => \score12|ALT_INV_p2score\(4),
	dataf => \score12|ALT_INV_p2score\(6),
	combout => \h1|WideOr5~0_combout\);

-- Location: LABCELL_X51_Y11_N39
\h1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr4~0_combout\ = ( \score12|p2score\(5) & ( \score12|p2score\(6) & ( (\score12|p2score\(4) & !\score12|p2score\(7)) ) ) ) # ( !\score12|p2score\(5) & ( \score12|p2score\(6) & ( !\score12|p2score\(7) ) ) ) # ( \score12|p2score\(5) & ( 
-- !\score12|p2score\(6) & ( (\score12|p2score\(4) & !\score12|p2score\(7)) ) ) ) # ( !\score12|p2score\(5) & ( !\score12|p2score\(6) & ( \score12|p2score\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101000011110000111100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(4),
	datac => \score12|ALT_INV_p2score\(7),
	datae => \score12|ALT_INV_p2score\(5),
	dataf => \score12|ALT_INV_p2score\(6),
	combout => \h1|WideOr4~0_combout\);

-- Location: LABCELL_X50_Y11_N27
\h1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr3~0_combout\ = ( \score12|p2score\(5) & ( \score12|p2score\(6) & ( \score12|p2score\(4) ) ) ) # ( !\score12|p2score\(5) & ( \score12|p2score\(6) & ( (!\score12|p2score\(4) & !\score12|p2score\(7)) ) ) ) # ( \score12|p2score\(5) & ( 
-- !\score12|p2score\(6) & ( (!\score12|p2score\(4) & \score12|p2score\(7)) ) ) ) # ( !\score12|p2score\(5) & ( !\score12|p2score\(6) & ( \score12|p2score\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000010100000101010100000101000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(4),
	datac => \score12|ALT_INV_p2score\(7),
	datae => \score12|ALT_INV_p2score\(5),
	dataf => \score12|ALT_INV_p2score\(6),
	combout => \h1|WideOr3~0_combout\);

-- Location: LABCELL_X50_Y11_N30
\h1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr2~0_combout\ = ( \score12|p2score\(5) & ( \score12|p2score\(7) & ( \score12|p2score\(6) ) ) ) # ( !\score12|p2score\(5) & ( \score12|p2score\(7) & ( (\score12|p2score\(6) & !\score12|p2score\(4)) ) ) ) # ( \score12|p2score\(5) & ( 
-- !\score12|p2score\(7) & ( (!\score12|p2score\(6) & !\score12|p2score\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p2score\(6),
	datac => \score12|ALT_INV_p2score\(4),
	datae => \score12|ALT_INV_p2score\(5),
	dataf => \score12|ALT_INV_p2score\(7),
	combout => \h1|WideOr2~0_combout\);

-- Location: LABCELL_X51_Y11_N9
\h1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr1~0_combout\ = ( \score12|p2score\(5) & ( \score12|p2score\(6) & ( (!\score12|p2score\(4)) # (\score12|p2score\(7)) ) ) ) # ( !\score12|p2score\(5) & ( \score12|p2score\(6) & ( !\score12|p2score\(4) $ (!\score12|p2score\(7)) ) ) ) # ( 
-- \score12|p2score\(5) & ( !\score12|p2score\(6) & ( (\score12|p2score\(4) & \score12|p2score\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101011010010110101010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(4),
	datac => \score12|ALT_INV_p2score\(7),
	datae => \score12|ALT_INV_p2score\(5),
	dataf => \score12|ALT_INV_p2score\(6),
	combout => \h1|WideOr1~0_combout\);

-- Location: LABCELL_X51_Y11_N15
\h1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h1|WideOr0~0_combout\ = ( \score12|p2score\(7) & ( (\score12|p2score\(4) & (!\score12|p2score\(6) $ (!\score12|p2score\(5)))) ) ) # ( !\score12|p2score\(7) & ( (!\score12|p2score\(5) & (!\score12|p2score\(4) $ (!\score12|p2score\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000000011001100000000000010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(4),
	datab => \score12|ALT_INV_p2score\(6),
	datad => \score12|ALT_INV_p2score\(5),
	dataf => \score12|ALT_INV_p2score\(7),
	combout => \h1|WideOr0~0_combout\);

-- Location: LABCELL_X50_Y11_N39
\h0|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr6~0_combout\ = ( \score12|p2score\(1) & ( (!\score12|p2score\(0)) # ((!\score12|p2score\(2)) # (\score12|p2score\(3))) ) ) # ( !\score12|p2score\(1) & ( (!\score12|p2score\(2) & ((\score12|p2score\(3)))) # (\score12|p2score\(2) & 
-- ((!\score12|p2score\(3)) # (\score12|p2score\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110101000011111111010111111010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(0),
	datac => \score12|ALT_INV_p2score\(2),
	datad => \score12|ALT_INV_p2score\(3),
	dataf => \score12|ALT_INV_p2score\(1),
	combout => \h0|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y13_N24
\h0|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr5~0_combout\ = ( \score12|p2score\(1) & ( \score12|p2score\(2) & ( (\score12|p2score\(0) & !\score12|p2score\(3)) ) ) ) # ( !\score12|p2score\(1) & ( \score12|p2score\(2) & ( (\score12|p2score\(0) & \score12|p2score\(3)) ) ) ) # ( 
-- \score12|p2score\(1) & ( !\score12|p2score\(2) & ( !\score12|p2score\(3) ) ) ) # ( !\score12|p2score\(1) & ( !\score12|p2score\(2) & ( (\score12|p2score\(0) & !\score12|p2score\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111100001111000000000011000000110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p2score\(0),
	datac => \score12|ALT_INV_p2score\(3),
	datae => \score12|ALT_INV_p2score\(1),
	dataf => \score12|ALT_INV_p2score\(2),
	combout => \h0|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y13_N57
\h0|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr4~0_combout\ = ( \score12|p2score\(1) & ( \score12|p2score\(2) & ( (!\score12|p2score\(3) & \score12|p2score\(0)) ) ) ) # ( !\score12|p2score\(1) & ( \score12|p2score\(2) & ( !\score12|p2score\(3) ) ) ) # ( \score12|p2score\(1) & ( 
-- !\score12|p2score\(2) & ( (!\score12|p2score\(3) & \score12|p2score\(0)) ) ) ) # ( !\score12|p2score\(1) & ( !\score12|p2score\(2) & ( \score12|p2score\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000010100000101010101010101010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(3),
	datac => \score12|ALT_INV_p2score\(0),
	datae => \score12|ALT_INV_p2score\(1),
	dataf => \score12|ALT_INV_p2score\(2),
	combout => \h0|WideOr4~0_combout\);

-- Location: LABCELL_X50_Y11_N36
\h0|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr3~0_combout\ = ( \score12|p2score\(1) & ( (!\score12|p2score\(2) & (!\score12|p2score\(0) & \score12|p2score\(3))) # (\score12|p2score\(2) & (\score12|p2score\(0))) ) ) # ( !\score12|p2score\(1) & ( (!\score12|p2score\(2) & 
-- (\score12|p2score\(0))) # (\score12|p2score\(2) & (!\score12|p2score\(0) & !\score12|p2score\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001100001111000000110000000011110000110000001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \score12|ALT_INV_p2score\(2),
	datac => \score12|ALT_INV_p2score\(0),
	datad => \score12|ALT_INV_p2score\(3),
	dataf => \score12|ALT_INV_p2score\(1),
	combout => \h0|WideOr3~0_combout\);

-- Location: LABCELL_X50_Y11_N42
\h0|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr2~0_combout\ = ( \score12|p2score\(2) & ( (\score12|p2score\(3) & ((!\score12|p2score\(0)) # (\score12|p2score\(1)))) ) ) # ( !\score12|p2score\(2) & ( (!\score12|p2score\(3) & (\score12|p2score\(1) & !\score12|p2score\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000010100010101000100100000001000000101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(3),
	datab => \score12|ALT_INV_p2score\(1),
	datac => \score12|ALT_INV_p2score\(0),
	datae => \score12|ALT_INV_p2score\(2),
	combout => \h0|WideOr2~0_combout\);

-- Location: LABCELL_X50_Y11_N51
\h0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr1~0_combout\ = ( \score12|p2score\(1) & ( (!\score12|p2score\(0) & (\score12|p2score\(2))) # (\score12|p2score\(0) & ((\score12|p2score\(3)))) ) ) # ( !\score12|p2score\(1) & ( (\score12|p2score\(2) & (!\score12|p2score\(0) $ 
-- (!\score12|p2score\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(0),
	datac => \score12|ALT_INV_p2score\(2),
	datad => \score12|ALT_INV_p2score\(3),
	dataf => \score12|ALT_INV_p2score\(1),
	combout => \h0|WideOr1~0_combout\);

-- Location: LABCELL_X50_Y11_N48
\h0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \h0|WideOr0~0_combout\ = ( \score12|p2score\(1) & ( (\score12|p2score\(0) & (!\score12|p2score\(2) & \score12|p2score\(3))) ) ) # ( !\score12|p2score\(1) & ( (!\score12|p2score\(0) & (\score12|p2score\(2) & !\score12|p2score\(3))) # (\score12|p2score\(0) 
-- & (!\score12|p2score\(2) $ (\score12|p2score\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101100001011000010110000100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \score12|ALT_INV_p2score\(0),
	datab => \score12|ALT_INV_p2score\(2),
	datac => \score12|ALT_INV_p2score\(3),
	dataf => \score12|ALT_INV_p2score\(1),
	combout => \h0|WideOr0~0_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G6
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: LABCELL_X35_Y10_N0
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: LABCELL_X35_Y10_N24
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))
-- \VGA|controller|Add0~26\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\,
	cout => \VGA|controller|Add0~26\);

-- Location: LABCELL_X35_Y10_N27
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~26\,
	sumout => \VGA|controller|Add0~21_sumout\);

-- Location: FF_X35_Y10_N29
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: LABCELL_X35_Y10_N30
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( \VGA|controller|xCounter\(3) & ( (\VGA|controller|xCounter\(8) & (!\VGA|controller|xCounter\(7) & (\VGA|controller|xCounter\(2) & \VGA|controller|xCounter\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(8),
	datab => \VGA|controller|ALT_INV_xCounter\(7),
	datac => \VGA|controller|ALT_INV_xCounter\(2),
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	dataf => \VGA|controller|ALT_INV_xCounter\(3),
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: LABCELL_X35_Y10_N39
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( !\VGA|controller|xCounter\(6) & ( (\VGA|controller|xCounter\(0) & (!\VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(0),
	datac => \VGA|controller|ALT_INV_xCounter\(5),
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	dataf => \VGA|controller|ALT_INV_xCounter\(6),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: LABCELL_X35_Y10_N57
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( \VGA|controller|Equal0~1_combout\ & ( (\VGA|controller|Equal0~0_combout\ & \VGA|controller|xCounter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	dataf => \VGA|controller|ALT_INV_Equal0~1_combout\,
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X35_Y10_N2
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: LABCELL_X35_Y10_N3
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: FF_X35_Y10_N5
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: LABCELL_X35_Y10_N6
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: FF_X35_Y10_N7
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: LABCELL_X35_Y10_N9
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X35_Y10_N10
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: LABCELL_X35_Y10_N12
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: FF_X35_Y10_N14
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: LABCELL_X35_Y10_N15
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: FF_X35_Y10_N17
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: LABCELL_X35_Y10_N18
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: FF_X35_Y10_N20
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: LABCELL_X35_Y10_N21
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X35_Y10_N22
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: FF_X35_Y10_N26
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: LABCELL_X35_Y10_N36
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) # ( !\VGA|controller|xCounter\(3) & ( (\VGA|controller|xCounter\(4) & (((\VGA|controller|xCounter\(0) & \VGA|controller|xCounter\(1))) # 
-- (\VGA|controller|xCounter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011000000110001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(0),
	datab => \VGA|controller|ALT_INV_xCounter\(4),
	datac => \VGA|controller|ALT_INV_xCounter\(2),
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	dataf => \VGA|controller|ALT_INV_xCounter\(3),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: FF_X35_Y10_N28
\VGA|controller|xCounter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[9]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y10_N48
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|VGA_HS1~0_combout\ & ( \VGA|controller|xCounter[9]~DUPLICATE_q\ & ( ((!\VGA|controller|xCounter\(7)) # ((\VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5)))) # (\VGA|controller|xCounter\(8)) 
-- ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout\ & ( \VGA|controller|xCounter[9]~DUPLICATE_q\ & ( ((!\VGA|controller|xCounter\(7)) # ((!\VGA|controller|xCounter\(6) & !\VGA|controller|xCounter\(5)))) # (\VGA|controller|xCounter\(8)) ) ) ) # ( 
-- \VGA|controller|VGA_HS1~0_combout\ & ( !\VGA|controller|xCounter[9]~DUPLICATE_q\ ) ) # ( !\VGA|controller|VGA_HS1~0_combout\ & ( !\VGA|controller|xCounter[9]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111101110111011101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(8),
	datab => \VGA|controller|ALT_INV_xCounter\(7),
	datac => \VGA|controller|ALT_INV_xCounter\(6),
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	datae => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	dataf => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X35_Y10_N50
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: FF_X36_Y73_N13
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_HS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: LABCELL_X46_Y12_N30
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~6\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~5_sumout\,
	cout => \VGA|controller|Add1~6\);

-- Location: LABCELL_X46_Y12_N33
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~6\,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: FF_X46_Y12_N34
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: LABCELL_X46_Y12_N36
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X46_Y12_N38
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: LABCELL_X46_Y12_N39
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X46_Y12_N40
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: LABCELL_X46_Y12_N42
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: FF_X46_Y12_N43
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: LABCELL_X46_Y12_N45
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X46_Y12_N46
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: LABCELL_X46_Y12_N48
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X46_Y12_N50
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: LABCELL_X46_Y12_N51
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: FF_X46_Y12_N52
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: LABCELL_X46_Y12_N54
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X46_Y12_N55
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: LABCELL_X46_Y12_N57
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~1_sumout\);

-- Location: FF_X46_Y12_N58
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: LABCELL_X46_Y12_N0
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( !\VGA|controller|yCounter\(7) & ( \VGA|controller|yCounter\(9) & ( (!\VGA|controller|yCounter\(8) & (!\VGA|controller|yCounter\(6) & !\VGA|controller|yCounter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(8),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	datae => \VGA|controller|ALT_INV_yCounter\(7),
	dataf => \VGA|controller|ALT_INV_yCounter\(9),
	combout => \VGA|controller|always1~1_combout\);

-- Location: LABCELL_X45_Y13_N24
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( !\VGA|controller|yCounter\(4) & ( (\VGA|controller|yCounter\(3) & (!\VGA|controller|yCounter\(1) & (!\VGA|controller|yCounter\(0) & \VGA|controller|yCounter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(3),
	datab => \VGA|controller|ALT_INV_yCounter\(1),
	datac => \VGA|controller|ALT_INV_yCounter\(0),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(4),
	combout => \VGA|controller|always1~2_combout\);

-- Location: LABCELL_X35_Y10_N54
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|always1~2_combout\ & ( (\VGA|controller|Equal0~1_combout\ & (\VGA|controller|Equal0~0_combout\ & (\VGA|controller|always1~1_combout\ & \VGA|controller|xCounter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datab => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datac => \VGA|controller|ALT_INV_always1~1_combout\,
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	dataf => \VGA|controller|ALT_INV_always1~2_combout\,
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X46_Y12_N31
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: LABCELL_X46_Y12_N9
\VGA|controller|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|LessThan5~0_combout\ = ( \VGA|controller|yCounter\(6) & ( (\VGA|controller|yCounter\(5) & (\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(5),
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	dataf => \VGA|controller|ALT_INV_yCounter\(6),
	combout => \VGA|controller|LessThan5~0_combout\);

-- Location: LABCELL_X46_Y12_N18
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter\(3) & ( (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	datae => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~0_combout\);

-- Location: LABCELL_X45_Y13_N12
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|LessThan5~0_combout\ & ( \VGA|controller|always1~0_combout\ & ( (!\VGA|controller|yCounter\(0) $ (\VGA|controller|yCounter\(1))) # (\VGA|controller|yCounter\(9)) ) ) ) # ( 
-- !\VGA|controller|LessThan5~0_combout\ & ( \VGA|controller|always1~0_combout\ ) ) # ( \VGA|controller|LessThan5~0_combout\ & ( !\VGA|controller|always1~0_combout\ ) ) # ( !\VGA|controller|LessThan5~0_combout\ & ( !\VGA|controller|always1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111001111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(0),
	datab => \VGA|controller|ALT_INV_yCounter\(1),
	datac => \VGA|controller|ALT_INV_yCounter\(9),
	datae => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA|controller|ALT_INV_always1~0_combout\,
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: FF_X46_Y12_N23
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_VS1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: FF_X35_Y50_N14
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_VS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: LABCELL_X35_Y10_N33
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( \VGA|controller|xCounter[9]~DUPLICATE_q\ & ( (!\VGA|controller|xCounter\(8) & (!\VGA|controller|xCounter\(7) & (!\VGA|controller|LessThan5~0_combout\ & !\VGA|controller|yCounter\(9)))) ) ) # ( 
-- !\VGA|controller|xCounter[9]~DUPLICATE_q\ & ( (!\VGA|controller|LessThan5~0_combout\ & !\VGA|controller|yCounter\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(8),
	datab => \VGA|controller|ALT_INV_xCounter\(7),
	datac => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	dataf => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X35_Y10_N34
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: LABCELL_X17_Y69_N12
\VGA|controller|VGA_BLANK~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK~feeder_combout\ = ( \VGA|controller|VGA_BLANK1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_BLANK1~q\,
	combout => \VGA|controller|VGA_BLANK~feeder_combout\);

-- Location: FF_X17_Y69_N13
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: FF_X35_Y10_N25
\VGA|controller|xCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[8]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y12_N30
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|xCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(7),
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: LABCELL_X40_Y12_N33
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter[8]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter[8]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|xCounter[8]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: LABCELL_X40_Y12_N36
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(9) $ (\VGA|controller|yCounter\(4))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(9) $ (\VGA|controller|yCounter\(4))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((!\VGA|controller|yCounter\(2) & (\VGA|controller|xCounter\(9) & \VGA|controller|yCounter\(4))) # (\VGA|controller|yCounter\(2) & ((\VGA|controller|yCounter\(4)) # (\VGA|controller|xCounter\(9)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(2),
	datab => \VGA|controller|ALT_INV_xCounter\(9),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: LABCELL_X40_Y12_N39
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(3),
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: LABCELL_X40_Y12_N42
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((\VGA|controller|yCounter\(6) & \VGA|controller|yCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: LABCELL_X40_Y12_N45
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(7) & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(7),
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: LABCELL_X40_Y12_N48
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter\(6) & \VGA|controller|yCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: LABCELL_X40_Y12_N51
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: LABCELL_X40_Y12_N54
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: FF_X36_Y12_N23
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: FF_X36_Y12_N40
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: MLABCELL_X34_Y12_N45
\p2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|WideOr0~0_combout\ = ( \p1|present[3]~8_combout\ & ( (!\p1|present[1]~5_combout\ & (!\p1|present~3_combout\ & (!\p1|present[4]~9_combout\ & !\p1|present[2]~7_combout\))) ) ) # ( !\p1|present[3]~8_combout\ & ( (\p1|present[1]~5_combout\ & 
-- (\p1|present[2]~7_combout\ & (!\p1|present~3_combout\ $ (!\p1|present[4]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000000001010010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[1]~5_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|WideOr0~0_combout\);

-- Location: FF_X34_Y12_N47
\p2|printWinner\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|printWinner~q\);

-- Location: LABCELL_X37_Y9_N0
\draw1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~17_sumout\ = SUM(( \draw1|addressOut\(0) ) + ( VCC ) + ( !VCC ))
-- \draw1|Add0~18\ = CARRY(( \draw1|addressOut\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(0),
	cin => GND,
	sumout => \draw1|Add0~17_sumout\,
	cout => \draw1|Add0~18\);

-- Location: LABCELL_X37_Y9_N45
\draw1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|LessThan0~0_combout\ = ( \draw1|addressOut\(9) & ( (!\draw1|addressOut\(8) & (!\draw1|addressOut\(6) & !\draw1|addressOut\(7))) ) ) # ( !\draw1|addressOut\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111100000001000000011111111111111111000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_addressOut\(8),
	datab => \draw1|ALT_INV_addressOut\(6),
	datac => \draw1|ALT_INV_addressOut\(7),
	datae => \draw1|ALT_INV_addressOut\(9),
	combout => \draw1|LessThan0~0_combout\);

-- Location: FF_X37_Y9_N1
\draw1|addressOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~17_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(0));

-- Location: LABCELL_X37_Y9_N3
\draw1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~21_sumout\ = SUM(( \draw1|addressOut\(1) ) + ( GND ) + ( \draw1|Add0~18\ ))
-- \draw1|Add0~22\ = CARRY(( \draw1|addressOut\(1) ) + ( GND ) + ( \draw1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(1),
	cin => \draw1|Add0~18\,
	sumout => \draw1|Add0~21_sumout\,
	cout => \draw1|Add0~22\);

-- Location: FF_X37_Y9_N4
\draw1|addressOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~21_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(1));

-- Location: LABCELL_X37_Y9_N6
\draw1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~25_sumout\ = SUM(( \draw1|addressOut\(2) ) + ( GND ) + ( \draw1|Add0~22\ ))
-- \draw1|Add0~26\ = CARRY(( \draw1|addressOut\(2) ) + ( GND ) + ( \draw1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(2),
	cin => \draw1|Add0~22\,
	sumout => \draw1|Add0~25_sumout\,
	cout => \draw1|Add0~26\);

-- Location: FF_X37_Y9_N8
\draw1|addressOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~25_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(2));

-- Location: LABCELL_X37_Y9_N9
\draw1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~29_sumout\ = SUM(( \draw1|addressOut\(3) ) + ( GND ) + ( \draw1|Add0~26\ ))
-- \draw1|Add0~30\ = CARRY(( \draw1|addressOut\(3) ) + ( GND ) + ( \draw1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(3),
	cin => \draw1|Add0~26\,
	sumout => \draw1|Add0~29_sumout\,
	cout => \draw1|Add0~30\);

-- Location: FF_X37_Y9_N10
\draw1|addressOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~29_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(3));

-- Location: LABCELL_X37_Y9_N12
\draw1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~33_sumout\ = SUM(( \draw1|addressOut\(4) ) + ( GND ) + ( \draw1|Add0~30\ ))
-- \draw1|Add0~34\ = CARRY(( \draw1|addressOut\(4) ) + ( GND ) + ( \draw1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(4),
	cin => \draw1|Add0~30\,
	sumout => \draw1|Add0~33_sumout\,
	cout => \draw1|Add0~34\);

-- Location: FF_X37_Y9_N14
\draw1|addressOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~33_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(4));

-- Location: LABCELL_X37_Y9_N15
\draw1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~37_sumout\ = SUM(( \draw1|addressOut\(5) ) + ( GND ) + ( \draw1|Add0~34\ ))
-- \draw1|Add0~38\ = CARRY(( \draw1|addressOut\(5) ) + ( GND ) + ( \draw1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(5),
	cin => \draw1|Add0~34\,
	sumout => \draw1|Add0~37_sumout\,
	cout => \draw1|Add0~38\);

-- Location: FF_X37_Y9_N17
\draw1|addressOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~37_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(5));

-- Location: LABCELL_X37_Y9_N18
\draw1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~13_sumout\ = SUM(( \draw1|addressOut\(6) ) + ( GND ) + ( \draw1|Add0~38\ ))
-- \draw1|Add0~14\ = CARRY(( \draw1|addressOut\(6) ) + ( GND ) + ( \draw1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|ALT_INV_addressOut\(6),
	cin => \draw1|Add0~38\,
	sumout => \draw1|Add0~13_sumout\,
	cout => \draw1|Add0~14\);

-- Location: FF_X37_Y9_N44
\draw1|addressOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \draw1|Add0~13_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(6));

-- Location: LABCELL_X37_Y9_N21
\draw1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~9_sumout\ = SUM(( \draw1|addressOut\(7) ) + ( GND ) + ( \draw1|Add0~14\ ))
-- \draw1|Add0~10\ = CARRY(( \draw1|addressOut\(7) ) + ( GND ) + ( \draw1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(7),
	cin => \draw1|Add0~14\,
	sumout => \draw1|Add0~9_sumout\,
	cout => \draw1|Add0~10\);

-- Location: FF_X37_Y9_N41
\draw1|addressOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \draw1|Add0~9_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(7));

-- Location: LABCELL_X37_Y9_N24
\draw1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~5_sumout\ = SUM(( \draw1|addressOut\(8) ) + ( GND ) + ( \draw1|Add0~10\ ))
-- \draw1|Add0~6\ = CARRY(( \draw1|addressOut\(8) ) + ( GND ) + ( \draw1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(8),
	cin => \draw1|Add0~10\,
	sumout => \draw1|Add0~5_sumout\,
	cout => \draw1|Add0~6\);

-- Location: FF_X37_Y9_N38
\draw1|addressOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \draw1|Add0~5_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(8));

-- Location: LABCELL_X37_Y9_N27
\draw1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add0~1_sumout\ = SUM(( \draw1|addressOut\(9) ) + ( GND ) + ( \draw1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_addressOut\(9),
	cin => \draw1|Add0~6\,
	sumout => \draw1|Add0~1_sumout\);

-- Location: FF_X37_Y9_N47
\draw1|addressOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \draw1|Add0~1_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut\(9));

-- Location: FF_X37_Y9_N43
\draw1|addressOut[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \draw1|Add0~13_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut[6]~DUPLICATE_q\);

-- Location: FF_X37_Y9_N16
\draw1|addressOut[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~37_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut[5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y10_N0
\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ = SUM(( \draw1|addressOut[5]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ = CARRY(( \draw1|addressOut[5]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut[5]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	sumout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	shareout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~23\);

-- Location: LABCELL_X36_Y10_N3
\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ = SUM(( !\draw1|addressOut[6]~DUPLICATE_q\ ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ = CARRY(( !\draw1|addressOut[6]~DUPLICATE_q\ ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ = SHARE(\draw1|addressOut[6]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut[6]~DUPLICATE_q\,
	cin => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	sharein => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~23\,
	sumout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	shareout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\);

-- Location: LABCELL_X36_Y10_N6
\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ = SUM(( !\draw1|addressOut\(7) ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ = CARRY(( !\draw1|addressOut\(7) ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = SHARE(\draw1|addressOut\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(7),
	cin => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	sharein => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\,
	sumout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	shareout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

-- Location: LABCELL_X36_Y10_N9
\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ = SUM(( \draw1|addressOut\(8) ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ = CARRY(( \draw1|addressOut\(8) ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_addressOut\(8),
	cin => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	sharein => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	sumout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	shareout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\);

-- Location: LABCELL_X36_Y10_N12
\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ = SUM(( \draw1|addressOut\(9) ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ = CARRY(( \draw1|addressOut\(9) ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ 
-- ))
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(9),
	cin => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	sharein => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\,
	sumout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	shareout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LABCELL_X36_Y10_N15
\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ ) + ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	sharein => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	sumout => \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: LABCELL_X37_Y10_N18
\draw1|Div0|auto_generated|divider|divider|StageOut[26]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\ = (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\);

-- Location: LABCELL_X36_Y10_N18
\draw1|Div0|auto_generated|divider|divider|StageOut[27]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\ = ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\);

-- Location: LABCELL_X36_Y10_N21
\draw1|Div0|auto_generated|divider|divider|StageOut[27]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\ = ( \draw1|addressOut\(8) & ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \draw1|ALT_INV_addressOut\(8),
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\);

-- Location: LABCELL_X36_Y10_N24
\draw1|Div0|auto_generated|divider|divider|StageOut[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\ = ( !\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\);

-- Location: LABCELL_X36_Y10_N27
\draw1|Div0|auto_generated|divider|divider|StageOut[25]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\ = ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \draw1|addressOut[6]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut[6]~DUPLICATE_q\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\);

-- Location: LABCELL_X36_Y10_N36
\draw1|Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X36_Y10_N39
\draw1|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \draw1|addressOut\(4) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~30_cout\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \draw1|addressOut\(4) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(4),
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X36_Y10_N42
\draw1|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut[5]~DUPLICATE_q\)) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut[5]~DUPLICATE_q\)) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut[5]~DUPLICATE_q\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X36_Y10_N45
\draw1|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (\draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\) ) + ( VCC ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (\draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\) ) + ( VCC ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~9_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X36_Y10_N48
\draw1|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(7))) ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(7))) ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(7),
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X36_Y10_N51
\draw1|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (\draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\) ) + ( GND ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (\draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\) ) + ( GND ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~1_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~0_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X36_Y10_N54
\draw1|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(9))) ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(9),
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~10\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X36_Y10_N57
\draw1|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X37_Y10_N21
\draw1|Div0|auto_generated|divider|divider|StageOut[26]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\ = (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \draw1|addressOut\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(7),
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\);

-- Location: LABCELL_X36_Y10_N30
\draw1|Div0|auto_generated|divider|divider|StageOut[25]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\ = ( \draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\ ) # ( !\draw1|Div0|auto_generated|divider|divider|StageOut[25]~8_combout\ & ( 
-- \draw1|Div0|auto_generated|divider|divider|StageOut[25]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~9_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\);

-- Location: LABCELL_X36_Y10_N33
\draw1|Div0|auto_generated|divider|divider|StageOut[24]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\ = ( \draw1|addressOut[5]~DUPLICATE_q\ & ( (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\) # 
-- (\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\) ) ) # ( !\draw1|addressOut[5]~DUPLICATE_q\ & ( (!\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	dataf => \draw1|ALT_INV_addressOut[5]~DUPLICATE_q\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\);

-- Location: LABCELL_X37_Y10_N30
\draw1|Div0|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~30_cout\);

-- Location: LABCELL_X37_Y10_N33
\draw1|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \draw1|addressOut\(3) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~30_cout\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( \draw1|addressOut\(3) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(3),
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~30_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X37_Y10_N36
\draw1|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|addressOut\(4))) ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|addressOut\(4))) ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(4),
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X37_Y10_N39
\draw1|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\)) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\)) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X37_Y10_N42
\draw1|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\)) ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\)) ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~10_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X37_Y10_N45
\draw1|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\)) # (\draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\))) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\)) # (\draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\))) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~3_combout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~4_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X37_Y10_N48
\draw1|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout\)) # (\draw1|Div0|auto_generated|divider|divider|StageOut[27]~1_combout\))) ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~1_combout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~0_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~10\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X37_Y10_N51
\draw1|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X37_Y10_N27
\draw1|Div0|auto_generated|divider|divider|StageOut[33]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LABCELL_X37_Y10_N15
\draw1|Div0|auto_generated|divider|divider|StageOut[33]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[33]~5_combout\ = ( \draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\ & ( \draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\draw1|Div0|auto_generated|divider|divider|StageOut[26]~3_combout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \draw1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~4_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~3_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[33]~5_combout\);

-- Location: LABCELL_X37_Y10_N6
\draw1|Div0|auto_generated|divider|divider|StageOut[32]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ = ( !\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Div0|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\);

-- Location: LABCELL_X37_Y10_N3
\draw1|Div0|auto_generated|divider|divider|StageOut[32]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Div0|auto_generated|divider|divider|StageOut[25]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~10_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\);

-- Location: LABCELL_X37_Y10_N57
\draw1|Div0|auto_generated|divider|divider|StageOut[31]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\ = (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[24]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\);

-- Location: LABCELL_X37_Y10_N12
\draw1|Div0|auto_generated|divider|divider|StageOut[30]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\draw1|addressOut\(4)) ) ) # ( 
-- !\draw1|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \draw1|addressOut\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(4),
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\);

-- Location: MLABCELL_X39_Y10_N24
\draw1|Div0|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~30_cout\);

-- Location: MLABCELL_X39_Y10_N27
\draw1|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \draw1|addressOut\(2) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~30_cout\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( \draw1|addressOut\(2) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(2),
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~30_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: MLABCELL_X39_Y10_N30
\draw1|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|addressOut\(3))) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~26\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|addressOut\(3))) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \draw1|ALT_INV_addressOut\(3),
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: MLABCELL_X39_Y10_N33
\draw1|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\)) ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\)) ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~19_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X39_Y10_N36
\draw1|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\)) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\)) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X39_Y10_N39
\draw1|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\)) # (\draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\))) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\)) # (\draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\))) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X39_Y10_N42
\draw1|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_7~9_sumout\)) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\draw1|Div0|auto_generated|divider|divider|StageOut[33]~5_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\)))) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~5_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~10\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X39_Y10_N45
\draw1|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X39_Y10_N57
\draw1|Div0|auto_generated|divider|divider|StageOut[39]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\ = ( !\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|Div0|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\);

-- Location: MLABCELL_X39_Y10_N54
\draw1|Div0|auto_generated|divider|divider|StageOut[39]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\ = ( \draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ & ( \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\draw1|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \draw1|Div0|auto_generated|divider|divider|StageOut[32]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~11_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\);

-- Location: MLABCELL_X39_Y10_N48
\draw1|Div0|auto_generated|divider|divider|StageOut[38]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\ = ( !\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|Div0|auto_generated|divider|divider|op_7~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\);

-- Location: MLABCELL_X39_Y10_N51
\draw1|Div0|auto_generated|divider|divider|StageOut[38]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\);

-- Location: MLABCELL_X39_Y10_N6
\draw1|Div0|auto_generated|divider|divider|StageOut[37]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\ = ( \draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\draw1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout\ & ( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \draw1|Div0|auto_generated|divider|divider|op_7~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~19_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\);

-- Location: MLABCELL_X39_Y10_N9
\draw1|Div0|auto_generated|divider|divider|StageOut[36]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\ = (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_7~25_sumout\)) # (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ 
-- & ((\draw1|addressOut\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \draw1|ALT_INV_addressOut\(3),
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\);

-- Location: LABCELL_X40_Y10_N36
\draw1|Div0|auto_generated|divider|divider|op_9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~30_cout\);

-- Location: LABCELL_X40_Y10_N39
\draw1|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( \draw1|addressOut\(1) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~30_cout\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( \draw1|addressOut\(1) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(1),
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~30_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X40_Y10_N42
\draw1|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\draw1|addressOut\(2))) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~26\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\draw1|addressOut\(2))) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \draw1|ALT_INV_addressOut\(2),
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X40_Y10_N45
\draw1|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\)) ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~22\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\)) ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~23_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X40_Y10_N48
\draw1|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\)) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~18\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\)) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~20_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X40_Y10_N51
\draw1|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\)) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\)))) ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \draw1|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\)) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\)))) ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X40_Y10_N54
\draw1|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\)) # (\draw1|Div0|auto_generated|divider|divider|StageOut[39]~6_combout\))) ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~6_combout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~10\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X40_Y10_N57
\draw1|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X39_Y10_N0
\draw1|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add1~0_combout\ = ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # ((!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & !\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) ) # ( !\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111110111111001111111011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \draw1|Add1~0_combout\);

-- Location: FF_X39_Y10_N1
\draw1|yOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add1~0_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(6));

-- Location: MLABCELL_X34_Y12_N18
\p2|yOut[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut[6]~2_combout\ = ( !\p1|present~3_combout\ & ( (!\p1|present[3]~8_combout\ & ((!\p1|present[2]~7_combout\))) # (\p1|present[3]~8_combout\ & (!\p1|present[4]~9_combout\ & \p1|present[2]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001100111100000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|yOut[6]~2_combout\);

-- Location: MLABCELL_X34_Y14_N21
\p2|yOut[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut[6]~1_combout\ = ( \p1|present[3]~8_combout\ & ( \p1|present[1]~5_combout\ & ( (!\p1|present[4]~9_combout\ & (!\p1|present~3_combout\ & !\p1|present[2]~7_combout\)) ) ) ) # ( !\p1|present[3]~8_combout\ & ( \p1|present[1]~5_combout\ & ( 
-- (!\p1|present[4]~9_combout\ & \p1|present[2]~7_combout\) ) ) ) # ( \p1|present[3]~8_combout\ & ( !\p1|present[1]~5_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p1|present~3_combout\) # (!\p1|present[2]~7_combout\))) ) ) ) # ( !\p1|present[3]~8_combout\ 
-- & ( !\p1|present[1]~5_combout\ & ( (!\p1|present[2]~7_combout\ & ((!\p1|present~3_combout\))) # (\p1|present[2]~7_combout\ & (!\p1|present[4]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010101010101010000000000000101010101010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|yOut[6]~1_combout\);

-- Location: LABCELL_X35_Y13_N54
\p2|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux8~0_combout\ = ( !\p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( \p2|Add3~1_sumout\ ) ) ) # ( \p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & ( \p2|Add9~1_sumout\ ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & 
-- ( \p2|yOut1\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(6),
	datab => \p2|ALT_INV_Add9~1_sumout\,
	datac => \p2|ALT_INV_Add3~1_sumout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Mux8~0_combout\);

-- Location: MLABCELL_X34_Y10_N0
\p2|yOut[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut[6]~3_combout\ = ( \p2|Mux2~0_combout\ & ( \p1|Equal0~0_combout\ & ( (\p1|WideOr2~combout\ & \p1|WideOr0~combout\) ) ) ) # ( !\p2|Mux2~0_combout\ & ( \p1|Equal0~0_combout\ & ( (\p1|WideOr2~combout\ & \p1|WideOr0~combout\) ) ) ) # ( 
-- \p2|Mux2~0_combout\ & ( !\p1|Equal0~0_combout\ & ( (!\p1|present~12_combout\ & (\p1|WideOr2~combout\ & ((\p1|WideOr0~combout\)))) # (\p1|present~12_combout\ & (((\p1|present[2]~6_combout\)))) ) ) ) # ( !\p2|Mux2~0_combout\ & ( !\p1|Equal0~0_combout\ & ( 
-- \p1|present[2]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000001010011001100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_WideOr2~combout\,
	datab => \p1|ALT_INV_present[2]~6_combout\,
	datac => \p1|ALT_INV_WideOr0~combout\,
	datad => \p1|ALT_INV_present~12_combout\,
	datae => \p2|ALT_INV_Mux2~0_combout\,
	dataf => \p1|ALT_INV_Equal0~0_combout\,
	combout => \p2|yOut[6]~3_combout\);

-- Location: MLABCELL_X34_Y10_N39
\p2|yOut[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut[6]~4_combout\ = ( !\p1|present~3_combout\ & ( ((\KEY[1]~input_o\ & \p2|yOut[6]~3_combout\)) # (\p1|present[1]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p2|ALT_INV_yOut[6]~3_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|yOut[6]~4_combout\);

-- Location: LABCELL_X35_Y13_N30
\p2|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux8~1_combout\ = ( \p2|Mux8~0_combout\ & ( \p2|yOut[6]~4_combout\ & ( ((!\p1|present[3]~8_combout\) # (\p1|present~3_combout\)) # (\p2|Add21~1_sumout\) ) ) ) # ( !\p2|Mux8~0_combout\ & ( \p2|yOut[6]~4_combout\ & ( (\p2|Add21~1_sumout\ & 
-- (!\p1|present~3_combout\ & \p1|present[3]~8_combout\)) ) ) ) # ( \p2|Mux8~0_combout\ & ( !\p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\) # ((\p2|Add15~1_sumout\ & \p1|present~3_combout\)) ) ) ) # ( !\p2|Mux8~0_combout\ & ( !\p2|yOut[6]~4_combout\ 
-- & ( (\p2|Add15~1_sumout\ & (\p1|present~3_combout\ & \p1|present[3]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111111110000010100000000001100001111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add15~1_sumout\,
	datab => \p2|ALT_INV_Add21~1_sumout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_Mux8~0_combout\,
	dataf => \p2|ALT_INV_yOut[6]~4_combout\,
	combout => \p2|Mux8~1_combout\);

-- Location: LABCELL_X35_Y13_N9
\p2|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux8~2_combout\ = ( \p2|yOut[6]~1_combout\ & ( \p2|Mux8~1_combout\ & ( (!\p2|yOut[6]~2_combout\) # (\p2|yOut2\(6)) ) ) ) # ( !\p2|yOut[6]~1_combout\ & ( \p2|Mux8~1_combout\ & ( \p2|yOut1\(6) ) ) ) # ( \p2|yOut[6]~1_combout\ & ( !\p2|Mux8~1_combout\ & 
-- ( (\p2|yOut2\(6) & \p2|yOut[6]~2_combout\) ) ) ) # ( !\p2|yOut[6]~1_combout\ & ( !\p2|Mux8~1_combout\ & ( \p2|yOut1\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000011001101010101010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(6),
	datab => \p2|ALT_INV_yOut2\(6),
	datad => \p2|ALT_INV_yOut[6]~2_combout\,
	datae => \p2|ALT_INV_yOut[6]~1_combout\,
	dataf => \p2|ALT_INV_Mux8~1_combout\,
	combout => \p2|Mux8~2_combout\);

-- Location: MLABCELL_X34_Y12_N51
\p2|yOut[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|yOut[6]~5_combout\ = ( \p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\) # ((!\p1|present[2]~7_combout\) # (\p1|present[3]~8_combout\)) ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( 
-- (!\p1|present[4]~9_combout\) # (!\p1|present[3]~8_combout\) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\) # (\p1|present[3]~8_combout\) ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ & ( 
-- (!\p1|present[4]~9_combout\) # (\p1|present[2]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011001111111111111111110011001111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[2]~7_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|yOut[6]~5_combout\);

-- Location: FF_X35_Y13_N10
\p2|yOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux8~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(6));

-- Location: LABCELL_X36_Y12_N45
\yFinal[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[6]~0_combout\ = ( \p2|yOut\(6) & ( (!\p2|printWinner~q\) # (\draw1|yOut\(6)) ) ) # ( !\p2|yOut\(6) & ( (\p2|printWinner~q\ & \draw1|yOut\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_printWinner~q\,
	datad => \draw1|ALT_INV_yOut\(6),
	dataf => \p2|ALT_INV_yOut\(6),
	combout => \yFinal[6]~0_combout\);

-- Location: LABCELL_X43_Y13_N0
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\ = SUM(( \clear1|addressOut\(7) ) + ( !VCC ) + ( !VCC ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~26\ = CARRY(( \clear1|addressOut\(7) ) + ( !VCC ) + ( !VCC ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~27\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(7),
	cin => GND,
	sharein => GND,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~26\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~27\);

-- Location: LABCELL_X43_Y13_N3
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ = SUM(( \clear1|addressOut\(8) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~27\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ = CARRY(( \clear1|addressOut\(8) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~27\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(8),
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~26\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~27\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~30\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~31\);

-- Location: LABCELL_X43_Y13_N6
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ = SUM(( !\clear1|addressOut\(9) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ = CARRY(( !\clear1|addressOut\(9) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~31\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ = SHARE(\clear1|addressOut\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(9),
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~30\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~31\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\);

-- Location: LABCELL_X43_Y13_N9
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\clear1|addressOut\(10) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\clear1|addressOut\(10) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\clear1|addressOut\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(10),
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: LABCELL_X43_Y13_N12
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\ = SUM(( \clear1|addressOut\(11) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\ = CARRY(( \clear1|addressOut\(11) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(11),
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\);

-- Location: LABCELL_X43_Y13_N15
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout\ = SUM(( \clear1|addressOut\(12) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ = CARRY(( \clear1|addressOut\(12) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(12),
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LABCELL_X43_Y13_N18
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ = SUM(( \clear1|addressOut\(13) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ = CARRY(( \clear1|addressOut\(13) ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ ))
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(13),
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	shareout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\);

-- Location: LABCELL_X43_Y13_N21
\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ ) + ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	sharein => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7\,
	sumout => \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X43_Y13_N30
\clear1|Div0|auto_generated|divider|divider|StageOut[53]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~9_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\);

-- Location: LABCELL_X43_Y13_N36
\clear1|Div0|auto_generated|divider|divider|StageOut[53]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\ = ( \clear1|addressOut\(12) & ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|ALT_INV_addressOut\(12),
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\);

-- Location: LABCELL_X43_Y13_N51
\clear1|Div0|auto_generated|divider|divider|StageOut[51]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\);

-- Location: LABCELL_X43_Y13_N24
\clear1|Div0|auto_generated|divider|divider|StageOut[51]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\ = ( \clear1|addressOut\(10) & ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|ALT_INV_addressOut\(10),
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\);

-- Location: LABCELL_X43_Y13_N57
\clear1|Div0|auto_generated|divider|divider|StageOut[49]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~29_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\);

-- Location: LABCELL_X43_Y13_N27
\clear1|Div0|auto_generated|divider|divider|StageOut[49]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(8),
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\);

-- Location: LABCELL_X42_Y13_N0
\clear1|Div0|auto_generated|divider|divider|op_12~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~38_cout\);

-- Location: LABCELL_X42_Y13_N3
\clear1|Div0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( \clear1|addressOut\(6) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~38_cout\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~34\ = CARRY(( \clear1|addressOut\(6) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(6),
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~38_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X42_Y13_N6
\clear1|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(7))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~34\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(7))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(7),
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~25_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~34\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X42_Y13_N9
\clear1|Div0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (\clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\) ) + ( VCC ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_12~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~30\ = CARRY(( (\clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\) ) + ( VCC ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~32_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~33_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X42_Y13_N12
\clear1|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(9))) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(9))) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(9),
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~30\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X42_Y13_N15
\clear1|Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (\clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (\clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X42_Y13_N18
\clear1|Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(11))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(11))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(11),
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~13_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X42_Y13_N21
\clear1|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (\clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_12~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( (\clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~1_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~0_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X42_Y13_N24
\clear1|Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(13))) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(13),
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~10\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X42_Y13_N27
\clear1|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X43_Y13_N48
\clear1|Div0|auto_generated|divider|divider|StageOut[52]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~13_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\);

-- Location: LABCELL_X43_Y13_N54
\clear1|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = ( \clear1|addressOut\(11) & ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|ALT_INV_addressOut\(11),
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LABCELL_X43_Y13_N45
\clear1|Div0|auto_generated|divider|divider|StageOut[51]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\ ) # ( !\clear1|Div0|auto_generated|divider|divider|StageOut[51]~9_combout\ & ( 
-- \clear1|Div0|auto_generated|divider|divider|StageOut[51]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\);

-- Location: LABCELL_X43_Y13_N33
\clear1|Div0|auto_generated|divider|divider|StageOut[50]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\);

-- Location: LABCELL_X40_Y13_N9
\clear1|Div0|auto_generated|divider|divider|StageOut[50]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(9),
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\);

-- Location: LABCELL_X43_Y13_N39
\clear1|Div0|auto_generated|divider|divider|StageOut[49]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\ ) # ( !\clear1|Div0|auto_generated|divider|divider|StageOut[49]~33_combout\ & ( 
-- \clear1|Div0|auto_generated|divider|divider|StageOut[49]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~32_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~33_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\);

-- Location: LABCELL_X43_Y13_N42
\clear1|Div0|auto_generated|divider|divider|StageOut[48]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\ = ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(7) ) ) # ( 
-- !\clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(7),
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~25_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\);

-- Location: LABCELL_X42_Y13_N30
\clear1|Div0|auto_generated|divider|divider|op_13~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~38_cout\);

-- Location: LABCELL_X42_Y13_N33
\clear1|Div0|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( \clear1|addressOut\(5) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~38_cout\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~34\ = CARRY(( \clear1|addressOut\(5) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(5),
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~38_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X42_Y13_N36
\clear1|Div0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|addressOut\(6))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~34\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|addressOut\(6))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \clear1|ALT_INV_addressOut\(6),
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~34\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X42_Y13_N39
\clear1|Div0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~22\ = CARRY(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~23_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~30\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X42_Y13_N42
\clear1|Div0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~26\ = CARRY(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~34_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~22\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X42_Y13_N45
\clear1|Div0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_13~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~14_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~15_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~26\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X42_Y13_N48
\clear1|Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~18\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X42_Y13_N51
\clear1|Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_13~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~3_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X42_Y13_N54
\clear1|Div0|auto_generated|divider|divider|op_13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_12~9_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[53]~0_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[53]~1_combout\))) ) + ( VCC ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~1_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[53]~0_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~10\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_13~6_cout\);

-- Location: LABCELL_X42_Y13_N57
\clear1|Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_13~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_13~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X42_Y14_N51
\clear1|Div0|auto_generated|divider|divider|StageOut[61]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\);

-- Location: LABCELL_X42_Y14_N6
\clear1|Div0|auto_generated|divider|divider|StageOut[61]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[61]~5_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[52]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~3_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~4_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[61]~5_combout\);

-- Location: LABCELL_X42_Y14_N45
\clear1|Div0|auto_generated|divider|divider|StageOut[60]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\);

-- Location: LABCELL_X42_Y14_N15
\clear1|Div0|auto_generated|divider|divider|StageOut[60]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|StageOut[51]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~10_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\);

-- Location: LABCELL_X42_Y14_N33
\clear1|Div0|auto_generated|divider|divider|StageOut[59]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[50]~15_combout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[50]~14_combout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~14_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~15_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\);

-- Location: LABCELL_X42_Y14_N42
\clear1|Div0|auto_generated|divider|divider|StageOut[58]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_12~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\);

-- Location: LABCELL_X42_Y14_N18
\clear1|Div0|auto_generated|divider|divider|StageOut[58]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|StageOut[49]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~34_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\);

-- Location: LABCELL_X40_Y15_N57
\clear1|Div0|auto_generated|divider|divider|StageOut[57]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\ = (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_12~25_sumout\)) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|StageOut[48]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~23_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\);

-- Location: LABCELL_X40_Y15_N18
\clear1|Div0|auto_generated|divider|divider|StageOut[56]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\clear1|addressOut\(6)) ) ) # ( 
-- !\clear1|Div0|auto_generated|divider|divider|op_12~33_sumout\ & ( (\clear1|addressOut\(6) & \clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(6),
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\);

-- Location: LABCELL_X42_Y15_N30
\clear1|Div0|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~38_cout\);

-- Location: LABCELL_X42_Y15_N33
\clear1|Div0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( \clear1|addressOut\(4) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~38_cout\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~34\ = CARRY(( \clear1|addressOut\(4) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(4),
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~38_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X42_Y15_N36
\clear1|Div0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|addressOut\(5))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~34\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|addressOut\(5))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(5),
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~34\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X42_Y15_N39
\clear1|Div0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~41_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~30\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X42_Y15_N42
\clear1|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~26\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X42_Y15_N45
\clear1|Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\)) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\)))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_14~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\)) # (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (((\clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\)))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~35_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X42_Y15_N48
\clear1|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~16_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X42_Y15_N51
\clear1|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_14~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~7_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~11_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X42_Y15_N54
\clear1|Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_13~9_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[61]~5_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[61]~2_combout\))) ) + ( VCC ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~2_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~5_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~10\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X42_Y15_N57
\clear1|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X42_Y14_N24
\clear1|Div0|auto_generated|divider|divider|StageOut[69]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[69]~6_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_13~13_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[69]~6_combout\);

-- Location: LABCELL_X42_Y14_N12
\clear1|Div0|auto_generated|divider|divider|StageOut[69]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[69]~12_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\ & ( \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\clear1|Div0|auto_generated|divider|divider|StageOut[60]~11_combout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[60]~7_combout\ & \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~7_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~11_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[69]~12_combout\);

-- Location: LABCELL_X42_Y14_N48
\clear1|Div0|auto_generated|divider|divider|StageOut[68]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_13~17_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\);

-- Location: LABCELL_X42_Y14_N0
\clear1|Div0|auto_generated|divider|divider|StageOut[68]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[59]~16_combout\ & ( \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~16_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\);

-- Location: LABCELL_X42_Y14_N57
\clear1|Div0|auto_generated|divider|divider|StageOut[67]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- ((\clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\)) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_13~25_sumout\ & ( 
-- (\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|StageOut[58]~35_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[58]~31_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~31_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~35_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\);

-- Location: LABCELL_X40_Y15_N27
\clear1|Div0|auto_generated|divider|divider|StageOut[66]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_13~21_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\);

-- Location: LABCELL_X40_Y15_N36
\clear1|Div0|auto_generated|divider|divider|StageOut[66]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\ & ( \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\);

-- Location: LABCELL_X40_Y15_N3
\clear1|Div0|auto_generated|divider|divider|StageOut[65]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_13~29_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[56]~41_combout\ & 
-- \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~41_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\);

-- Location: LABCELL_X42_Y14_N54
\clear1|Div0|auto_generated|divider|divider|StageOut[64]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\) # (\clear1|addressOut\(5)) ) ) # ( 
-- !\clear1|Div0|auto_generated|divider|divider|op_13~33_sumout\ & ( (\clear1|addressOut\(5) & \clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(5),
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\);

-- Location: LABCELL_X42_Y15_N0
\clear1|Div0|auto_generated|divider|divider|op_3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~38_cout\);

-- Location: LABCELL_X42_Y15_N3
\clear1|Div0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( \clear1|addressOut\(3) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~38_cout\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~34\ = CARRY(( \clear1|addressOut\(3) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(3),
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~38_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X42_Y15_N6
\clear1|Div0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|addressOut\(4))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~34\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\clear1|addressOut\(4))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(4),
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~34\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X42_Y15_N9
\clear1|Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~47_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~30\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X42_Y15_N12
\clear1|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~42_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X42_Y15_N15
\clear1|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~22_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~25_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X42_Y15_N18
\clear1|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~36_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X42_Y15_N21
\clear1|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\)) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\)))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\)) # (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\)))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~13_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~17_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X42_Y15_N24
\clear1|Div0|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_14~9_sumout\)) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[69]~12_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[69]~6_combout\)))) ) + ( VCC ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~6_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~12_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~10\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X42_Y15_N27
\clear1|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X42_Y14_N21
\clear1|Div0|auto_generated|divider|divider|StageOut[77]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[77]~18_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_14~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[77]~18_combout\);

-- Location: LABCELL_X42_Y14_N3
\clear1|Div0|auto_generated|divider|divider|StageOut[77]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[77]~19_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[68]~17_combout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[68]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~13_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~17_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[77]~19_combout\);

-- Location: LABCELL_X42_Y14_N39
\clear1|Div0|auto_generated|divider|divider|StageOut[76]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~21_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\);

-- Location: LABCELL_X42_Y14_N9
\clear1|Div0|auto_generated|divider|divider|StageOut[76]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|StageOut[67]~36_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~36_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\);

-- Location: LABCELL_X40_Y15_N24
\clear1|Div0|auto_generated|divider|divider|StageOut[75]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[66]~25_combout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[66]~22_combout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~22_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~25_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\);

-- Location: LABCELL_X40_Y15_N39
\clear1|Div0|auto_generated|divider|divider|StageOut[74]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\);

-- Location: LABCELL_X40_Y15_N0
\clear1|Div0|auto_generated|divider|divider|StageOut[74]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|StageOut[65]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~42_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\);

-- Location: LABCELL_X42_Y14_N27
\clear1|Div0|auto_generated|divider|divider|StageOut[73]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|StageOut[64]~47_combout\ ) ) # ( 
-- !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~47_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\);

-- Location: LABCELL_X40_Y15_N48
\clear1|Div0|auto_generated|divider|divider|StageOut[72]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|addressOut\(4) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \clear1|Div0|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(4),
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\);

-- Location: LABCELL_X43_Y15_N30
\clear1|Div0|auto_generated|divider|divider|op_4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~38_cout\);

-- Location: LABCELL_X43_Y15_N33
\clear1|Div0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( \clear1|addressOut\(2) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~38_cout\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~34\ = CARRY(( \clear1|addressOut\(2) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(2),
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~38_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X43_Y15_N36
\clear1|Div0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|addressOut\(3))) ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~34\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~30\ = CARRY(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|addressOut\(3))) ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|ALT_INV_addressOut\(3),
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~34\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X43_Y15_N39
\clear1|Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~52_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~30\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X43_Y15_N42
\clear1|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( VCC ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X43_Y15_N45
\clear1|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\)))) # (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~40_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~43_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X43_Y15_N48
\clear1|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\)) ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~26_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X43_Y15_N51
\clear1|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\)))) # (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~30_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~37_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X43_Y15_N54
\clear1|Div0|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[77]~19_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[77]~18_combout\))) ) + ( VCC ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~18_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~19_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~10\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X43_Y15_N57
\clear1|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X42_Y14_N30
\clear1|Div0|auto_generated|divider|divider|StageOut[85]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[85]~29_combout\ = ( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[85]~29_combout\);

-- Location: LABCELL_X42_Y14_N36
\clear1|Div0|auto_generated|divider|divider|StageOut[85]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[85]~38_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[76]~30_combout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[76]~37_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~37_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~30_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[85]~38_combout\);

-- Location: LABCELL_X40_Y15_N6
\clear1|Div0|auto_generated|divider|divider|StageOut[84]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\);

-- Location: LABCELL_X40_Y15_N9
\clear1|Div0|auto_generated|divider|divider|StageOut[84]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[75]~26_combout\ & ( \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~26_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\);

-- Location: LABCELL_X40_Y15_N54
\clear1|Div0|auto_generated|divider|divider|StageOut[83]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[74]~43_combout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[74]~40_combout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~40_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~43_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\);

-- Location: LABCELL_X48_Y15_N18
\clear1|Div0|auto_generated|divider|divider|StageOut[82]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\);

-- Location: LABCELL_X48_Y15_N45
\clear1|Div0|auto_generated|divider|divider|StageOut[82]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\);

-- Location: LABCELL_X40_Y15_N45
\clear1|Div0|auto_generated|divider|divider|StageOut[81]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[72]~52_combout\ & 
-- \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~52_combout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\);

-- Location: LABCELL_X48_Y15_N27
\clear1|Div0|auto_generated|divider|divider|StageOut[80]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|addressOut\(3) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \clear1|Div0|auto_generated|divider|divider|op_3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \clear1|ALT_INV_addressOut\(3),
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\);

-- Location: LABCELL_X43_Y15_N0
\clear1|Div0|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~38_cout\);

-- Location: LABCELL_X43_Y15_N3
\clear1|Div0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( \clear1|addressOut\(1) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~38_cout\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~34\ = CARRY(( \clear1|addressOut\(1) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(1),
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X43_Y15_N6
\clear1|Div0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|addressOut\(2))) ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~34\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~30\ = CARRY(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|addressOut\(2))) ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|ALT_INV_addressOut\(2),
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~34\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X43_Y15_N9
\clear1|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~30\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~55_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~30\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X43_Y15_N12
\clear1|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~26\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~53_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X43_Y15_N15
\clear1|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\))) ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( GND ) + ( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\))) ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~46_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~49_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X43_Y15_N18
\clear1|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~44_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X43_Y15_N21
\clear1|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\)))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \clear1|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\)))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~27_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X43_Y15_N24
\clear1|Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_4~9_sumout\)) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\clear1|Div0|auto_generated|divider|divider|StageOut[85]~38_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[85]~29_combout\)))) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~29_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~38_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~10\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X43_Y15_N27
\clear1|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X40_Y15_N51
\clear1|Div0|auto_generated|divider|divider|StageOut[93]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[93]~20_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[93]~20_combout\);

-- Location: LABCELL_X40_Y15_N33
\clear1|Div0|auto_generated|divider|divider|StageOut[93]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[93]~28_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\ & ( \clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\clear1|Div0|auto_generated|divider|divider|StageOut[84]~21_combout\ & ( (\clear1|Div0|auto_generated|divider|divider|StageOut[84]~27_combout\ & \clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~27_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[93]~28_combout\);

-- Location: LABCELL_X40_Y15_N12
\clear1|Div0|auto_generated|divider|divider|StageOut[92]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[92]~39_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( !\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[92]~39_combout\);

-- Location: LABCELL_X40_Y15_N15
\clear1|Div0|auto_generated|divider|divider|StageOut[92]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[92]~45_combout\ = (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \clear1|Div0|auto_generated|divider|divider|StageOut[83]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~44_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[92]~45_combout\);

-- Location: LABCELL_X45_Y15_N24
\clear1|Div0|auto_generated|divider|divider|StageOut[91]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[91]~50_combout\ = ( \clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\ & ( (\clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|StageOut[82]~49_combout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\clear1|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[82]~46_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~46_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~49_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[91]~50_combout\);

-- Location: LABCELL_X40_Y15_N21
\clear1|Div0|auto_generated|divider|divider|StageOut[90]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[90]~51_combout\ = (\clear1|Div0|auto_generated|divider|divider|op_4~25_sumout\ & !\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[90]~51_combout\);

-- Location: LABCELL_X40_Y15_N42
\clear1|Div0|auto_generated|divider|divider|StageOut[90]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[90]~54_combout\ = (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \clear1|Div0|auto_generated|divider|divider|StageOut[81]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~53_combout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[90]~54_combout\);

-- Location: LABCELL_X45_Y15_N27
\clear1|Div0|auto_generated|divider|divider|StageOut[89]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[89]~56_combout\ = ( \clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( (!\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\) ) ) # ( !\clear1|Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \clear1|Div0|auto_generated|divider|divider|StageOut[80]~55_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~55_combout\,
	dataf => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[89]~56_combout\);

-- Location: LABCELL_X40_Y15_N30
\clear1|Div0|auto_generated|divider|divider|StageOut[88]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|StageOut[88]~57_combout\ = ( \clear1|addressOut\(2) & ( (\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\) ) ) # ( 
-- !\clear1|addressOut\(2) & ( (\clear1|Div0|auto_generated|divider|divider|op_4~33_sumout\ & !\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|ALT_INV_addressOut\(2),
	combout => \clear1|Div0|auto_generated|divider|divider|StageOut[88]~57_combout\);

-- Location: LABCELL_X45_Y15_N30
\clear1|Div0|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X45_Y15_N33
\clear1|Div0|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( \clear1|addressOut\(0) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(0),
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~38_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X45_Y15_N36
\clear1|Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|addressOut\(1))) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|ALT_INV_addressOut\(1),
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~34_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X45_Y15_N39
\clear1|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[88]~57_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[88]~57_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~30_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X45_Y15_N42
\clear1|Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[89]~56_combout\)) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~56_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~26_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X45_Y15_N45
\clear1|Div0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[90]~54_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[90]~51_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~51_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~54_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~22_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X45_Y15_N48
\clear1|Div0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|StageOut[91]~50_combout\)) ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~50_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~18_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X45_Y15_N51
\clear1|Div0|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Div0|auto_generated|divider|divider|StageOut[92]~45_combout\)) # (\clear1|Div0|auto_generated|divider|divider|StageOut[92]~39_combout\))) ) + ( GND ) + ( 
-- \clear1|Div0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~39_combout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~45_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~14_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X45_Y15_N54
\clear1|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # (\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\clear1|Div0|auto_generated|divider|divider|StageOut[93]~28_combout\) # (\clear1|Div0|auto_generated|divider|divider|StageOut[93]~20_combout\)))) ) + ( VCC ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~20_combout\,
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~28_combout\,
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~10_cout\,
	cout => \clear1|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X45_Y15_N57
\clear1|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \clear1|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X45_Y15_N0
\clear1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~21_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \clear1|Add2~22\ = CARRY(( !\clear1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => GND,
	sumout => \clear1|Add2~21_sumout\,
	cout => \clear1|Add2~22\);

-- Location: LABCELL_X45_Y15_N3
\clear1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~25_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \clear1|Add2~22\ ))
-- \clear1|Add2~26\ = CARRY(( !\clear1|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( VCC ) + ( \clear1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \clear1|Add2~22\,
	sumout => \clear1|Add2~25_sumout\,
	cout => \clear1|Add2~26\);

-- Location: LABCELL_X45_Y15_N6
\clear1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~17_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \clear1|Add2~26\ ))
-- \clear1|Add2~18\ = CARRY(( !\clear1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \clear1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \clear1|Add2~26\,
	sumout => \clear1|Add2~17_sumout\,
	cout => \clear1|Add2~18\);

-- Location: LABCELL_X45_Y15_N9
\clear1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~13_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \clear1|Add2~18\ ))
-- \clear1|Add2~14\ = CARRY(( !\clear1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \clear1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \clear1|Add2~18\,
	sumout => \clear1|Add2~13_sumout\,
	cout => \clear1|Add2~14\);

-- Location: LABCELL_X45_Y15_N12
\clear1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~9_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \clear1|Add2~14\ ))
-- \clear1|Add2~10\ = CARRY(( !\clear1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \clear1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \clear1|Add2~14\,
	sumout => \clear1|Add2~9_sumout\,
	cout => \clear1|Add2~10\);

-- Location: LABCELL_X45_Y15_N15
\clear1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~5_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \clear1|Add2~10\ ))
-- \clear1|Add2~6\ = CARRY(( !\clear1|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \clear1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \clear1|Add2~10\,
	sumout => \clear1|Add2~5_sumout\,
	cout => \clear1|Add2~6\);

-- Location: LABCELL_X45_Y15_N18
\clear1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add2~1_sumout\ = SUM(( !\clear1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \clear1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \clear1|Add2~6\,
	sumout => \clear1|Add2~1_sumout\);

-- Location: FF_X45_Y15_N19
\clear1|yOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~1_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(6));

-- Location: FF_X45_Y15_N16
\clear1|yOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~5_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(5));

-- Location: MLABCELL_X39_Y10_N21
\draw1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add1~1_combout\ = ( \draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\)))) ) ) # ( !\draw1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- (!\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # ((!\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # ((!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & !\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111111101110111000000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \draw1|Add1~1_combout\);

-- Location: FF_X39_Y10_N23
\draw1|yOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add1~1_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(5));

-- Location: LABCELL_X31_Y13_N21
\p2|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux9~0_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( !\p2|Add9~5_sumout\ ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ & ( !\p2|Add3~5_sumout\ ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ 
-- & ( \p2|yOut1\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111110000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add9~5_sumout\,
	datac => \p2|ALT_INV_yOut1\(5),
	datad => \p2|ALT_INV_Add3~5_sumout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Mux9~0_combout\);

-- Location: LABCELL_X31_Y13_N3
\p2|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux9~1_combout\ = ( \p2|Mux9~0_combout\ & ( \p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\) # ((!\p2|Add21~5_sumout\) # (\p1|present~3_combout\)) ) ) ) # ( !\p2|Mux9~0_combout\ & ( \p2|yOut[6]~4_combout\ & ( (\p1|present[3]~8_combout\ & 
-- (!\p2|Add21~5_sumout\ & !\p1|present~3_combout\)) ) ) ) # ( \p2|Mux9~0_combout\ & ( !\p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\) # ((!\p2|Add15~5_sumout\ & \p1|present~3_combout\)) ) ) ) # ( !\p2|Mux9~0_combout\ & ( !\p2|yOut[6]~4_combout\ & ( 
-- (\p1|present[3]~8_combout\ & (!\p2|Add15~5_sumout\ & \p1|present~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100101010101110111001010000000000001111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p2|ALT_INV_Add15~5_sumout\,
	datac => \p2|ALT_INV_Add21~5_sumout\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p2|ALT_INV_Mux9~0_combout\,
	dataf => \p2|ALT_INV_yOut[6]~4_combout\,
	combout => \p2|Mux9~1_combout\);

-- Location: LABCELL_X35_Y13_N3
\p2|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux9~2_combout\ = ( \p2|yOut[6]~1_combout\ & ( \p2|Mux9~1_combout\ & ( (!\p2|yOut2\(5) & \p2|yOut[6]~2_combout\) ) ) ) # ( !\p2|yOut[6]~1_combout\ & ( \p2|Mux9~1_combout\ & ( !\p2|yOut1\(5) ) ) ) # ( \p2|yOut[6]~1_combout\ & ( !\p2|Mux9~1_combout\ & ( 
-- (!\p2|yOut2\(5)) # (!\p2|yOut[6]~2_combout\) ) ) ) # ( !\p2|yOut[6]~1_combout\ & ( !\p2|Mux9~1_combout\ & ( !\p2|yOut1\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111100110011110000111100000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_yOut2\(5),
	datac => \p2|ALT_INV_yOut1\(5),
	datad => \p2|ALT_INV_yOut[6]~2_combout\,
	datae => \p2|ALT_INV_yOut[6]~1_combout\,
	dataf => \p2|ALT_INV_Mux9~1_combout\,
	combout => \p2|Mux9~2_combout\);

-- Location: FF_X35_Y13_N4
\p2|yOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux9~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(5));

-- Location: LABCELL_X36_Y12_N0
\yFinal[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[5]~1_combout\ = ( \p2|yOut\(5) & ( (!\p2|printWinner~q\) # (\draw1|yOut\(5)) ) ) # ( !\p2|yOut\(5) & ( (\draw1|yOut\(5) & \p2|printWinner~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|ALT_INV_yOut\(5),
	datac => \p2|ALT_INV_printWinner~q\,
	dataf => \p2|ALT_INV_yOut\(5),
	combout => \yFinal[5]~1_combout\);

-- Location: LABCELL_X35_Y12_N24
\p2|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux10~0_combout\ = ( !\p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( !\p2|Add3~9_sumout\ ) ) ) # ( \p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & ( !\p2|Add9~9_sumout\ ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ 
-- & ( \p2|yOut1\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111101010101010101011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add9~9_sumout\,
	datac => \p2|ALT_INV_Add3~9_sumout\,
	datad => \p2|ALT_INV_yOut1\(4),
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Mux10~0_combout\);

-- Location: LABCELL_X35_Y12_N0
\p2|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux10~1_combout\ = ( \p2|Add15~9_sumout\ & ( \p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\ & (((\p2|Mux10~0_combout\)))) # (\p1|present[3]~8_combout\ & ((!\p1|present~3_combout\ & ((!\p2|Add21~9_sumout\))) # (\p1|present~3_combout\ & 
-- (\p2|Mux10~0_combout\)))) ) ) ) # ( !\p2|Add15~9_sumout\ & ( \p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\ & (((\p2|Mux10~0_combout\)))) # (\p1|present[3]~8_combout\ & ((!\p1|present~3_combout\ & ((!\p2|Add21~9_sumout\))) # 
-- (\p1|present~3_combout\ & (\p2|Mux10~0_combout\)))) ) ) ) # ( \p2|Add15~9_sumout\ & ( !\p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\ & \p2|Mux10~0_combout\) ) ) ) # ( !\p2|Add15~9_sumout\ & ( !\p2|yOut[6]~4_combout\ & ( 
-- (!\p1|present[3]~8_combout\ & ((\p2|Mux10~0_combout\))) # (\p1|present[3]~8_combout\ & (\p1|present~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000010100000101001001111000010110100111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p2|ALT_INV_Mux10~0_combout\,
	datad => \p2|ALT_INV_Add21~9_sumout\,
	datae => \p2|ALT_INV_Add15~9_sumout\,
	dataf => \p2|ALT_INV_yOut[6]~4_combout\,
	combout => \p2|Mux10~1_combout\);

-- Location: LABCELL_X35_Y12_N9
\p2|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux10~2_combout\ = ( \p2|Mux10~1_combout\ & ( \p2|yOut[6]~1_combout\ & ( (!\p2|yOut2\(4) & \p2|yOut[6]~2_combout\) ) ) ) # ( !\p2|Mux10~1_combout\ & ( \p2|yOut[6]~1_combout\ & ( (!\p2|yOut2\(4)) # (!\p2|yOut[6]~2_combout\) ) ) ) # ( 
-- \p2|Mux10~1_combout\ & ( !\p2|yOut[6]~1_combout\ & ( !\p2|yOut1\(4) ) ) ) # ( !\p2|Mux10~1_combout\ & ( !\p2|yOut[6]~1_combout\ & ( !\p2|yOut1\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(4),
	datab => \p2|ALT_INV_yOut1\(4),
	datad => \p2|ALT_INV_yOut[6]~2_combout\,
	datae => \p2|ALT_INV_Mux10~1_combout\,
	dataf => \p2|ALT_INV_yOut[6]~1_combout\,
	combout => \p2|Mux10~2_combout\);

-- Location: FF_X35_Y12_N11
\p2|yOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux10~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(4));

-- Location: MLABCELL_X39_Y10_N18
\draw1|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add1~2_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ $ (\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( 
-- !\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|op_6~1_sumout\ $ (((\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010011001101010101001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \draw1|Add1~2_combout\);

-- Location: FF_X39_Y10_N20
\draw1|yOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add1~2_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(4));

-- Location: LABCELL_X36_Y12_N15
\yFinal[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[4]~8_combout\ = ( \p2|printWinner~q\ & ( \draw1|yOut\(4) ) ) # ( !\p2|printWinner~q\ & ( \draw1|yOut\(4) & ( \p2|yOut\(4) ) ) ) # ( !\p2|printWinner~q\ & ( !\draw1|yOut\(4) & ( \p2|yOut\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_yOut\(4),
	datae => \p2|ALT_INV_printWinner~q\,
	dataf => \draw1|ALT_INV_yOut\(4),
	combout => \yFinal[4]~8_combout\);

-- Location: FF_X45_Y15_N13
\clear1|yOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~9_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(4));

-- Location: FF_X45_Y15_N10
\clear1|yOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~13_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(3));

-- Location: MLABCELL_X39_Y10_N3
\draw1|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add1~3_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( 
-- !\draw1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & !\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Add1~3_combout\);

-- Location: FF_X39_Y10_N4
\draw1|yOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add1~3_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(3));

-- Location: MLABCELL_X34_Y12_N42
\p2|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux11~0_combout\ = ( \p2|Add9~13_sumout\ & ( (!\p1|present~3_combout\ & ((!\p1|present[1]~5_combout\ & ((\p2|yOut1\(3)))) # (\p1|present[1]~5_combout\ & (!\p2|Add3~13_sumout\)))) ) ) # ( !\p2|Add9~13_sumout\ & ( (!\p1|present[1]~5_combout\ & 
-- (((\p2|yOut1\(3))) # (\p1|present~3_combout\))) # (\p1|present[1]~5_combout\ & (!\p1|present~3_combout\ & (!\p2|Add3~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001011101010011000101110101001000000110010000100000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[1]~5_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p2|ALT_INV_Add3~13_sumout\,
	datad => \p2|ALT_INV_yOut1\(3),
	dataf => \p2|ALT_INV_Add9~13_sumout\,
	combout => \p2|Mux11~0_combout\);

-- Location: MLABCELL_X34_Y12_N54
\p2|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux11~1_combout\ = ( \p2|yOut[6]~4_combout\ & ( \p2|Mux11~0_combout\ & ( (!\p2|Add21~13_sumout\) # ((!\p1|present[3]~8_combout\) # (\p1|present~3_combout\)) ) ) ) # ( !\p2|yOut[6]~4_combout\ & ( \p2|Mux11~0_combout\ & ( (!\p1|present[3]~8_combout\) # 
-- ((!\p2|Add15~13_sumout\ & \p1|present~3_combout\)) ) ) ) # ( \p2|yOut[6]~4_combout\ & ( !\p2|Mux11~0_combout\ & ( (!\p2|Add21~13_sumout\ & (\p1|present[3]~8_combout\ & !\p1|present~3_combout\)) ) ) ) # ( !\p2|yOut[6]~4_combout\ & ( !\p2|Mux11~0_combout\ & 
-- ( (!\p2|Add15~13_sumout\ & (\p1|present[3]~8_combout\ & \p1|present~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000010100000000011110000111111001111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add21~13_sumout\,
	datab => \p2|ALT_INV_Add15~13_sumout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p2|ALT_INV_yOut[6]~4_combout\,
	dataf => \p2|ALT_INV_Mux11~0_combout\,
	combout => \p2|Mux11~1_combout\);

-- Location: MLABCELL_X34_Y12_N33
\p2|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux11~2_combout\ = ( \p2|Mux11~1_combout\ & ( \p2|yOut[6]~2_combout\ & ( (!\p2|yOut[6]~1_combout\ & (!\p2|yOut1\(3))) # (\p2|yOut[6]~1_combout\ & ((!\p2|yOut2\(3)))) ) ) ) # ( !\p2|Mux11~1_combout\ & ( \p2|yOut[6]~2_combout\ & ( 
-- (!\p2|yOut[6]~1_combout\ & (!\p2|yOut1\(3))) # (\p2|yOut[6]~1_combout\ & ((!\p2|yOut2\(3)))) ) ) ) # ( \p2|Mux11~1_combout\ & ( !\p2|yOut[6]~2_combout\ & ( (!\p2|yOut1\(3) & !\p2|yOut[6]~1_combout\) ) ) ) # ( !\p2|Mux11~1_combout\ & ( 
-- !\p2|yOut[6]~2_combout\ & ( (!\p2|yOut1\(3)) # (\p2|yOut[6]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101000001010000010101100101011001010110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(3),
	datab => \p2|ALT_INV_yOut2\(3),
	datac => \p2|ALT_INV_yOut[6]~1_combout\,
	datae => \p2|ALT_INV_Mux11~1_combout\,
	dataf => \p2|ALT_INV_yOut[6]~2_combout\,
	combout => \p2|Mux11~2_combout\);

-- Location: FF_X34_Y12_N35
\p2|yOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux11~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(3));

-- Location: MLABCELL_X34_Y12_N15
\yFinal[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[3]~7_combout\ = ( \p2|yOut\(3) & ( (!\p2|printWinner~q\) # (\draw1|yOut\(3)) ) ) # ( !\p2|yOut\(3) & ( (\p2|printWinner~q\ & \draw1|yOut\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_printWinner~q\,
	datad => \draw1|ALT_INV_yOut\(3),
	dataf => \p2|ALT_INV_yOut\(3),
	combout => \yFinal[3]~7_combout\);

-- Location: LABCELL_X43_Y14_N30
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \clear1|addressOut\(7) ) + ( !VCC ) + ( !VCC ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \clear1|addressOut\(7) ) + ( !VCC ) + ( !VCC ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(7),
	cin => GND,
	sharein => GND,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: LABCELL_X43_Y14_N33
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ = SUM(( \clear1|addressOut\(8) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ = CARRY(( \clear1|addressOut\(8) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(8),
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\);

-- Location: LABCELL_X43_Y14_N36
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ = SUM(( !\clear1|addressOut\(9) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ = CARRY(( !\clear1|addressOut\(9) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ = SHARE(\clear1|addressOut\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(9),
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\);

-- Location: LABCELL_X43_Y14_N39
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\clear1|addressOut\(10) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\clear1|addressOut\(10) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\clear1|addressOut\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(10),
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~15\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: LABCELL_X43_Y14_N42
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ = SUM(( \clear1|addressOut\(11) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ = CARRY(( \clear1|addressOut\(11) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(11),
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~22\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~23\);

-- Location: LABCELL_X43_Y14_N45
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\ = SUM(( \clear1|addressOut\(12) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ = CARRY(( \clear1|addressOut\(12) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(12),
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~22\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~23\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~26\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~27\);

-- Location: LABCELL_X43_Y14_N48
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\ = SUM(( \clear1|addressOut\(13) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~30\ = CARRY(( \clear1|addressOut\(13) ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(13),
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~26\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~27\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~30\,
	shareout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~31\);

-- Location: LABCELL_X43_Y14_N51
\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~31\ ) + ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~30\,
	sharein => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~31\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X43_Y14_N24
\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~25_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\);

-- Location: LABCELL_X43_Y14_N15
\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(12),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\);

-- Location: LABCELL_X43_Y14_N18
\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68_combout\);

-- Location: LABCELL_X43_Y14_N6
\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(10),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69_combout\);

-- Location: LABCELL_X43_Y14_N3
\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66_combout\);

-- Location: LABCELL_X43_Y14_N9
\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(8),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67_combout\);

-- Location: LABCELL_X45_Y14_N0
\clear1|Mod1|auto_generated|divider|divider|op_12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~14_cout\);

-- Location: LABCELL_X45_Y14_N3
\clear1|Mod1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \clear1|addressOut\(6) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~14_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~6\ = CARRY(( \clear1|addressOut\(6) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(6),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~14_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X45_Y14_N6
\clear1|Mod1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(7))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(7))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(7),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X45_Y14_N9
\clear1|Mod1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66_combout\) ) + ( VCC ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~22\ = CARRY(( (\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~67_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~66_combout\) ) + ( VCC ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~66_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~67_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~18\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X45_Y14_N12
\clear1|Mod1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(9))) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~22\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(9))) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(9),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~22\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X45_Y14_N15
\clear1|Mod1|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68_combout\) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~30\ = CARRY(( (\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~69_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~68_combout\) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~68_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~69_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~26\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X45_Y14_N18
\clear1|Mod1|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(11))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~30\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(11))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(11),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~30\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X45_Y14_N21
\clear1|Mod1|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~34\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_12~38\ = CARRY(( (\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~65_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~64_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~34\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X45_Y14_N24
\clear1|Mod1|auto_generated|divider|divider|op_12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~10_cout\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|addressOut\(13))) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datab => \clear1|ALT_INV_addressOut\(13),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~29_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~38\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_12~10_cout\);

-- Location: LABCELL_X45_Y14_N27
\clear1|Mod1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_12~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_12~10_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X45_Y14_N30
\clear1|Mod1|auto_generated|divider|divider|op_13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~18_cout\);

-- Location: LABCELL_X45_Y14_N33
\clear1|Mod1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( \clear1|addressOut\(5) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~18_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~10\ = CARRY(( \clear1|addressOut\(5) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(5),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~18_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X45_Y14_N36
\clear1|Mod1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|addressOut\(6))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~6\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ 
-- & (\clear1|addressOut\(6))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \clear1|ALT_INV_addressOut\(6),
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~10\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X43_Y14_N57
\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\);

-- Location: LABCELL_X43_Y14_N0
\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\ = ( \clear1|addressOut\(11) & ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|ALT_INV_addressOut\(11),
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\);

-- Location: LABCELL_X43_Y14_N54
\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\clear1|addressOut\(10)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( (\clear1|addressOut\(10) & \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(10),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\);

-- Location: LABCELL_X43_Y14_N12
\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\);

-- Location: LABCELL_X48_Y14_N36
\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|addressOut\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_addressOut\(9),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\);

-- Location: LABCELL_X43_Y14_N21
\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\clear1|addressOut\(8)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & ( (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \clear1|addressOut\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|ALT_INV_addressOut\(8),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LABCELL_X43_Y14_N27
\clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\clear1|addressOut\(7)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ & ( (\clear1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \clear1|addressOut\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|ALT_INV_addressOut\(7),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\);

-- Location: LABCELL_X45_Y14_N39
\clear1|Mod1|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[48]~34_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X45_Y14_N42
\clear1|Mod1|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~22\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~43_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~22\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X45_Y14_N45
\clear1|Mod1|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_13~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~50_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~51_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~26\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X45_Y14_N48
\clear1|Mod1|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\)) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~30\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~34\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\)) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~57_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~30\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X45_Y14_N51
\clear1|Mod1|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_13~34\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_13~38\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~61_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~62_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~34\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~38\);

-- Location: LABCELL_X45_Y14_N54
\clear1|Mod1|auto_generated|divider|divider|op_13~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~14_cout\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_12~37_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~65_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[53]~64_combout\))) ) + ( VCC ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~64_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~65_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~38\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_13~14_cout\);

-- Location: LABCELL_X45_Y14_N57
\clear1|Mod1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_13~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_13~14_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X46_Y15_N9
\clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|addressOut\(6) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \clear1|ALT_INV_addressOut\(6),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\);

-- Location: LABCELL_X46_Y15_N0
\clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\ & 
-- !\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~9_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\);

-- Location: LABCELL_X46_Y14_N24
\clear1|Mod1|auto_generated|divider|divider|StageOut[61]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~60_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~60_combout\);

-- Location: LABCELL_X46_Y14_N9
\clear1|Mod1|auto_generated|divider|divider|StageOut[61]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~63_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[52]~61_combout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & \clear1|Mod1|auto_generated|divider|divider|StageOut[52]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~62_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~61_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[61]~63_combout\);

-- Location: LABCELL_X46_Y14_N0
\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\);

-- Location: LABCELL_X46_Y14_N6
\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[51]~57_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~57_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\);

-- Location: LABCELL_X48_Y14_N33
\clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~50_combout\ ) ) ) # ( 
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ ) ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[50]~51_combout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~50_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~51_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\);

-- Location: LABCELL_X48_Y14_N18
\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\);

-- Location: LABCELL_X48_Y14_N45
\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[49]~43_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[49]~43_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\);

-- Location: LABCELL_X46_Y14_N18
\clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[48]~34_combout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_12~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[48]~34_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\);

-- Location: LABCELL_X46_Y14_N30
\clear1|Mod1|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X46_Y14_N33
\clear1|Mod1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( \clear1|addressOut\(4) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~22_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~14\ = CARRY(( \clear1|addressOut\(4) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(4),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X46_Y14_N36
\clear1|Mod1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|addressOut\(5))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\clear1|addressOut\(5))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|ALT_INV_addressOut\(5),
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~14\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X46_Y14_N39
\clear1|Mod1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\clear1|Mod1|auto_generated|divider|divider|StageOut[56]~9_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[56]~9_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~10\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X46_Y14_N42
\clear1|Mod1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X46_Y14_N45
\clear1|Mod1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~44_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~26\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X46_Y14_N48
\clear1|Mod1|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~30\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~34\ = CARRY(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[59]~52_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~30\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X46_Y14_N51
\clear1|Mod1|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~34\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~56_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~58_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~34\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X46_Y14_N54
\clear1|Mod1|auto_generated|divider|divider|op_14~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~18_cout\ = CARRY(( VCC ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_13~37_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[61]~63_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[61]~60_combout\))) ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~60_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~63_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~38\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_14~18_cout\);

-- Location: LABCELL_X46_Y14_N57
\clear1|Mod1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_14~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_14~18_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X46_Y15_N39
\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\ = (\clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\ & \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~10_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\);

-- Location: LABCELL_X46_Y15_N21
\clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # (\clear1|addressOut\(5)) ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_13~9_sumout\ & ( (\clear1|addressOut\(5) & \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(5),
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\);

-- Location: MLABCELL_X47_Y14_N0
\clear1|Mod1|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~26_cout\);

-- Location: MLABCELL_X47_Y14_N3
\clear1|Mod1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \clear1|addressOut\(3) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~26_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~6\ = CARRY(( \clear1|addressOut\(3) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(3),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X47_Y14_N6
\clear1|Mod1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|addressOut\(4))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\clear1|addressOut\(4))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|ALT_INV_addressOut\(4),
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X47_Y14_N9
\clear1|Mod1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\)) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\))) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\)) # (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\))) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~18\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X47_Y14_N12
\clear1|Mod1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\clear1|Mod1|auto_generated|divider|divider|StageOut[65]~10_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~10_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~14\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X46_Y14_N3
\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_14~5_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\);

-- Location: LABCELL_X46_Y14_N21
\clear1|Mod1|auto_generated|divider|divider|StageOut[69]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~55_combout\ = (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \clear1|Mod1|auto_generated|divider|divider|op_13~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~55_combout\);

-- Location: LABCELL_X46_Y14_N27
\clear1|Mod1|auto_generated|divider|divider|StageOut[69]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~59_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[60]~58_combout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \clear1|Mod1|auto_generated|divider|divider|StageOut[60]~56_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~56_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~58_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[69]~59_combout\);

-- Location: LABCELL_X48_Y14_N24
\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_13~29_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\);

-- Location: LABCELL_X48_Y14_N3
\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[59]~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[59]~52_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\);

-- Location: LABCELL_X48_Y14_N51
\clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\) ) ) ) # ( \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|StageOut[58]~44_combout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_13~25_sumout\ & ( 
-- (\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & \clear1|Mod1|auto_generated|divider|divider|StageOut[58]~42_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010101010101010110101010111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~42_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[58]~44_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\);

-- Location: LABCELL_X48_Y14_N39
\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_13~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\);

-- Location: LABCELL_X48_Y14_N21
\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[57]~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[57]~35_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\);

-- Location: MLABCELL_X47_Y14_N15
\clear1|Mod1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_3~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~10\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X47_Y14_N18
\clear1|Mod1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~30\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~34\ = CARRY(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~30\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~34\);

-- Location: MLABCELL_X47_Y14_N21
\clear1|Mod1|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_3~34\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~49_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~53_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~34\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~38\);

-- Location: MLABCELL_X47_Y14_N24
\clear1|Mod1|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_14~37_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[69]~59_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[69]~55_combout\))) ) + ( VCC ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[69]~55_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[69]~59_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~38\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_3~22_cout\);

-- Location: MLABCELL_X47_Y14_N27
\clear1|Mod1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X46_Y15_N36
\clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\) # 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~8_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\);

-- Location: LABCELL_X46_Y14_N12
\clear1|Mod1|auto_generated|divider|divider|StageOut[77]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~48_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_14~33_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~48_combout\);

-- Location: LABCELL_X48_Y14_N57
\clear1|Mod1|auto_generated|divider|divider|StageOut[77]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~54_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[68]~53_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[68]~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~49_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[68]~53_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[77]~54_combout\);

-- Location: LABCELL_X46_Y14_N15
\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_14~29_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\);

-- Location: LABCELL_X48_Y14_N42
\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[67]~45_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\);

-- Location: LABCELL_X48_Y14_N15
\clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\) ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~36_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[66]~33_combout\) ) ) ) # ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_14~25_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~36_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\);

-- Location: LABCELL_X46_Y15_N27
\clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\ = (!\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|op_14~9_sumout\)) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\);

-- Location: LABCELL_X46_Y15_N24
\clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\ = ( \clear1|addressOut\(4) & ( (\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) # (\clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\) ) ) # ( 
-- !\clear1|addressOut\(4) & ( (\clear1|Mod1|auto_generated|divider|divider|op_14~13_sumout\ & !\clear1|Mod1|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \clear1|ALT_INV_addressOut\(4),
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\);

-- Location: MLABCELL_X47_Y14_N30
\clear1|Mod1|auto_generated|divider|divider|op_4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~30_cout\);

-- Location: MLABCELL_X47_Y14_N33
\clear1|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( \clear1|addressOut\(2) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~30_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( \clear1|addressOut\(2) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(2),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~30_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X47_Y14_N36
\clear1|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\clear1|addressOut\(3))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|addressOut\(3))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(3),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X47_Y14_N39
\clear1|Mod1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X47_Y14_N42
\clear1|Mod1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~22\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~17_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~22\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X47_Y14_N45
\clear1|Mod1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_4~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_3~9_sumout\)))) # (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~11_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[74]~8_combout\))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~8_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~11_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~18\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X47_Y14_N48
\clear1|Mod1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~34\ = CARRY(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~37_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~14\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X47_Y14_N51
\clear1|Mod1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_4~34\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\)))) # (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~41_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~46_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~34\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X47_Y14_N54
\clear1|Mod1|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_3~37_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[77]~54_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[77]~48_combout\))) ) + ( VCC ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~48_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~54_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~38\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_4~26_cout\);

-- Location: MLABCELL_X47_Y14_N57
\clear1|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X46_Y15_N33
\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[83]~12_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\);

-- Location: LABCELL_X46_Y15_N3
\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\);

-- Location: LABCELL_X48_Y15_N36
\clear1|Mod1|auto_generated|divider|divider|StageOut[85]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~40_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_3~33_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~40_combout\);

-- Location: LABCELL_X48_Y14_N9
\clear1|Mod1|auto_generated|divider|divider|StageOut[85]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~47_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\ ) ) # ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|StageOut[76]~41_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[76]~46_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~46_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~41_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[85]~47_combout\);

-- Location: LABCELL_X48_Y15_N42
\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_3~29_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\);

-- Location: LABCELL_X48_Y15_N15
\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[75]~37_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~37_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\);

-- Location: LABCELL_X46_Y15_N15
\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\);

-- Location: LABCELL_X46_Y15_N42
\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[73]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~17_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LABCELL_X46_Y15_N57
\clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[72]~22_combout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~22_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\);

-- Location: LABCELL_X48_Y15_N33
\clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\ = ( \clear1|addressOut\(3) & ( \clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( \clear1|addressOut\(3) & ( !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( \clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ ) ) ) # ( !\clear1|addressOut\(3) & ( !\clear1|Mod1|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_3~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datae => \clear1|ALT_INV_addressOut\(3),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\);

-- Location: MLABCELL_X47_Y15_N0
\clear1|Mod1|auto_generated|divider|divider|op_5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~34_cout\);

-- Location: MLABCELL_X47_Y15_N3
\clear1|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \clear1|addressOut\(1) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~34_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( \clear1|addressOut\(1) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(1),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~34_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X47_Y15_N6
\clear1|Mod1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|addressOut\(2))) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|addressOut\(2))) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(2),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X47_Y15_N9
\clear1|Mod1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~2_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~14\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X47_Y15_N12
\clear1|Mod1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~23_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~10\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X47_Y15_N15
\clear1|Mod1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_5~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~15_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~18_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~26\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X47_Y15_N18
\clear1|Mod1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\)) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~22\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_4~13_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[83]~12_combout\)) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[83]~12_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~22\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X47_Y15_N21
\clear1|Mod1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_5~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~32_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~18\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X47_Y15_N24
\clear1|Mod1|auto_generated|divider|divider|op_5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~30_cout\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|op_4~37_sumout\)) # (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[85]~47_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[85]~40_combout\)))) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~40_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[85]~47_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~38\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_5~30_cout\);

-- Location: MLABCELL_X47_Y15_N27
\clear1|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_5~30_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X46_Y15_N30
\clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\ & 
-- (!\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\ & \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\ & !\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100000111111111010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~13_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~7_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\);

-- Location: LABCELL_X46_Y15_N51
\clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~18_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[82]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~15_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[82]~18_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\);

-- Location: LABCELL_X46_Y15_N45
\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\);

-- Location: LABCELL_X46_Y15_N48
\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\ = (\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & \clear1|Mod1|auto_generated|divider|divider|StageOut[81]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[81]~23_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\);

-- Location: LABCELL_X48_Y15_N0
\clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\ ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ ) ) # ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_4~5_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[80]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[80]~2_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\);

-- Location: LABCELL_X48_Y15_N57
\clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ & ( \clear1|addressOut\(2) ) ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ ) ) # ( \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_4~9_sumout\ & 
-- ( \clear1|addressOut\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_addressOut\(2),
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\);

-- Location: MLABCELL_X47_Y15_N30
\clear1|Mod1|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~38_cout\);

-- Location: MLABCELL_X47_Y15_N33
\clear1|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \clear1|addressOut\(0) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~38_cout\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( \clear1|addressOut\(0) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(0),
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~38_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: MLABCELL_X47_Y15_N36
\clear1|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (\clear1|addressOut\(1))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\clear1|addressOut\(1))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|ALT_INV_addressOut\(1),
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X47_Y15_N39
\clear1|Mod1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~5_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X47_Y15_N42
\clear1|Mod1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~18\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\)) ) + ( VCC ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~3_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~18\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X47_Y15_N45
\clear1|Mod1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~14\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\)))) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~21_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~24_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~14\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~30\);

-- Location: MLABCELL_X47_Y15_N48
\clear1|Mod1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~30\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~26\ = CARRY(( GND ) + ( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\)) ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[91]~19_combout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~30\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X47_Y15_N51
\clear1|Mod1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\)) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\)))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~26\ ))
-- \clear1|Mod1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod1|auto_generated|divider|divider|op_5~17_sumout\)) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~13_combout\) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[92]~7_combout\)))) ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~7_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[92]~13_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~26\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X48_Y15_N48
\clear1|Mod1|auto_generated|divider|divider|StageOut[93]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~31_combout\ = ( !\clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~31_combout\);

-- Location: LABCELL_X48_Y15_N9
\clear1|Mod1|auto_generated|divider|divider|StageOut[93]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~39_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\ ) ) # ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|StageOut[84]~38_combout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[84]~32_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~32_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[93]~39_combout\);

-- Location: MLABCELL_X47_Y15_N54
\clear1|Mod1|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|op_5~37_sumout\)))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod1|auto_generated|divider|divider|StageOut[93]~39_combout\)) # (\clear1|Mod1|auto_generated|divider|divider|StageOut[93]~31_combout\))) ) + ( VCC ) + ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[93]~31_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[93]~39_combout\,
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~22\,
	cout => \clear1|Mod1|auto_generated|divider|divider|op_6~34_cout\);

-- Location: MLABCELL_X47_Y15_N57
\clear1|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod1|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod1|auto_generated|divider|divider|op_6~34_cout\,
	sumout => \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X47_Y13_N36
\clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\ ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\ ) ) ) # ( \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26_combout\);

-- Location: LABCELL_X46_Y15_N18
\clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|StageOut[91]~19_combout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_5~21_sumout\ & 
-- !\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[91]~19_combout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\);

-- Location: MLABCELL_X47_Y13_N33
\clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\ & ( (\clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\ & 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~20_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27_combout\);

-- Location: LABCELL_X46_Y15_N12
\clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\ & 
-- (!\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\ & \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_5~25_sumout\ & ( 
-- (!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~21_combout\ & !\clear1|Mod1|auto_generated|divider|divider|StageOut[90]~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111111100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~21_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[90]~24_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\);

-- Location: MLABCELL_X47_Y13_N24
\clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\) # 
-- (!\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\ & 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~25_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30_combout\);

-- Location: MLABCELL_X47_Y13_N51
\clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[89]~3_combout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[89]~3_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\);

-- Location: MLABCELL_X47_Y13_N45
\clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\ ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\ ) ) ) # ( \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~4_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29_combout\);

-- Location: MLABCELL_X47_Y13_N30
\clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[88]~5_combout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[88]~5_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\);

-- Location: MLABCELL_X47_Y13_N48
\clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\ ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~6_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28_combout\);

-- Location: MLABCELL_X47_Y13_N57
\clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|addressOut\(1)))) ) ) # ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( (\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((!\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\clear1|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|addressOut\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111111111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(1),
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\);

-- Location: MLABCELL_X47_Y13_N54
\clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \clear1|addressOut\(0) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \clear1|ALT_INV_addressOut\(0),
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0_combout\);

-- Location: MLABCELL_X47_Y13_N0
\clear1|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~30_cout\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~0_combout\,
	cin => GND,
	cout => \clear1|Add1~30_cout\);

-- Location: MLABCELL_X47_Y13_N3
\clear1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~13_sumout\ = SUM(( \clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\ ) + ( VCC ) + ( \clear1|Add1~30_cout\ ))
-- \clear1|Add1~14\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\ ) + ( VCC ) + ( \clear1|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\,
	cin => \clear1|Add1~30_cout\,
	sumout => \clear1|Add1~13_sumout\,
	cout => \clear1|Add1~14\);

-- Location: MLABCELL_X47_Y13_N6
\clear1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~17_sumout\ = SUM(( \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28_combout\ ) + ( GND ) + ( \clear1|Add1~14\ ))
-- \clear1|Add1~18\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[106]~28_combout\ ) + ( GND ) + ( \clear1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~28_combout\,
	cin => \clear1|Add1~14\,
	sumout => \clear1|Add1~17_sumout\,
	cout => \clear1|Add1~18\);

-- Location: MLABCELL_X47_Y13_N9
\clear1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~21_sumout\ = SUM(( \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29_combout\ ) + ( GND ) + ( \clear1|Add1~18\ ))
-- \clear1|Add1~22\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[107]~29_combout\ ) + ( GND ) + ( \clear1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~29_combout\,
	cin => \clear1|Add1~18\,
	sumout => \clear1|Add1~21_sumout\,
	cout => \clear1|Add1~22\);

-- Location: MLABCELL_X47_Y13_N12
\clear1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~25_sumout\ = SUM(( \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30_combout\ ) + ( GND ) + ( \clear1|Add1~22\ ))
-- \clear1|Add1~26\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[108]~30_combout\ ) + ( GND ) + ( \clear1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~30_combout\,
	cin => \clear1|Add1~22\,
	sumout => \clear1|Add1~25_sumout\,
	cout => \clear1|Add1~26\);

-- Location: MLABCELL_X47_Y13_N15
\clear1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~9_sumout\ = SUM(( \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27_combout\ ) + ( GND ) + ( \clear1|Add1~26\ ))
-- \clear1|Add1~10\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[109]~27_combout\ ) + ( GND ) + ( \clear1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~27_combout\,
	cin => \clear1|Add1~26\,
	sumout => \clear1|Add1~9_sumout\,
	cout => \clear1|Add1~10\);

-- Location: MLABCELL_X47_Y13_N18
\clear1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~5_sumout\ = SUM(( \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26_combout\ ) + ( GND ) + ( \clear1|Add1~10\ ))
-- \clear1|Add1~6\ = CARRY(( \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~26_combout\ ) + ( GND ) + ( \clear1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~26_combout\,
	cin => \clear1|Add1~10\,
	sumout => \clear1|Add1~5_sumout\,
	cout => \clear1|Add1~6\);

-- Location: MLABCELL_X47_Y13_N21
\clear1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add1~1_sumout\ = SUM(( GND ) + ( GND ) + ( \clear1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Add1~6\,
	sumout => \clear1|Add1~1_sumout\);

-- Location: FF_X47_Y13_N23
\clear1|xOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~1_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(7));

-- Location: FF_X45_Y15_N8
\clear1|yOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~17_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(2));

-- Location: LABCELL_X33_Y10_N30
\draw1|Add1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Add1~4_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( !\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \draw1|Add1~4_combout\);

-- Location: LABCELL_X31_Y13_N15
\draw1|yOut[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|yOut[2]~feeder_combout\ = ( \draw1|Add1~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \draw1|ALT_INV_Add1~4_combout\,
	combout => \draw1|yOut[2]~feeder_combout\);

-- Location: FF_X31_Y13_N16
\draw1|yOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|yOut[2]~feeder_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(2));

-- Location: MLABCELL_X34_Y13_N24
\p2|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux12~0_combout\ = ( !\p1|present[1]~5_combout\ & ( \p1|present~3_combout\ & ( \p2|Add9~17_sumout\ ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ & ( \p2|Add3~17_sumout\ ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p1|present~3_combout\ 
-- & ( !\p2|yOut1\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000011110000111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(2),
	datac => \p2|ALT_INV_Add3~17_sumout\,
	datad => \p2|ALT_INV_Add9~17_sumout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Mux12~0_combout\);

-- Location: MLABCELL_X34_Y13_N18
\p2|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux12~1_combout\ = ( \p1|present~3_combout\ & ( \p2|yOut[6]~4_combout\ & ( \p2|Mux12~0_combout\ ) ) ) # ( !\p1|present~3_combout\ & ( \p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mux12~0_combout\))) # (\p1|present[3]~8_combout\ & 
-- (\p2|Add21~17_sumout\)) ) ) ) # ( \p1|present~3_combout\ & ( !\p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\ & ((\p2|Mux12~0_combout\))) # (\p1|present[3]~8_combout\ & (\p2|Add15~33_sumout\)) ) ) ) # ( !\p1|present~3_combout\ & ( 
-- !\p2|yOut[6]~4_combout\ & ( (\p2|Mux12~0_combout\ & !\p1|present[3]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110101010100001111001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add15~33_sumout\,
	datab => \p2|ALT_INV_Add21~17_sumout\,
	datac => \p2|ALT_INV_Mux12~0_combout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p2|ALT_INV_yOut[6]~4_combout\,
	combout => \p2|Mux12~1_combout\);

-- Location: MLABCELL_X34_Y13_N48
\p2|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux12~2_combout\ = ( \p2|yOut[6]~2_combout\ & ( \p2|yOut[6]~1_combout\ & ( !\p2|yOut2\(2) ) ) ) # ( !\p2|yOut[6]~2_combout\ & ( \p2|yOut[6]~1_combout\ & ( \p2|Mux12~1_combout\ ) ) ) # ( \p2|yOut[6]~2_combout\ & ( !\p2|yOut[6]~1_combout\ & ( 
-- !\p2|yOut1\(2) ) ) ) # ( !\p2|yOut[6]~2_combout\ & ( !\p2|yOut[6]~1_combout\ & ( !\p2|yOut1\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001111000011111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(2),
	datab => \p2|ALT_INV_yOut1\(2),
	datac => \p2|ALT_INV_Mux12~1_combout\,
	datae => \p2|ALT_INV_yOut[6]~2_combout\,
	dataf => \p2|ALT_INV_yOut[6]~1_combout\,
	combout => \p2|Mux12~2_combout\);

-- Location: FF_X34_Y13_N50
\p2|yOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux12~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(2));

-- Location: LABCELL_X37_Y12_N21
\yFinal[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[2]~9_combout\ = ( \p2|clearObjects~q\ & ( \clear1|yOut\(2) ) ) # ( !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\ & ((\p2|yOut\(2)))) # (\p2|printWinner~q\ & (\draw1|yOut\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_yOut\(2),
	datab => \draw1|ALT_INV_yOut\(2),
	datac => \p2|ALT_INV_printWinner~q\,
	datad => \p2|ALT_INV_yOut\(2),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \yFinal[2]~9_combout\);

-- Location: LABCELL_X29_Y11_N21
\p2|xOut[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|xOut[2]~0_combout\ = ( \p1|present[3]~8_combout\ & ( \p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\) # (\p1|present[1]~5_combout\))) ) ) ) # ( !\p1|present[3]~8_combout\ & ( \p1|present~3_combout\ & ( 
-- (!\p1|present[4]~9_combout\ & \p1|present[1]~5_combout\) ) ) ) # ( \p1|present[3]~8_combout\ & ( !\p1|present~3_combout\ & ( (!\p1|present[4]~9_combout\ & ((!\p1|present[2]~7_combout\) # (!\p1|present[1]~5_combout\))) ) ) ) # ( !\p1|present[3]~8_combout\ 
-- & ( !\p1|present~3_combout\ & ( (!\p1|present[2]~7_combout\ & (!\p1|present[4]~9_combout\ & !\p1|present[1]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000111100001010000000000000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_present[1]~5_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|xOut[2]~0_combout\);

-- Location: MLABCELL_X34_Y10_N30
\p2|xOut[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|xOut[2]~1_combout\ = ( \p1|WideOr3~combout\ & ( \p1|present~3_combout\ & ( (!\KEY[1]~input_o\) # ((!\p1|present~10_combout\ & ((\p1|WideOr0~combout\))) # (\p1|present~10_combout\ & (\p1|present[1]~4_combout\))) ) ) ) # ( !\p1|WideOr3~combout\ & ( 
-- \p1|present~3_combout\ & ( (!\KEY[1]~input_o\) # ((\p1|present[1]~4_combout\ & \p1|present~10_combout\)) ) ) ) # ( \p1|WideOr3~combout\ & ( !\p1|present~3_combout\ & ( (\KEY[1]~input_o\ & (!\p1|present[1]~4_combout\ & \p1|present~10_combout\)) ) ) ) # ( 
-- !\p1|WideOr3~combout\ & ( !\p1|present~3_combout\ & ( (\KEY[1]~input_o\ & ((!\p1|present~10_combout\ & ((\p1|WideOr0~combout\))) # (\p1|present~10_combout\ & (!\p1|present[1]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000100000000000100010010101010101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \p1|ALT_INV_present[1]~4_combout\,
	datac => \p1|ALT_INV_WideOr0~combout\,
	datad => \p1|ALT_INV_present~10_combout\,
	datae => \p1|ALT_INV_WideOr3~combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|xOut[2]~1_combout\);

-- Location: LABCELL_X31_Y11_N18
\p2|xOut[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|xOut[2]~2_combout\ = ( \p1|present~3_combout\ & ( (!\p1|present[1]~5_combout\ & (((\p1|present[3]~8_combout\ & \p1|present[4]~9_combout\)) # (\p1|present[2]~7_combout\))) ) ) # ( !\p1|present~3_combout\ & ( (!\p1|present[1]~5_combout\ & 
-- ((\p1|present[3]~8_combout\) # (\p1|present[2]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100010011000100110001000100010011000100010001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p1|ALT_INV_present[1]~5_combout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present[4]~9_combout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|xOut[2]~2_combout\);

-- Location: MLABCELL_X34_Y9_N9
\p2|colAddress[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colAddress[5]~5_combout\ = ( \p1|present[1]~4_combout\ & ( \p1|present~10_combout\ & ( (\p1|present[2]~6_combout\ & \KEY[1]~input_o\) ) ) ) # ( !\p1|present[1]~4_combout\ & ( \p1|present~10_combout\ & ( \KEY[1]~input_o\ ) ) ) # ( 
-- \p1|present[1]~4_combout\ & ( !\p1|present~10_combout\ & ( (\KEY[1]~input_o\ & ((!\p1|WideOr3~combout\) # (\p1|WideOr2~combout\))) ) ) ) # ( !\p1|present[1]~4_combout\ & ( !\p1|present~10_combout\ & ( (\KEY[1]~input_o\ & ((!\p1|WideOr3~combout\) # 
-- (\p1|WideOr2~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101000011110000010100001111000011110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_WideOr2~combout\,
	datab => \p1|ALT_INV_present[2]~6_combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \p1|ALT_INV_WideOr3~combout\,
	datae => \p1|ALT_INV_present[1]~4_combout\,
	dataf => \p1|ALT_INV_present~10_combout\,
	combout => \p2|colAddress[5]~5_combout\);

-- Location: LABCELL_X35_Y12_N30
\p2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux0~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present[3]~8_combout\ & ( (\p1|present[2]~7_combout\ & \p2|Add6~1_sumout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p1|present[2]~7_combout\ & ((\p2|xOut1\(7)))) # 
-- (\p1|present[2]~7_combout\ & (\p2|Add0~1_sumout\)) ) ) ) # ( \p2|Mux2~1_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p1|present[2]~7_combout\ & \p2|Add6~1_sumout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( !\p1|present[3]~8_combout\ & ( 
-- (!\p1|present[2]~7_combout\ & (\p2|Add0~1_sumout\)) # (\p1|present[2]~7_combout\ & ((\p2|xOut1\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110000010001110111010000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~1_sumout\,
	datab => \p1|ALT_INV_present[2]~7_combout\,
	datac => \p2|ALT_INV_Add6~1_sumout\,
	datad => \p2|ALT_INV_xOut1\(7),
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Mux0~0_combout\);

-- Location: LABCELL_X35_Y12_N12
\p2|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux0~1_combout\ = ( \p2|Mux0~0_combout\ & ( (!\p2|xOut[2]~2_combout\ & (((\p2|Add12~1_sumout\)) # (\p2|colAddress[5]~5_combout\))) # (\p2|xOut[2]~2_combout\ & (\p2|colAddress[5]~5_combout\ & (\p2|Add18~1_sumout\))) ) ) # ( !\p2|Mux0~0_combout\ & ( 
-- (!\p2|xOut[2]~2_combout\ & (!\p2|colAddress[5]~5_combout\ & ((\p2|Add12~1_sumout\)))) # (\p2|xOut[2]~2_combout\ & (\p2|colAddress[5]~5_combout\ & (\p2|Add18~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100100100011101010110010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut[2]~2_combout\,
	datab => \p2|ALT_INV_colAddress[5]~5_combout\,
	datac => \p2|ALT_INV_Add18~1_sumout\,
	datad => \p2|ALT_INV_Add12~1_sumout\,
	dataf => \p2|ALT_INV_Mux0~0_combout\,
	combout => \p2|Mux0~1_combout\);

-- Location: LABCELL_X35_Y12_N21
\p2|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux0~2_combout\ = ( \p2|xOut[2]~1_combout\ & ( \p2|Mux0~1_combout\ & ( (!\p2|xOut[2]~0_combout\ & ((\p2|xOut1\(7)))) # (\p2|xOut[2]~0_combout\ & (\p2|xOut2\(7))) ) ) ) # ( !\p2|xOut[2]~1_combout\ & ( \p2|Mux0~1_combout\ & ( (\p2|xOut1\(7)) # 
-- (\p2|xOut[2]~0_combout\) ) ) ) # ( \p2|xOut[2]~1_combout\ & ( !\p2|Mux0~1_combout\ & ( (!\p2|xOut[2]~0_combout\ & ((\p2|xOut1\(7)))) # (\p2|xOut[2]~0_combout\ & (\p2|xOut2\(7))) ) ) ) # ( !\p2|xOut[2]~1_combout\ & ( !\p2|Mux0~1_combout\ & ( 
-- (!\p2|xOut[2]~0_combout\ & \p2|xOut1\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000111111001100001111111111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut2\(7),
	datac => \p2|ALT_INV_xOut[2]~0_combout\,
	datad => \p2|ALT_INV_xOut1\(7),
	datae => \p2|ALT_INV_xOut[2]~1_combout\,
	dataf => \p2|ALT_INV_Mux0~1_combout\,
	combout => \p2|Mux0~2_combout\);

-- Location: FF_X35_Y12_N23
\p2|xOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux0~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(7));

-- Location: LABCELL_X37_Y12_N0
\VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~1_sumout\ = SUM(( \yFinal[2]~9_combout\ ) + ( (!\p2|clearObjects~q\ & (((\p2|xOut\(7))) # (\p2|printWinner~q\))) # (\p2|clearObjects~q\ & (((\clear1|xOut\(7))))) ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~2\ = CARRY(( \yFinal[2]~9_combout\ ) + ( (!\p2|clearObjects~q\ & (((\p2|xOut\(7))) # (\p2|printWinner~q\))) # (\p2|clearObjects~q\ & (((\clear1|xOut\(7))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110000011000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_printWinner~q\,
	datab => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_xOut\(7),
	datad => \ALT_INV_yFinal[2]~9_combout\,
	dataf => \p2|ALT_INV_xOut\(7),
	cin => GND,
	sumout => \VGA|user_input_translator|Add1~1_sumout\,
	cout => \VGA|user_input_translator|Add1~2\);

-- Location: LABCELL_X37_Y12_N3
\VGA|user_input_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~5_sumout\ = SUM(( (!\p2|clearObjects~q\ & ((\yFinal[3]~7_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(3))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~2\ ))
-- \VGA|user_input_translator|Add1~6\ = CARRY(( (!\p2|clearObjects~q\ & ((\yFinal[3]~7_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(3))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_yOut\(3),
	datad => \ALT_INV_yFinal[3]~7_combout\,
	cin => \VGA|user_input_translator|Add1~2\,
	sumout => \VGA|user_input_translator|Add1~5_sumout\,
	cout => \VGA|user_input_translator|Add1~6\);

-- Location: LABCELL_X37_Y12_N6
\VGA|user_input_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~9_sumout\ = SUM(( (!\p2|clearObjects~q\ & (\yFinal[4]~8_combout\)) # (\p2|clearObjects~q\ & ((\clear1|yOut\(4)))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~6\ ))
-- \VGA|user_input_translator|Add1~10\ = CARRY(( (!\p2|clearObjects~q\ & (\yFinal[4]~8_combout\)) # (\p2|clearObjects~q\ & ((\clear1|yOut\(4)))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datab => \ALT_INV_yFinal[4]~8_combout\,
	datac => \clear1|ALT_INV_yOut\(4),
	cin => \VGA|user_input_translator|Add1~6\,
	sumout => \VGA|user_input_translator|Add1~9_sumout\,
	cout => \VGA|user_input_translator|Add1~10\);

-- Location: LABCELL_X37_Y12_N9
\VGA|user_input_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~13_sumout\ = SUM(( (!\p2|clearObjects~q\ & ((\yFinal[5]~1_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(5))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~14\ = CARRY(( (!\p2|clearObjects~q\ & ((\yFinal[5]~1_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(5))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_yOut\(5),
	datad => \ALT_INV_yFinal[5]~1_combout\,
	cin => \VGA|user_input_translator|Add1~10\,
	sumout => \VGA|user_input_translator|Add1~13_sumout\,
	cout => \VGA|user_input_translator|Add1~14\);

-- Location: LABCELL_X37_Y12_N12
\VGA|user_input_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~17_sumout\ = SUM(( (!\p2|clearObjects~q\ & ((\yFinal[6]~0_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(6))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~14\ ))
-- \VGA|user_input_translator|Add1~18\ = CARRY(( (!\p2|clearObjects~q\ & ((\yFinal[6]~0_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(6))) ) + ( GND ) + ( \VGA|user_input_translator|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_yOut\(6),
	datab => \p2|ALT_INV_clearObjects~q\,
	datac => \ALT_INV_yFinal[6]~0_combout\,
	cin => \VGA|user_input_translator|Add1~14\,
	sumout => \VGA|user_input_translator|Add1~17_sumout\,
	cout => \VGA|user_input_translator|Add1~18\);

-- Location: LABCELL_X37_Y12_N15
\VGA|user_input_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~21_sumout\ = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add1~18\,
	sumout => \VGA|user_input_translator|Add1~21_sumout\);

-- Location: LABCELL_X36_Y12_N36
\yFinal[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[2]~6_combout\ = ( \draw1|yOut\(2) & ( (\p2|yOut\(2)) # (\p2|printWinner~q\) ) ) # ( !\draw1|yOut\(2) & ( (!\p2|printWinner~q\ & \p2|yOut\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \p2|ALT_INV_yOut\(2),
	dataf => \draw1|ALT_INV_yOut\(2),
	combout => \yFinal[2]~6_combout\);

-- Location: FF_X45_Y15_N5
\clear1|yOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~25_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(1));

-- Location: LABCELL_X35_Y12_N54
\p2|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux13~0_combout\ = ( !\p1|present~3_combout\ & ( \p1|present[1]~5_combout\ & ( \p2|Add3~25_sumout\ ) ) ) # ( \p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ & ( \p2|Add9~25_sumout\ ) ) ) # ( !\p1|present~3_combout\ & ( !\p1|present[1]~5_combout\ 
-- & ( \p2|yOut1\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add3~25_sumout\,
	datac => \p2|ALT_INV_yOut1\(1),
	datad => \p2|ALT_INV_Add9~25_sumout\,
	datae => \p1|ALT_INV_present~3_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Mux13~0_combout\);

-- Location: LABCELL_X35_Y12_N42
\p2|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux13~1_combout\ = ( \p2|Mux13~0_combout\ & ( \p2|yOut[6]~4_combout\ & ( ((!\p1|present[3]~8_combout\) # (\p1|present~3_combout\)) # (\p2|Add21~25_sumout\) ) ) ) # ( !\p2|Mux13~0_combout\ & ( \p2|yOut[6]~4_combout\ & ( (\p2|Add21~25_sumout\ & 
-- (\p1|present[3]~8_combout\ & !\p1|present~3_combout\)) ) ) ) # ( \p2|Mux13~0_combout\ & ( !\p2|yOut[6]~4_combout\ & ( (!\p1|present[3]~8_combout\) # ((\p2|Add15~41_sumout\ & \p1|present~3_combout\)) ) ) ) # ( !\p2|Mux13~0_combout\ & ( 
-- !\p2|yOut[6]~4_combout\ & ( (\p2|Add15~41_sumout\ & (\p1|present[3]~8_combout\ & \p1|present~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111100001111001100000101000000001111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add21~25_sumout\,
	datab => \p2|ALT_INV_Add15~41_sumout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p2|ALT_INV_Mux13~0_combout\,
	dataf => \p2|ALT_INV_yOut[6]~4_combout\,
	combout => \p2|Mux13~1_combout\);

-- Location: MLABCELL_X34_Y12_N36
\p2|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux13~2_combout\ = ( \p2|Mux13~1_combout\ & ( \p2|yOut[6]~2_combout\ & ( (!\p2|yOut[6]~1_combout\ & ((\p2|yOut1\(1)))) # (\p2|yOut[6]~1_combout\ & (\p2|yOut2\(1))) ) ) ) # ( !\p2|Mux13~1_combout\ & ( \p2|yOut[6]~2_combout\ & ( (!\p2|yOut[6]~1_combout\ 
-- & ((\p2|yOut1\(1)))) # (\p2|yOut[6]~1_combout\ & (\p2|yOut2\(1))) ) ) ) # ( \p2|Mux13~1_combout\ & ( !\p2|yOut[6]~2_combout\ & ( (\p2|yOut[6]~1_combout\) # (\p2|yOut1\(1)) ) ) ) # ( !\p2|Mux13~1_combout\ & ( !\p2|yOut[6]~2_combout\ & ( (\p2|yOut1\(1) & 
-- !\p2|yOut[6]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_yOut2\(1),
	datac => \p2|ALT_INV_yOut1\(1),
	datad => \p2|ALT_INV_yOut[6]~1_combout\,
	datae => \p2|ALT_INV_Mux13~1_combout\,
	dataf => \p2|ALT_INV_yOut[6]~2_combout\,
	combout => \p2|Mux13~2_combout\);

-- Location: FF_X34_Y12_N38
\p2|yOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux13~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(1));

-- Location: FF_X39_Y10_N17
\draw1|yOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\,
	sload => VCC,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(1));

-- Location: LABCELL_X36_Y12_N51
\yFinal[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[1]~5_combout\ = ( \draw1|yOut\(1) & ( (\p2|printWinner~q\) # (\p2|yOut\(1)) ) ) # ( !\draw1|yOut\(1) & ( (\p2|yOut\(1) & !\p2|printWinner~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut\(1),
	datac => \p2|ALT_INV_printWinner~q\,
	datae => \draw1|ALT_INV_yOut\(1),
	combout => \yFinal[1]~5_combout\);

-- Location: FF_X45_Y15_N1
\clear1|yOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~21_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut\(0));

-- Location: LABCELL_X40_Y10_N24
\draw1|Div0|auto_generated|divider|divider|StageOut[45]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\);

-- Location: LABCELL_X40_Y10_N30
\draw1|Div0|auto_generated|divider|divider|StageOut[45]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[45]~18_combout\ = (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|StageOut[38]~13_combout\) # 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[38]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[45]~18_combout\);

-- Location: MLABCELL_X39_Y10_N15
\draw1|Div0|auto_generated|divider|divider|StageOut[44]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[44]~21_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( !\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[44]~21_combout\);

-- Location: LABCELL_X40_Y10_N33
\draw1|Div0|auto_generated|divider|divider|StageOut[44]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\ = (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & \draw1|Div0|auto_generated|divider|divider|StageOut[37]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~20_combout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\);

-- Location: MLABCELL_X39_Y10_N12
\draw1|Div0|auto_generated|divider|divider|StageOut[43]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[43]~24_combout\ = ( \draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\) ) ) # ( !\draw1|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \draw1|Div0|auto_generated|divider|divider|StageOut[36]~23_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~23_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[43]~24_combout\);

-- Location: LABCELL_X40_Y10_N27
\draw1|Div0|auto_generated|divider|divider|StageOut[42]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|StageOut[42]~25_combout\ = (!\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|addressOut\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(2),
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \draw1|Div0|auto_generated|divider|divider|StageOut[42]~25_combout\);

-- Location: LABCELL_X40_Y10_N0
\draw1|Div0|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X40_Y10_N3
\draw1|Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( \draw1|addressOut\(0) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(0),
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~30_cout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X40_Y10_N6
\draw1|Div0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|addressOut\(1))) ) + ( \draw1|Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(1),
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~26_cout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X40_Y10_N9
\draw1|Div0|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_9~21_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\draw1|Div0|auto_generated|divider|divider|StageOut[42]~25_combout\)) ) + ( VCC ) + ( \draw1|Div0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~25_combout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~22_cout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X40_Y10_N12
\draw1|Div0|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Div0|auto_generated|divider|divider|op_9~17_sumout\))) # (\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\draw1|Div0|auto_generated|divider|divider|StageOut[43]~24_combout\)) ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~24_combout\,
	datad => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~18_cout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X40_Y10_N15
\draw1|Div0|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( GND ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_9~13_sumout\)) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[44]~21_combout\)))) ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~21_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~14_cout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~10_cout\);

-- Location: LABCELL_X40_Y10_N18
\draw1|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( VCC ) + ( (!\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\draw1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\draw1|Div0|auto_generated|divider|divider|StageOut[45]~18_combout\) # (\draw1|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\)))) ) + ( 
-- \draw1|Div0|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\,
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~18_combout\,
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~10_cout\,
	cout => \draw1|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X40_Y10_N21
\draw1|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \draw1|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X39_Y12_N42
\draw1|yOut[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|yOut[0]~1_combout\ = ( !\draw1|Div0|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \draw1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \draw1|yOut[0]~1_combout\);

-- Location: FF_X39_Y12_N43
\draw1|yOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|yOut[0]~1_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|yOut\(0));

-- Location: MLABCELL_X34_Y10_N6
\p2|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux14~0_combout\ = ( \p1|present~3_combout\ & ( (!\p1|present[1]~5_combout\ & !\p2|Add9~21_sumout\) ) ) # ( !\p1|present~3_combout\ & ( (!\p1|present[1]~5_combout\ & (!\p2|yOut1\(0))) # (\p1|present[1]~5_combout\ & ((!\p2|Add3~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110010101100101011001010110011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut1\(0),
	datab => \p2|ALT_INV_Add3~21_sumout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p2|ALT_INV_Add9~21_sumout\,
	dataf => \p1|ALT_INV_present~3_combout\,
	combout => \p2|Mux14~0_combout\);

-- Location: LABCELL_X29_Y10_N57
\p2|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux14~1_combout\ = ( \p2|yOut[6]~4_combout\ & ( \p2|Mux14~0_combout\ & ( (!\p2|Add21~21_sumout\) # ((!\p1|present[3]~8_combout\) # (\p1|present~3_combout\)) ) ) ) # ( !\p2|yOut[6]~4_combout\ & ( \p2|Mux14~0_combout\ & ( (!\p1|present[3]~8_combout\) # 
-- ((!\p2|Add15~37_sumout\ & \p1|present~3_combout\)) ) ) ) # ( \p2|yOut[6]~4_combout\ & ( !\p2|Mux14~0_combout\ & ( (!\p2|Add21~21_sumout\ & (\p1|present[3]~8_combout\ & !\p1|present~3_combout\)) ) ) ) # ( !\p2|yOut[6]~4_combout\ & ( !\p2|Mux14~0_combout\ & 
-- ( (!\p2|Add15~37_sumout\ & (\p1|present[3]~8_combout\ & \p1|present~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000010100000000011110000111111001111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add21~21_sumout\,
	datab => \p2|ALT_INV_Add15~37_sumout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p1|ALT_INV_present~3_combout\,
	datae => \p2|ALT_INV_yOut[6]~4_combout\,
	dataf => \p2|ALT_INV_Mux14~0_combout\,
	combout => \p2|Mux14~1_combout\);

-- Location: LABCELL_X29_Y10_N24
\p2|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux14~2_combout\ = ( \p2|Mux14~1_combout\ & ( \p2|yOut[6]~1_combout\ & ( (\p2|yOut2\(0) & \p2|yOut[6]~2_combout\) ) ) ) # ( !\p2|Mux14~1_combout\ & ( \p2|yOut[6]~1_combout\ & ( (!\p2|yOut[6]~2_combout\) # (\p2|yOut2\(0)) ) ) ) # ( \p2|Mux14~1_combout\ 
-- & ( !\p2|yOut[6]~1_combout\ & ( \p2|yOut1\(0) ) ) ) # ( !\p2|Mux14~1_combout\ & ( !\p2|yOut[6]~1_combout\ & ( \p2|yOut1\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111110101111101010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut2\(0),
	datab => \p2|ALT_INV_yOut1\(0),
	datac => \p2|ALT_INV_yOut[6]~2_combout\,
	datae => \p2|ALT_INV_Mux14~1_combout\,
	dataf => \p2|ALT_INV_yOut[6]~1_combout\,
	combout => \p2|Mux14~2_combout\);

-- Location: FF_X29_Y10_N26
\p2|yOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux14~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|yOut\(0));

-- Location: LABCELL_X36_Y12_N57
\yFinal[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[0]~4_combout\ = ( \p2|yOut\(0) & ( (!\p2|printWinner~q\) # (\draw1|yOut\(0)) ) ) # ( !\p2|yOut\(0) & ( (\draw1|yOut\(0) & \p2|printWinner~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_yOut\(0),
	datab => \p2|ALT_INV_printWinner~q\,
	datae => \p2|ALT_INV_yOut\(0),
	combout => \yFinal[0]~4_combout\);

-- Location: FF_X47_Y13_N19
\clear1|xOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~5_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(6));

-- Location: LABCELL_X36_Y12_N18
\yFinal[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[1]~3_combout\ = ( \p2|printWinner~q\ & ( \p2|clearObjects~q\ & ( \clear1|yOut\(1) ) ) ) # ( !\p2|printWinner~q\ & ( \p2|clearObjects~q\ & ( \clear1|yOut\(1) ) ) ) # ( \p2|printWinner~q\ & ( !\p2|clearObjects~q\ & ( \draw1|yOut\(1) ) ) ) # ( 
-- !\p2|printWinner~q\ & ( !\p2|clearObjects~q\ & ( \p2|yOut\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut\(1),
	datab => \clear1|ALT_INV_yOut\(1),
	datac => \draw1|ALT_INV_yOut\(1),
	datae => \p2|ALT_INV_printWinner~q\,
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \yFinal[1]~3_combout\);

-- Location: MLABCELL_X34_Y12_N3
\p2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux1~0_combout\ = ( \p1|present[2]~7_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & (\p2|Add0~5_sumout\)) # (\p2|Mux2~1_combout\ & ((\p2|Add6~5_sumout\))) ) ) ) # ( !\p1|present[2]~7_combout\ & ( \p1|present[3]~8_combout\ & ( 
-- (!\p2|Mux2~1_combout\ & \p2|xOut1\(6)) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & \p2|xOut1\(6)) ) ) ) # ( !\p1|present[2]~7_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & 
-- (\p2|Add0~5_sumout\)) # (\p2|Mux2~1_combout\ & ((\p2|Add6~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000000000000111100000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~5_sumout\,
	datab => \p2|ALT_INV_Add6~5_sumout\,
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_xOut1\(6),
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Mux1~0_combout\);

-- Location: LABCELL_X33_Y11_N9
\p2|xOut[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|xOut[2]~3_combout\ = ( \p1|present[4]~9_combout\ & ( (!\p1|present[3]~8_combout\ & !\p1|present[2]~7_combout\) ) ) # ( !\p1|present[4]~9_combout\ & ( (!\p1|present[2]~7_combout\ & ((!\p1|present[3]~8_combout\) # (\p1|present~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_present[3]~8_combout\,
	datac => \p1|ALT_INV_present~3_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[4]~9_combout\,
	combout => \p2|xOut[2]~3_combout\);

-- Location: MLABCELL_X34_Y12_N6
\p2|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux1~1_combout\ = ( \p2|Mux1~0_combout\ & ( \p2|xOut[2]~3_combout\ & ( (!\p2|Add12~5_sumout\ & (!\p1|present[1]~5_combout\ & !\p1|present[2]~7_combout\)) ) ) ) # ( !\p2|Mux1~0_combout\ & ( \p2|xOut[2]~3_combout\ & ( (!\p2|Add12~5_sumout\) # 
-- ((\p1|present[2]~7_combout\) # (\p1|present[1]~5_combout\)) ) ) ) # ( \p2|Mux1~0_combout\ & ( !\p2|xOut[2]~3_combout\ & ( (!\p2|Add18~5_sumout\ & (!\p1|present[1]~5_combout\ & \p1|present[2]~7_combout\)) ) ) ) # ( !\p2|Mux1~0_combout\ & ( 
-- !\p2|xOut[2]~3_combout\ & ( ((!\p2|Add18~5_sumout\ & \p1|present[2]~7_combout\)) # (\p1|present[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000000001100000010101111111111111010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add12~5_sumout\,
	datab => \p2|ALT_INV_Add18~5_sumout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p2|ALT_INV_Mux1~0_combout\,
	dataf => \p2|ALT_INV_xOut[2]~3_combout\,
	combout => \p2|Mux1~1_combout\);

-- Location: MLABCELL_X34_Y12_N24
\p2|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux1~2_combout\ = ( \p2|xOut[2]~0_combout\ & ( \p2|Mux1~1_combout\ & ( (!\p2|xOut2\(6) & \p2|xOut[2]~1_combout\) ) ) ) # ( !\p2|xOut[2]~0_combout\ & ( \p2|Mux1~1_combout\ & ( \p2|xOut1\(6) ) ) ) # ( \p2|xOut[2]~0_combout\ & ( !\p2|Mux1~1_combout\ & ( 
-- (!\p2|xOut2\(6)) # (!\p2|xOut[2]~1_combout\) ) ) ) # ( !\p2|xOut[2]~0_combout\ & ( !\p2|Mux1~1_combout\ & ( \p2|xOut1\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111000001010101010101010000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(6),
	datac => \p2|ALT_INV_xOut2\(6),
	datad => \p2|ALT_INV_xOut[2]~1_combout\,
	datae => \p2|ALT_INV_xOut[2]~0_combout\,
	dataf => \p2|ALT_INV_Mux1~1_combout\,
	combout => \p2|Mux1~2_combout\);

-- Location: FF_X34_Y12_N26
\p2|xOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux1~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(6));

-- Location: FF_X47_Y13_N16
\clear1|xOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~9_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(5));

-- Location: LABCELL_X36_Y12_N30
\yFinal[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \yFinal[0]~2_combout\ = ( \p2|yOut\(0) & ( \p2|clearObjects~q\ & ( \clear1|yOut\(0) ) ) ) # ( !\p2|yOut\(0) & ( \p2|clearObjects~q\ & ( \clear1|yOut\(0) ) ) ) # ( \p2|yOut\(0) & ( !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\) # (\draw1|yOut\(0)) ) ) ) # 
-- ( !\p2|yOut\(0) & ( !\p2|clearObjects~q\ & ( (\draw1|yOut\(0) & \p2|printWinner~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_yOut\(0),
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \clear1|ALT_INV_yOut\(0),
	datae => \p2|ALT_INV_yOut\(0),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \yFinal[0]~2_combout\);

-- Location: LABCELL_X30_Y9_N0
\p2|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux2~2_combout\ = ( \p1|present[2]~7_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & (!\p2|Add0~9_sumout\)) # (\p2|Mux2~1_combout\ & ((!\p2|Add6~9_sumout\))) ) ) ) # ( !\p1|present[2]~7_combout\ & ( \p1|present[3]~8_combout\ & ( 
-- (\p2|xOut1\(5) & !\p2|Mux2~1_combout\) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p1|present[3]~8_combout\ & ( (\p2|xOut1\(5) & !\p2|Mux2~1_combout\) ) ) ) # ( !\p1|present[2]~7_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & 
-- (!\p2|Add0~9_sumout\)) # (\p2|Mux2~1_combout\ & ((!\p2|Add6~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111000000010100000101000001010000010100001100111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(5),
	datab => \p2|ALT_INV_Add0~9_sumout\,
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_Add6~9_sumout\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Mux2~2_combout\);

-- Location: LABCELL_X31_Y9_N42
\p2|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux2~3_combout\ = ( \p2|xOut[2]~2_combout\ & ( \p2|Mux2~2_combout\ & ( (\p2|Add18~9_sumout\ & \p2|colAddress[5]~5_combout\) ) ) ) # ( !\p2|xOut[2]~2_combout\ & ( \p2|Mux2~2_combout\ & ( (\p2|Add12~9_sumout\ & !\p2|colAddress[5]~5_combout\) ) ) ) # ( 
-- \p2|xOut[2]~2_combout\ & ( !\p2|Mux2~2_combout\ & ( (\p2|Add18~9_sumout\ & \p2|colAddress[5]~5_combout\) ) ) ) # ( !\p2|xOut[2]~2_combout\ & ( !\p2|Mux2~2_combout\ & ( (\p2|colAddress[5]~5_combout\) # (\p2|Add12~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111000000000000111100110011000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add12~9_sumout\,
	datac => \p2|ALT_INV_Add18~9_sumout\,
	datad => \p2|ALT_INV_colAddress[5]~5_combout\,
	datae => \p2|ALT_INV_xOut[2]~2_combout\,
	dataf => \p2|ALT_INV_Mux2~2_combout\,
	combout => \p2|Mux2~3_combout\);

-- Location: LABCELL_X31_Y9_N15
\p2|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux2~4_combout\ = ( \p2|xOut[2]~0_combout\ & ( (!\p2|xOut[2]~1_combout\ & ((\p2|Mux2~3_combout\))) # (\p2|xOut[2]~1_combout\ & (\p2|xOut2\(5))) ) ) # ( !\p2|xOut[2]~0_combout\ & ( !\p2|xOut1\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut2\(5),
	datab => \p2|ALT_INV_xOut1\(5),
	datac => \p2|ALT_INV_Mux2~3_combout\,
	datad => \p2|ALT_INV_xOut[2]~1_combout\,
	dataf => \p2|ALT_INV_xOut[2]~0_combout\,
	combout => \p2|Mux2~4_combout\);

-- Location: FF_X31_Y9_N17
\p2|xOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux2~4_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(5));

-- Location: LABCELL_X37_Y12_N30
\VGA|user_input_translator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~9_sumout\ = SUM(( \yFinal[0]~2_combout\ ) + ( (!\p2|clearObjects~q\ & (!\p2|printWinner~q\ & ((\p2|xOut\(5))))) # (\p2|clearObjects~q\ & (((\clear1|xOut\(5))))) ) + ( !VCC ))
-- \VGA|user_input_translator|Add0~10\ = CARRY(( \yFinal[0]~2_combout\ ) + ( (!\p2|clearObjects~q\ & (!\p2|printWinner~q\ & ((\p2|xOut\(5))))) # (\p2|clearObjects~q\ & (((\clear1|xOut\(5))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \clear1|ALT_INV_xOut\(5),
	datad => \ALT_INV_yFinal[0]~2_combout\,
	dataf => \p2|ALT_INV_xOut\(5),
	cin => GND,
	sumout => \VGA|user_input_translator|Add0~9_sumout\,
	cout => \VGA|user_input_translator|Add0~10\);

-- Location: LABCELL_X37_Y12_N33
\VGA|user_input_translator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~13_sumout\ = SUM(( \yFinal[1]~3_combout\ ) + ( (!\p2|clearObjects~q\ & (!\p2|printWinner~q\ & ((\p2|xOut\(6))))) # (\p2|clearObjects~q\ & (((\clear1|xOut\(6))))) ) + ( \VGA|user_input_translator|Add0~10\ ))
-- \VGA|user_input_translator|Add0~14\ = CARRY(( \yFinal[1]~3_combout\ ) + ( (!\p2|clearObjects~q\ & (!\p2|printWinner~q\ & ((\p2|xOut\(6))))) # (\p2|clearObjects~q\ & (((\clear1|xOut\(6))))) ) + ( \VGA|user_input_translator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100111001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \clear1|ALT_INV_xOut\(6),
	datad => \ALT_INV_yFinal[1]~3_combout\,
	dataf => \p2|ALT_INV_xOut\(6),
	cin => \VGA|user_input_translator|Add0~10\,
	sumout => \VGA|user_input_translator|Add0~13_sumout\,
	cout => \VGA|user_input_translator|Add0~14\);

-- Location: LABCELL_X37_Y12_N36
\VGA|user_input_translator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~17_sumout\ = SUM(( \VGA|user_input_translator|Add1~1_sumout\ ) + ( (!\p2|clearObjects~q\ & ((\yFinal[0]~4_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(0))) ) + ( \VGA|user_input_translator|Add0~14\ ))
-- \VGA|user_input_translator|Add0~18\ = CARRY(( \VGA|user_input_translator|Add1~1_sumout\ ) + ( (!\p2|clearObjects~q\ & ((\yFinal[0]~4_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(0))) ) + ( \VGA|user_input_translator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_yOut\(0),
	datab => \p2|ALT_INV_clearObjects~q\,
	datac => \ALT_INV_yFinal[0]~4_combout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	cin => \VGA|user_input_translator|Add0~14\,
	sumout => \VGA|user_input_translator|Add0~17_sumout\,
	cout => \VGA|user_input_translator|Add0~18\);

-- Location: LABCELL_X37_Y12_N39
\VGA|user_input_translator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~21_sumout\ = SUM(( \VGA|user_input_translator|Add1~5_sumout\ ) + ( (!\p2|clearObjects~q\ & ((\yFinal[1]~5_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(1))) ) + ( \VGA|user_input_translator|Add0~18\ ))
-- \VGA|user_input_translator|Add0~22\ = CARRY(( \VGA|user_input_translator|Add1~5_sumout\ ) + ( (!\p2|clearObjects~q\ & ((\yFinal[1]~5_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(1))) ) + ( \VGA|user_input_translator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_yOut\(1),
	datad => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_yFinal[1]~5_combout\,
	cin => \VGA|user_input_translator|Add0~18\,
	sumout => \VGA|user_input_translator|Add0~21_sumout\,
	cout => \VGA|user_input_translator|Add0~22\);

-- Location: LABCELL_X37_Y12_N42
\VGA|user_input_translator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~25_sumout\ = SUM(( (!\p2|clearObjects~q\ & ((\yFinal[2]~6_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(2))) ) + ( \VGA|user_input_translator|Add1~9_sumout\ ) + ( \VGA|user_input_translator|Add0~22\ ))
-- \VGA|user_input_translator|Add0~26\ = CARRY(( (!\p2|clearObjects~q\ & ((\yFinal[2]~6_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(2))) ) + ( \VGA|user_input_translator|Add1~9_sumout\ ) + ( \VGA|user_input_translator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_yOut\(2),
	datad => \ALT_INV_yFinal[2]~6_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	cin => \VGA|user_input_translator|Add0~22\,
	sumout => \VGA|user_input_translator|Add0~25_sumout\,
	cout => \VGA|user_input_translator|Add0~26\);

-- Location: LABCELL_X37_Y12_N45
\VGA|user_input_translator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~29_sumout\ = SUM(( (!\p2|clearObjects~q\ & ((\yFinal[3]~7_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(3))) ) + ( \VGA|user_input_translator|Add1~13_sumout\ ) + ( \VGA|user_input_translator|Add0~26\ ))
-- \VGA|user_input_translator|Add0~30\ = CARRY(( (!\p2|clearObjects~q\ & ((\yFinal[3]~7_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(3))) ) + ( \VGA|user_input_translator|Add1~13_sumout\ ) + ( \VGA|user_input_translator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datab => \clear1|ALT_INV_yOut\(3),
	datac => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datad => \ALT_INV_yFinal[3]~7_combout\,
	cin => \VGA|user_input_translator|Add0~26\,
	sumout => \VGA|user_input_translator|Add0~29_sumout\,
	cout => \VGA|user_input_translator|Add0~30\);

-- Location: LABCELL_X37_Y12_N48
\VGA|user_input_translator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~33_sumout\ = SUM(( \VGA|user_input_translator|Add1~17_sumout\ ) + ( (!\p2|clearObjects~q\ & ((\yFinal[4]~8_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(4))) ) + ( \VGA|user_input_translator|Add0~30\ ))
-- \VGA|user_input_translator|Add0~34\ = CARRY(( \VGA|user_input_translator|Add1~17_sumout\ ) + ( (!\p2|clearObjects~q\ & ((\yFinal[4]~8_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(4))) ) + ( \VGA|user_input_translator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_yOut\(4),
	datad => \VGA|user_input_translator|ALT_INV_Add1~17_sumout\,
	dataf => \ALT_INV_yFinal[4]~8_combout\,
	cin => \VGA|user_input_translator|Add0~30\,
	sumout => \VGA|user_input_translator|Add0~33_sumout\,
	cout => \VGA|user_input_translator|Add0~34\);

-- Location: LABCELL_X37_Y12_N51
\VGA|user_input_translator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~37_sumout\ = SUM(( (!\p2|clearObjects~q\ & ((\yFinal[5]~1_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(5))) ) + ( \VGA|user_input_translator|Add1~21_sumout\ ) + ( \VGA|user_input_translator|Add0~34\ ))
-- \VGA|user_input_translator|Add0~38\ = CARRY(( (!\p2|clearObjects~q\ & ((\yFinal[5]~1_combout\))) # (\p2|clearObjects~q\ & (\clear1|yOut\(5))) ) + ( \VGA|user_input_translator|Add1~21_sumout\ ) + ( \VGA|user_input_translator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datab => \clear1|ALT_INV_yOut\(5),
	datac => \VGA|user_input_translator|ALT_INV_Add1~21_sumout\,
	datad => \ALT_INV_yFinal[5]~1_combout\,
	cin => \VGA|user_input_translator|Add0~34\,
	sumout => \VGA|user_input_translator|Add0~37_sumout\,
	cout => \VGA|user_input_translator|Add0~38\);

-- Location: LABCELL_X37_Y12_N54
\VGA|user_input_translator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~5_sumout\ = SUM(( (!\p2|clearObjects~q\ & (\yFinal[6]~0_combout\)) # (\p2|clearObjects~q\ & ((\clear1|yOut\(6)))) ) + ( GND ) + ( \VGA|user_input_translator|Add0~38\ ))
-- \VGA|user_input_translator|Add0~6\ = CARRY(( (!\p2|clearObjects~q\ & (\yFinal[6]~0_combout\)) # (\p2|clearObjects~q\ & ((\clear1|yOut\(6)))) ) + ( GND ) + ( \VGA|user_input_translator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_yFinal[6]~0_combout\,
	datab => \p2|ALT_INV_clearObjects~q\,
	datac => \clear1|ALT_INV_yOut\(6),
	cin => \VGA|user_input_translator|Add0~38\,
	sumout => \VGA|user_input_translator|Add0~5_sumout\,
	cout => \VGA|user_input_translator|Add0~6\);

-- Location: MLABCELL_X34_Y12_N12
\p2|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector30~0_combout\ = ( \p1|present[3]~8_combout\ & ( (!\p1|present[4]~9_combout\ & (!\p1|present~3_combout\ $ (!\p1|present[1]~5_combout\ $ (\p1|present[2]~7_combout\)))) ) ) # ( !\p1|present[3]~8_combout\ & ( (!\p1|present[4]~9_combout\ & 
-- (!\p1|present~3_combout\ $ (!\p1|present[1]~5_combout\ $ (!\p1|present[2]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010001001000100001000100100001001000100001000100100010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present~3_combout\,
	datab => \p1|ALT_INV_present[4]~9_combout\,
	datac => \p1|ALT_INV_present[1]~5_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Selector30~0_combout\);

-- Location: FF_X34_Y12_N13
\p2|writeEn1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector30~0_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|writeEn1~q\);

-- Location: LABCELL_X36_Y11_N12
\VGA|writeEn~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~1_combout\ = ( \p2|xOut\(6) & ( \p2|xOut\(5) & ( (!\p2|clearObjects~q\ & (((\p2|writeEn1~q\ & !\p2|xOut\(7))) # (\p2|printWinner~q\))) ) ) ) # ( !\p2|xOut\(6) & ( \p2|xOut\(5) & ( (!\p2|clearObjects~q\ & (((\p2|writeEn1~q\ & !\p2|xOut\(7))) # 
-- (\p2|printWinner~q\))) ) ) ) # ( \p2|xOut\(6) & ( !\p2|xOut\(5) & ( (!\p2|clearObjects~q\ & (((\p2|writeEn1~q\ & !\p2|xOut\(7))) # (\p2|printWinner~q\))) ) ) ) # ( !\p2|xOut\(6) & ( !\p2|xOut\(5) & ( (!\p2|clearObjects~q\ & ((\p2|writeEn1~q\) # 
-- (\p2|printWinner~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000101000001110000010100000111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_printWinner~q\,
	datab => \p2|ALT_INV_writeEn1~q\,
	datac => \p2|ALT_INV_clearObjects~q\,
	datad => \p2|ALT_INV_xOut\(7),
	datae => \p2|ALT_INV_xOut\(6),
	dataf => \p2|ALT_INV_xOut\(5),
	combout => \VGA|writeEn~1_combout\);

-- Location: LABCELL_X36_Y12_N42
\VGA|writeEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~0_combout\ = ( \p2|yOut\(4) & ( (!\p2|printWinner~q\ & (\p2|yOut\(3))) # (\p2|printWinner~q\ & (((\draw1|yOut\(4) & \draw1|yOut\(3))))) ) ) # ( !\p2|yOut\(4) & ( (\p2|printWinner~q\ & (\draw1|yOut\(4) & \draw1|yOut\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101000100010001110100010001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_yOut\(3),
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \draw1|ALT_INV_yOut\(4),
	datad => \draw1|ALT_INV_yOut\(3),
	dataf => \p2|ALT_INV_yOut\(4),
	combout => \VGA|writeEn~0_combout\);

-- Location: FF_X45_Y15_N17
\clear1|yOut[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add2~5_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|yOut[5]~DUPLICATE_q\);

-- Location: LABCELL_X48_Y15_N24
\VGA|writeEn~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~2_combout\ = ( \clear1|yOut\(3) & ( (\clear1|yOut\(4) & (\clear1|yOut\(6) & \clear1|yOut[5]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_yOut\(4),
	datab => \clear1|ALT_INV_yOut\(6),
	datad => \clear1|ALT_INV_yOut[5]~DUPLICATE_q\,
	dataf => \clear1|ALT_INV_yOut\(3),
	combout => \VGA|writeEn~2_combout\);

-- Location: LABCELL_X36_Y12_N3
\VGA|writeEn~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~3_combout\ = ( \p2|clearObjects~q\ & ( (!\clear1|xOut\(7)) # ((!\clear1|xOut\(5) & !\clear1|xOut\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010101010101111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_xOut\(7),
	datac => \clear1|ALT_INV_xOut\(5),
	datad => \clear1|ALT_INV_xOut\(6),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \VGA|writeEn~3_combout\);

-- Location: LABCELL_X36_Y12_N24
\VGA|writeEn~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~4_combout\ = ( \VGA|writeEn~3_combout\ & ( \yFinal[6]~0_combout\ & ( (\VGA|writeEn~2_combout\ & ((!\VGA|writeEn~1_combout\) # ((\VGA|writeEn~0_combout\ & \yFinal[5]~1_combout\)))) ) ) ) # ( !\VGA|writeEn~3_combout\ & ( \yFinal[6]~0_combout\ & 
-- ( (!\VGA|writeEn~1_combout\) # ((\VGA|writeEn~0_combout\ & \yFinal[5]~1_combout\)) ) ) ) # ( \VGA|writeEn~3_combout\ & ( !\yFinal[6]~0_combout\ & ( (!\VGA|writeEn~1_combout\ & \VGA|writeEn~2_combout\) ) ) ) # ( !\VGA|writeEn~3_combout\ & ( 
-- !\yFinal[6]~0_combout\ & ( !\VGA|writeEn~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000010100000101010101010101110110000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~1_combout\,
	datab => \VGA|ALT_INV_writeEn~0_combout\,
	datac => \VGA|ALT_INV_writeEn~2_combout\,
	datad => \ALT_INV_yFinal[5]~1_combout\,
	datae => \VGA|ALT_INV_writeEn~3_combout\,
	dataf => \ALT_INV_yFinal[6]~0_combout\,
	combout => \VGA|writeEn~4_combout\);

-- Location: LABCELL_X37_Y12_N57
\VGA|user_input_translator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~1_sumout\ = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add0~6\,
	sumout => \VGA|user_input_translator|Add0~1_sumout\);

-- Location: LABCELL_X37_Y12_N27
\VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2) = ( !\VGA|user_input_translator|Add0~1_sumout\ & ( (!\VGA|user_input_translator|Add0~5_sumout\ & !\VGA|writeEn~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	datab => \VGA|ALT_INV_writeEn~4_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2));

-- Location: LABCELL_X40_Y12_N57
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: MLABCELL_X39_Y12_N51
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2));

-- Location: MLABCELL_X39_Y12_N30
\p2|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Selector31~0_combout\ = ( \p1|present[1]~5_combout\ & ( (!\p1|present[3]~8_combout\) # (((\p1|present[2]~7_combout\) # (\p1|present[4]~9_combout\)) # (\p1|present~3_combout\)) ) ) # ( !\p1|present[1]~5_combout\ & ( ((!\p1|present[3]~8_combout\ & 
-- ((\p1|present[2]~7_combout\) # (\p1|present~3_combout\))) # (\p1|present[3]~8_combout\ & (\p1|present~3_combout\ & \p1|present[2]~7_combout\))) # (\p1|present[4]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110111111001011111011111110111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[3]~8_combout\,
	datab => \p1|ALT_INV_present~3_combout\,
	datac => \p1|ALT_INV_present[4]~9_combout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[1]~5_combout\,
	combout => \p2|Selector31~0_combout\);

-- Location: MLABCELL_X39_Y12_N33
\p2|colourOut[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|colourOut[2]~1_combout\ = ( !\p2|Selector31~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \p2|ALT_INV_Selector31~0_combout\,
	combout => \p2|colourOut[2]~1_combout\);

-- Location: FF_X39_Y12_N34
\p2|colourOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|colourOut[2]~1_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colourOut\(2));

-- Location: M10K_X41_Y9_N0
\player1win|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002008020084210842108421080200802008000000000000000000000000002008020080210842108420080200802008000000000000000000000000000000000000000040100000000000002008000000000000000000000000000000000000000040100000000000002008000000000000000000000000000000000000000040100000000000002008000000000",
	mem_init1 => "00000000000000000000000000000004010000000000000200800000000000000000000000000000000000000004010000000000000200800000000000000000000000000000000000000004010000000000000200800000000000000000000000000000000000000004010000000000000200800000000000000000000000000200802008020084210802008020080200800000000000000000000000000200802008020084210802008020080200800000000000000000000000000200800000000004010000000000000000000000000000000000000000000200800000000004010000000000000000000000000000000000000000000200800000000004",
	mem_init0 => "01000000000000000000000000000000000000000000020080000000000401000000000000000000000000000000000000000000020080000000000401000000000000000000000000000000000000000000020080000000000401000000000000000000000000000000000000000000020080000000000401004010000000000000000000000000000000000000020080200802008421084200802008020080000000000000000000000000020080200802008421080200802008020080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../p11.mif",
	init_file_layout => "port_a",
	logical_ram_name => "p1:player1win|altsyncram:altsyncram_component|altsyncram_guf1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portaaddr => \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \player1win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y9_N12
\draw1|colourOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|colourOut~0_combout\ = ( !\p2|winner1~q\ & ( \p2|winner2~q\ & ( \player2win|altsyncram_component|auto_generated|q_a\(2) ) ) ) # ( \p2|winner1~q\ & ( !\p2|winner2~q\ & ( \player1win|altsyncram_component|auto_generated|q_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \player2win|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \player1win|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \p2|ALT_INV_winner1~q\,
	dataf => \p2|ALT_INV_winner2~q\,
	combout => \draw1|colourOut~0_combout\);

-- Location: FF_X39_Y9_N13
\draw1|colourOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|colourOut~0_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|colourOut\(2));

-- Location: MLABCELL_X47_Y12_N24
\clear1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Equal0~0_combout\ = ( \clear1|addressOut\(4) & ( !\clear1|addressOut\(10) & ( (\clear1|addressOut\(12) & \clear1|addressOut\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(12),
	datac => \clear1|ALT_INV_addressOut\(11),
	datae => \clear1|ALT_INV_addressOut\(4),
	dataf => \clear1|ALT_INV_addressOut\(10),
	combout => \clear1|Equal0~0_combout\);

-- Location: MLABCELL_X47_Y12_N18
\clear1|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|always0~1_combout\ = ( !\clear1|addressOut\(9) & ( (!\clear1|addressOut\(8) & (!\clear1|addressOut\(7) & !\clear1|addressOut\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(8),
	datab => \clear1|ALT_INV_addressOut\(7),
	datac => \clear1|ALT_INV_addressOut\(13),
	datae => \clear1|ALT_INV_addressOut\(9),
	combout => \clear1|always0~1_combout\);

-- Location: MLABCELL_X47_Y12_N12
\clear1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Equal0~1_combout\ = ( \clear1|addressOut\(1) & ( \clear1|addressOut\(0) & ( (\clear1|Equal0~0_combout\ & (\clear1|always0~1_combout\ & !\clear1|addressOut\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Equal0~0_combout\,
	datab => \clear1|ALT_INV_always0~1_combout\,
	datad => \clear1|ALT_INV_addressOut\(2),
	datae => \clear1|ALT_INV_addressOut\(1),
	dataf => \clear1|ALT_INV_addressOut\(0),
	combout => \clear1|Equal0~1_combout\);

-- Location: MLABCELL_X47_Y11_N0
\clear1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Equal1~0_combout\ = ( \clear1|addressOut\(6) & ( (\clear1|Equal0~1_combout\ & (\clear1|addressOut\(3) & !\clear1|addressOut\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_Equal0~1_combout\,
	datac => \clear1|ALT_INV_addressOut\(3),
	datad => \clear1|ALT_INV_addressOut\(5),
	dataf => \clear1|ALT_INV_addressOut\(6),
	combout => \clear1|Equal1~0_combout\);

-- Location: FF_X47_Y11_N34
\clear1|colourOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \clear1|Equal1~0_combout\,
	sload => VCC,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|colourOut\(2));

-- Location: MLABCELL_X39_Y11_N54
\colourFinal[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \colourFinal[2]~0_combout\ = ( \draw1|colourOut\(2) & ( \clear1|colourOut\(2) & ( ((\p2|colourOut\(2)) # (\p2|printWinner~q\)) # (\p2|clearObjects~q\) ) ) ) # ( !\draw1|colourOut\(2) & ( \clear1|colourOut\(2) & ( ((!\p2|printWinner~q\ & 
-- \p2|colourOut\(2))) # (\p2|clearObjects~q\) ) ) ) # ( \draw1|colourOut\(2) & ( !\clear1|colourOut\(2) & ( (!\p2|clearObjects~q\ & ((\p2|colourOut\(2)) # (\p2|printWinner~q\))) ) ) ) # ( !\draw1|colourOut\(2) & ( !\clear1|colourOut\(2) & ( 
-- (!\p2|clearObjects~q\ & (!\p2|printWinner~q\ & \p2|colourOut\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000001010100010101001011101010111010111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_clearObjects~q\,
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \p2|ALT_INV_colourOut\(2),
	datae => \draw1|ALT_INV_colourOut\(2),
	dataf => \clear1|ALT_INV_colourOut\(2),
	combout => \colourFinal[2]~0_combout\);

-- Location: LABCELL_X31_Y9_N51
\p2|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux7~0_combout\ = ( \p1|present[2]~7_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & (\p2|Add0~13_sumout\)) # (\p2|Mux2~1_combout\ & ((\p2|Add6~13_sumout\))) ) ) ) # ( !\p1|present[2]~7_combout\ & ( \p1|present[3]~8_combout\ & ( 
-- (\p2|xOut1\(0) & !\p2|Mux2~1_combout\) ) ) ) # ( \p1|present[2]~7_combout\ & ( !\p1|present[3]~8_combout\ & ( (\p2|xOut1\(0) & !\p2|Mux2~1_combout\) ) ) ) # ( !\p1|present[2]~7_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p2|Mux2~1_combout\ & 
-- (\p2|Add0~13_sumout\)) # (\p2|Mux2~1_combout\ & ((\p2|Add6~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000000110000001100000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~13_sumout\,
	datab => \p2|ALT_INV_xOut1\(0),
	datac => \p2|ALT_INV_Mux2~1_combout\,
	datad => \p2|ALT_INV_Add6~13_sumout\,
	datae => \p1|ALT_INV_present[2]~7_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Mux7~0_combout\);

-- Location: LABCELL_X31_Y9_N54
\p2|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux7~1_combout\ = ( \p2|xOut[2]~2_combout\ & ( \p2|Mux7~0_combout\ & ( (\p2|Add18~13_sumout\ & \p2|colAddress[5]~5_combout\) ) ) ) # ( !\p2|xOut[2]~2_combout\ & ( \p2|Mux7~0_combout\ & ( (\p2|colAddress[5]~5_combout\) # (\p2|Add12~13_sumout\) ) ) ) # 
-- ( \p2|xOut[2]~2_combout\ & ( !\p2|Mux7~0_combout\ & ( (\p2|Add18~13_sumout\ & \p2|colAddress[5]~5_combout\) ) ) ) # ( !\p2|xOut[2]~2_combout\ & ( !\p2|Mux7~0_combout\ & ( (\p2|Add12~13_sumout\ & !\p2|colAddress[5]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000101010100001111111111110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add18~13_sumout\,
	datac => \p2|ALT_INV_Add12~13_sumout\,
	datad => \p2|ALT_INV_colAddress[5]~5_combout\,
	datae => \p2|ALT_INV_xOut[2]~2_combout\,
	dataf => \p2|ALT_INV_Mux7~0_combout\,
	combout => \p2|Mux7~1_combout\);

-- Location: LABCELL_X31_Y9_N21
\p2|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux7~2_combout\ = ( \p2|Mux7~1_combout\ & ( \p2|xOut[2]~1_combout\ & ( (!\p2|xOut[2]~0_combout\ & (\p2|xOut1\(0))) # (\p2|xOut[2]~0_combout\ & ((\p2|xOut2\(0)))) ) ) ) # ( !\p2|Mux7~1_combout\ & ( \p2|xOut[2]~1_combout\ & ( (!\p2|xOut[2]~0_combout\ & 
-- (\p2|xOut1\(0))) # (\p2|xOut[2]~0_combout\ & ((\p2|xOut2\(0)))) ) ) ) # ( \p2|Mux7~1_combout\ & ( !\p2|xOut[2]~1_combout\ & ( (\p2|xOut[2]~0_combout\) # (\p2|xOut1\(0)) ) ) ) # ( !\p2|Mux7~1_combout\ & ( !\p2|xOut[2]~1_combout\ & ( (\p2|xOut1\(0) & 
-- !\p2|xOut[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(0),
	datab => \p2|ALT_INV_xOut2\(0),
	datac => \p2|ALT_INV_xOut[2]~0_combout\,
	datae => \p2|ALT_INV_Mux7~1_combout\,
	dataf => \p2|ALT_INV_xOut[2]~1_combout\,
	combout => \p2|Mux7~2_combout\);

-- Location: FF_X31_Y9_N22
\p2|xOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux7~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(0));

-- Location: LABCELL_X36_Y8_N30
\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\ = SUM(( \draw1|addressOut\(5) ) + ( !VCC ) + ( !VCC ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ = CARRY(( \draw1|addressOut\(5) ) + ( !VCC ) + ( !VCC ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(5),
	cin => GND,
	sharein => GND,
	sumout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\,
	shareout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\);

-- Location: LABCELL_X36_Y8_N33
\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ = SUM(( !\draw1|addressOut[6]~DUPLICATE_q\ ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ = CARRY(( !\draw1|addressOut[6]~DUPLICATE_q\ ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ = SHARE(\draw1|addressOut[6]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut[6]~DUPLICATE_q\,
	cin => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\,
	sharein => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\,
	shareout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\);

-- Location: LABCELL_X36_Y8_N36
\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ = SUM(( !\draw1|addressOut\(7) ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ = CARRY(( !\draw1|addressOut\(7) ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = SHARE(\draw1|addressOut\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \draw1|ALT_INV_addressOut\(7),
	cin => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\,
	sharein => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	shareout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

-- Location: LABCELL_X36_Y8_N39
\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17_sumout\ = SUM(( \draw1|addressOut\(8) ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~18\ = CARRY(( \draw1|addressOut\(8) ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(8),
	cin => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	sharein => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~18\,
	shareout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~19\);

-- Location: LABCELL_X36_Y8_N42
\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21_sumout\ = SUM(( \draw1|addressOut\(9) ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~19\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~18\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~22\ = CARRY(( \draw1|addressOut\(9) ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~19\ ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~18\ ))
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(9),
	cin => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~18\,
	sharein => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~19\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~22\,
	shareout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~23\);

-- Location: LABCELL_X36_Y8_N45
\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~23\ ) + ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~22\,
	sharein => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~23\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: LABCELL_X36_Y8_N0
\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\);

-- Location: LABCELL_X36_Y8_N54
\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\ = (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \draw1|addressOut[6]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \draw1|ALT_INV_addressOut[6]~DUPLICATE_q\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\);

-- Location: LABCELL_X36_Y8_N6
\draw1|Mod0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X36_Y8_N9
\draw1|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \draw1|addressOut\(4) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~14_cout\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( \draw1|addressOut\(4) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(4),
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X36_Y8_N12
\draw1|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(5))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(5))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(5),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X36_Y8_N15
\draw1|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\) ) + ( VCC ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_6~18\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( (\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\) ) + ( VCC ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~20_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~21_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X36_Y8_N18
\draw1|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(7))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(7))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|ALT_INV_addressOut\(7),
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X36_Y8_N48
\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~17_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~17_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\);

-- Location: LABCELL_X36_Y8_N3
\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\ = (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \draw1|addressOut\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(8),
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\);

-- Location: LABCELL_X36_Y8_N21
\draw1|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\) ) + ( GND ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( (\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\) ) + ( GND ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X36_Y8_N24
\draw1|Mod0|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\draw1|addressOut\(9))) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(9),
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~21_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~30\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X36_Y8_N27
\draw1|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Mod0|auto_generated|divider|divider|op_6~10_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X35_Y9_N51
\draw1|Mod0|auto_generated|divider|divider|StageOut[33]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~25_combout\ = ( !\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~25_combout\);

-- Location: LABCELL_X36_Y8_N57
\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\ = (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\);

-- Location: LABCELL_X37_Y9_N39
\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\ = ( \draw1|addressOut\(7) & ( \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datae => \draw1|ALT_INV_addressOut\(7),
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\);

-- Location: LABCELL_X37_Y10_N54
\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\ ) # ( !\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~20_combout\ & ( 
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~21_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~20_combout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\);

-- Location: LABCELL_X36_Y8_N51
\draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\ = ( \draw1|addressOut\(5) & ( (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\) # 
-- (\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\) ) ) # ( !\draw1|addressOut\(5) & ( (!\draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- \draw1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\,
	dataf => \draw1|ALT_INV_addressOut\(5),
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\);

-- Location: LABCELL_X35_Y9_N18
\draw1|Mod0|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~18_cout\);

-- Location: LABCELL_X35_Y9_N21
\draw1|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \draw1|addressOut\(3) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~18_cout\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \draw1|addressOut\(3) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \draw1|ALT_INV_addressOut\(3),
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X35_Y9_N24
\draw1|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|addressOut\(4))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|addressOut\(4))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(4),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X35_Y9_N27
\draw1|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\)) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\)) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X35_Y9_N30
\draw1|Mod0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( GND ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\)) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~22\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_7~26\ = CARRY(( GND ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\)) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~22_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X35_Y9_N33
\draw1|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~26\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~26\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X35_Y9_N36
\draw1|Mod0|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_6~29_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~29_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[27]~30_combout\))) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~30_combout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[27]~29_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~30\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X35_Y9_N39
\draw1|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Mod0|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X35_Y9_N42
\draw1|Mod0|auto_generated|divider|divider|StageOut[33]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~28_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- !\draw1|Mod0|auto_generated|divider|divider|StageOut[26]~27_combout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|StageOut[26]~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~26_combout\,
	datae => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[26]~27_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[33]~28_combout\);

-- Location: MLABCELL_X34_Y9_N27
\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\ = ( !\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\);

-- Location: LABCELL_X35_Y9_N57
\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|StageOut[25]~22_combout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[25]~22_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\);

-- Location: LABCELL_X35_Y9_N12
\draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|StageOut[24]~14_combout\ ) ) # ( 
-- !\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[24]~14_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\);

-- Location: LABCELL_X35_Y9_N9
\draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \draw1|addressOut\(4) ) ) # ( !\draw1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \draw1|ALT_INV_addressOut\(4),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\);

-- Location: LABCELL_X36_Y9_N12
\draw1|Mod0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X36_Y9_N15
\draw1|Mod0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \draw1|addressOut\(2) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~22_cout\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_8~6\ = CARRY(( \draw1|addressOut\(2) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_addressOut\(2),
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X36_Y9_N18
\draw1|Mod0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|addressOut\(3))) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|addressOut\(3))) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(3),
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~6\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X36_Y9_N21
\draw1|Mod0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\)) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~10\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\)) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~8_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~10\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X36_Y9_N24
\draw1|Mod0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\)) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~14\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\)) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~14\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X36_Y9_N27
\draw1|Mod0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~26\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~19_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~26\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X36_Y9_N30
\draw1|Mod0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_7~29_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ 
-- & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[33]~28_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[33]~25_combout\))) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~25_combout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~28_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~30\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X36_Y9_N33
\draw1|Mod0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Mod0|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X35_Y9_N0
\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_7~21_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\);

-- Location: LABCELL_X35_Y9_N15
\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|StageOut[31]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~15_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\);

-- Location: LABCELL_X35_Y9_N6
\draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|StageOut[30]~8_combout\ ) ) # ( 
-- !\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~8_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\);

-- Location: LABCELL_X35_Y9_N3
\draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \draw1|addressOut\(3) ) ) # ( !\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \draw1|ALT_INV_addressOut\(3),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\);

-- Location: FF_X37_Y9_N5
\draw1|addressOut[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Add0~21_sumout\,
	sclr => \draw1|ALT_INV_LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|addressOut[1]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y9_N36
\draw1|Mod0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X36_Y9_N39
\draw1|Mod0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( \draw1|addressOut[1]~DUPLICATE_q\ ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_9~6\ = CARRY(( \draw1|addressOut[1]~DUPLICATE_q\ ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|ALT_INV_addressOut[1]~DUPLICATE_q\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X36_Y9_N42
\draw1|Mod0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|addressOut\(2))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_9~10\ = CARRY(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|addressOut\(2))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(2),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~6\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X36_Y9_N45
\draw1|Mod0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~10\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_9~14\ = CARRY(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~10\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X36_Y9_N48
\draw1|Mod0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\)) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~14\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\)) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~9_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~14\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X36_Y9_N51
\draw1|Mod0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( GND ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\))) ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_9~18\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_9~30\ = CARRY(( GND ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\)) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\))) ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~18\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X36_Y9_N9
\draw1|Mod0|auto_generated|divider|divider|StageOut[39]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~18_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~18_combout\);

-- Location: LABCELL_X36_Y9_N6
\draw1|Mod0|auto_generated|divider|divider|StageOut[39]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~24_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~23_combout\) # 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[32]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~19_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~23_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[39]~24_combout\);

-- Location: LABCELL_X36_Y9_N54
\draw1|Mod0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_8~29_sumout\)) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[39]~24_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[39]~18_combout\)))) ) + ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~18_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~24_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~30\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X36_Y9_N57
\draw1|Mod0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Mod0|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X36_Y9_N0
\draw1|Mod0|auto_generated|divider|divider|StageOut[45]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~12_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_8~25_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~12_combout\);

-- Location: LABCELL_X36_Y9_N3
\draw1|Mod0|auto_generated|divider|divider|StageOut[45]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~17_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- !\draw1|Mod0|auto_generated|divider|divider|StageOut[38]~16_combout\ & ( (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & \draw1|Mod0|auto_generated|divider|divider|StageOut[38]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~13_combout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~16_combout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[45]~17_combout\);

-- Location: LABCELL_X36_Y13_N9
\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_8~13_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\);

-- Location: LABCELL_X36_Y13_N3
\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\ = (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & \draw1|Mod0|auto_generated|divider|divider|StageOut[37]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~9_combout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\);

-- Location: LABCELL_X36_Y13_N0
\draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ & ( (\draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\draw1|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \draw1|Mod0|auto_generated|divider|divider|op_8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~4_combout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\);

-- Location: LABCELL_X36_Y13_N6
\draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\ = (!\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_8~5_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\draw1|addressOut\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \draw1|ALT_INV_addressOut\(2),
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\);

-- Location: LABCELL_X36_Y13_N36
\draw1|Mod0|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X36_Y13_N39
\draw1|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( \draw1|addressOut\(0) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( \draw1|addressOut\(0) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \draw1|ALT_INV_addressOut\(0),
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~30_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X36_Y13_N42
\draw1|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|addressOut\(1))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( VCC ) + ( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|addressOut\(1))) ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(1),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X36_Y13_N45
\draw1|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\)) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\)) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~2_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X36_Y13_N48
\draw1|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\)) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\)) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~5_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X36_Y13_N51
\draw1|Mod0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\)))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~18\ ))
-- \draw1|Mod0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\)))) ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~7_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~10_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~18\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X36_Y13_N54
\draw1|Mod0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~29_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|StageOut[45]~17_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[45]~12_combout\)))) ) + ( VCC ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~12_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\,
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~22\,
	cout => \draw1|Mod0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X36_Y13_N57
\draw1|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \draw1|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \draw1|Mod0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X36_Y13_N12
\draw1|Mod0|auto_generated|divider|divider|StageOut[54]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[54]~0_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # (\draw1|addressOut\(0)) ) ) # ( 
-- !\draw1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ & ( (\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & \draw1|addressOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \draw1|ALT_INV_addressOut\(0),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: FF_X36_Y13_N13
\draw1|xOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Mod0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|xOut\(0));

-- Location: MLABCELL_X47_Y13_N27
\clear1|xOut[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|xOut[0]~0_combout\ = !\clear1|Mod1|auto_generated|divider|divider|StageOut[104]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[104]~0_combout\,
	combout => \clear1|xOut[0]~0_combout\);

-- Location: FF_X47_Y13_N29
\clear1|xOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|xOut[0]~0_combout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(0));

-- Location: MLABCELL_X39_Y13_N0
\xFinal[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \xFinal[0]~0_combout\ = ( \clear1|xOut\(0) & ( \p2|clearObjects~q\ ) ) # ( \clear1|xOut\(0) & ( !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\ & (\p2|xOut\(0))) # (\p2|printWinner~q\ & ((\draw1|xOut\(0)))) ) ) ) # ( !\clear1|xOut\(0) & ( 
-- !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\ & (\p2|xOut\(0))) # (\p2|printWinner~q\ & ((\draw1|xOut\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut\(0),
	datac => \p2|ALT_INV_printWinner~q\,
	datad => \draw1|ALT_INV_xOut\(0),
	datae => \clear1|ALT_INV_xOut\(0),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \xFinal[0]~0_combout\);

-- Location: LABCELL_X29_Y11_N42
\p2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux6~0_combout\ = ( \p1|present[3]~8_combout\ & ( \p1|present[2]~7_combout\ & ( (!\p2|Mux2~1_combout\ & ((!\p2|Add0~17_sumout\))) # (\p2|Mux2~1_combout\ & (!\p2|Add6~17_sumout\)) ) ) ) # ( !\p1|present[3]~8_combout\ & ( \p1|present[2]~7_combout\ & ( 
-- (!\p2|xOut1\(1) & !\p2|Mux2~1_combout\) ) ) ) # ( \p1|present[3]~8_combout\ & ( !\p1|present[2]~7_combout\ & ( (!\p2|xOut1\(1) & !\p2|Mux2~1_combout\) ) ) ) # ( !\p1|present[3]~8_combout\ & ( !\p1|present[2]~7_combout\ & ( (!\p2|Mux2~1_combout\ & 
-- ((!\p2|Add0~17_sumout\))) # (\p2|Mux2~1_combout\ & (!\p2|Add6~17_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011001100101010100000000010101010000000001111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(1),
	datab => \p2|ALT_INV_Add6~17_sumout\,
	datac => \p2|ALT_INV_Add0~17_sumout\,
	datad => \p2|ALT_INV_Mux2~1_combout\,
	datae => \p1|ALT_INV_present[3]~8_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p2|Mux6~0_combout\);

-- Location: LABCELL_X29_Y11_N36
\p2|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux6~1_combout\ = ( \p1|present[1]~5_combout\ & ( \p2|xOut[2]~3_combout\ & ( \p2|Mux6~0_combout\ ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p2|xOut[2]~3_combout\ & ( (!\p1|present[2]~7_combout\ & ((!\p2|Add12~17_sumout\))) # (\p1|present[2]~7_combout\ 
-- & (\p2|Mux6~0_combout\)) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p2|xOut[2]~3_combout\ & ( \p2|Mux6~0_combout\ ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p2|xOut[2]~3_combout\ & ( (\p1|present[2]~7_combout\ & !\p2|Add18~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100110011001110111011000100010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p2|ALT_INV_Mux6~0_combout\,
	datac => \p2|ALT_INV_Add18~17_sumout\,
	datad => \p2|ALT_INV_Add12~17_sumout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p2|ALT_INV_xOut[2]~3_combout\,
	combout => \p2|Mux6~1_combout\);

-- Location: LABCELL_X29_Y11_N24
\p2|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux6~2_combout\ = ( \p2|Mux6~1_combout\ & ( \p2|xOut[2]~0_combout\ & ( (\p2|xOut2\(1) & \p2|xOut[2]~1_combout\) ) ) ) # ( !\p2|Mux6~1_combout\ & ( \p2|xOut[2]~0_combout\ & ( (!\p2|xOut[2]~1_combout\) # (\p2|xOut2\(1)) ) ) ) # ( \p2|Mux6~1_combout\ & ( 
-- !\p2|xOut[2]~0_combout\ & ( \p2|xOut1\(1) ) ) ) # ( !\p2|Mux6~1_combout\ & ( !\p2|xOut[2]~0_combout\ & ( \p2|xOut1\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut2\(1),
	datac => \p2|ALT_INV_xOut1\(1),
	datad => \p2|ALT_INV_xOut[2]~1_combout\,
	datae => \p2|ALT_INV_Mux6~1_combout\,
	dataf => \p2|ALT_INV_xOut[2]~0_combout\,
	combout => \p2|Mux6~2_combout\);

-- Location: FF_X29_Y11_N25
\p2|xOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux6~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(1));

-- Location: LABCELL_X36_Y13_N15
\draw1|Mod0|auto_generated|divider|divider|StageOut[55]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[55]~1_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|addressOut\(1))))) ) ) # ( 
-- !\draw1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ & ( (\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|addressOut\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001111011100110111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \draw1|ALT_INV_addressOut\(1),
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[55]~1_combout\);

-- Location: FF_X36_Y13_N16
\draw1|xOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Mod0|auto_generated|divider|divider|StageOut[55]~1_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|xOut\(1));

-- Location: FF_X47_Y13_N5
\clear1|xOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~13_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(1));

-- Location: MLABCELL_X39_Y13_N57
\xFinal[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \xFinal[1]~1_combout\ = ( \clear1|xOut\(1) & ( \p2|clearObjects~q\ ) ) # ( \clear1|xOut\(1) & ( !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\ & (\p2|xOut\(1))) # (\p2|printWinner~q\ & ((\draw1|xOut\(1)))) ) ) ) # ( !\clear1|xOut\(1) & ( 
-- !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\ & (\p2|xOut\(1))) # (\p2|printWinner~q\ & ((\draw1|xOut\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut\(1),
	datac => \p2|ALT_INV_printWinner~q\,
	datad => \draw1|ALT_INV_xOut\(1),
	datae => \clear1|ALT_INV_xOut\(1),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \xFinal[1]~1_combout\);

-- Location: LABCELL_X29_Y11_N30
\p2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux5~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present[2]~7_combout\ & ( (\p1|present[3]~8_combout\ & \p2|Add6~21_sumout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present[2]~7_combout\ & ( (!\p1|present[3]~8_combout\ & (\p2|xOut1\(2))) # 
-- (\p1|present[3]~8_combout\ & ((\p2|Add0~21_sumout\))) ) ) ) # ( \p2|Mux2~1_combout\ & ( !\p1|present[2]~7_combout\ & ( (!\p1|present[3]~8_combout\ & \p2|Add6~21_sumout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( !\p1|present[2]~7_combout\ & ( 
-- (!\p1|present[3]~8_combout\ & ((\p2|Add0~21_sumout\))) # (\p1|present[3]~8_combout\ & (\p2|xOut1\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000001010011010100110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(2),
	datab => \p2|ALT_INV_Add0~21_sumout\,
	datac => \p1|ALT_INV_present[3]~8_combout\,
	datad => \p2|ALT_INV_Add6~21_sumout\,
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p2|Mux5~0_combout\);

-- Location: LABCELL_X29_Y11_N54
\p2|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux5~1_combout\ = ( \p2|colAddress[5]~5_combout\ & ( \p2|Mux5~0_combout\ & ( (!\p2|xOut[2]~2_combout\) # (\p2|Add18~21_sumout\) ) ) ) # ( !\p2|colAddress[5]~5_combout\ & ( \p2|Mux5~0_combout\ & ( (\p2|Add12~21_sumout\ & !\p2|xOut[2]~2_combout\) ) ) ) 
-- # ( \p2|colAddress[5]~5_combout\ & ( !\p2|Mux5~0_combout\ & ( (\p2|Add18~21_sumout\ & \p2|xOut[2]~2_combout\) ) ) ) # ( !\p2|colAddress[5]~5_combout\ & ( !\p2|Mux5~0_combout\ & ( (\p2|Add12~21_sumout\ & !\p2|xOut[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000111100110011000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_Add12~21_sumout\,
	datac => \p2|ALT_INV_Add18~21_sumout\,
	datad => \p2|ALT_INV_xOut[2]~2_combout\,
	datae => \p2|ALT_INV_colAddress[5]~5_combout\,
	dataf => \p2|ALT_INV_Mux5~0_combout\,
	combout => \p2|Mux5~1_combout\);

-- Location: LABCELL_X29_Y11_N51
\p2|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux5~2_combout\ = ( \p2|xOut[2]~1_combout\ & ( \p2|xOut[2]~0_combout\ & ( \p2|xOut2\(2) ) ) ) # ( !\p2|xOut[2]~1_combout\ & ( \p2|xOut[2]~0_combout\ & ( \p2|Mux5~1_combout\ ) ) ) # ( \p2|xOut[2]~1_combout\ & ( !\p2|xOut[2]~0_combout\ & ( \p2|xOut1\(2) 
-- ) ) ) # ( !\p2|xOut[2]~1_combout\ & ( !\p2|xOut[2]~0_combout\ & ( \p2|xOut1\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(2),
	datab => \p2|ALT_INV_xOut2\(2),
	datad => \p2|ALT_INV_Mux5~1_combout\,
	datae => \p2|ALT_INV_xOut[2]~1_combout\,
	dataf => \p2|ALT_INV_xOut[2]~0_combout\,
	combout => \p2|Mux5~2_combout\);

-- Location: FF_X29_Y11_N52
\p2|xOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux5~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(2));

-- Location: FF_X47_Y13_N7
\clear1|xOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~17_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(2));

-- Location: LABCELL_X36_Y13_N21
\draw1|Mod0|auto_generated|divider|divider|StageOut[56]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[56]~3_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\))) ) ) # ( !\draw1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~2_combout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[56]~3_combout\);

-- Location: FF_X36_Y13_N22
\draw1|xOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Mod0|auto_generated|divider|divider|StageOut[56]~3_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|xOut\(2));

-- Location: LABCELL_X36_Y11_N57
\xFinal[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \xFinal[2]~2_combout\ = ( \draw1|xOut\(2) & ( \p2|clearObjects~q\ & ( \clear1|xOut\(2) ) ) ) # ( !\draw1|xOut\(2) & ( \p2|clearObjects~q\ & ( \clear1|xOut\(2) ) ) ) # ( \draw1|xOut\(2) & ( !\p2|clearObjects~q\ & ( (\p2|xOut\(2)) # (\p2|printWinner~q\) ) ) 
-- ) # ( !\draw1|xOut\(2) & ( !\p2|clearObjects~q\ & ( (!\p2|printWinner~q\ & \p2|xOut\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_printWinner~q\,
	datab => \p2|ALT_INV_xOut\(2),
	datac => \clear1|ALT_INV_xOut\(2),
	datae => \draw1|ALT_INV_xOut\(2),
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \xFinal[2]~2_combout\);

-- Location: LABCELL_X35_Y12_N48
\p2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux4~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p2|Add6~25_sumout\ & \p1|present[2]~7_combout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present[3]~8_combout\ & ( (!\p1|present[2]~7_combout\ & (\p2|xOut1\(3))) # 
-- (\p1|present[2]~7_combout\ & ((!\p2|Add0~25_sumout\))) ) ) ) # ( \p2|Mux2~1_combout\ & ( !\p1|present[3]~8_combout\ & ( (!\p2|Add6~25_sumout\ & !\p1|present[2]~7_combout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( !\p1|present[3]~8_combout\ & ( 
-- (!\p1|present[2]~7_combout\ & ((!\p2|Add0~25_sumout\))) # (\p1|present[2]~7_combout\ & (\p2|xOut1\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001010101111100000000000001010101110011000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(3),
	datab => \p2|ALT_INV_Add0~25_sumout\,
	datac => \p2|ALT_INV_Add6~25_sumout\,
	datad => \p1|ALT_INV_present[2]~7_combout\,
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present[3]~8_combout\,
	combout => \p2|Mux4~0_combout\);

-- Location: LABCELL_X35_Y12_N15
\p2|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux4~1_combout\ = ( \p2|Mux4~0_combout\ & ( (!\p2|xOut[2]~2_combout\ & (!\p2|colAddress[5]~5_combout\ & (\p2|Add12~25_sumout\))) # (\p2|xOut[2]~2_combout\ & (\p2|colAddress[5]~5_combout\ & ((\p2|Add18~25_sumout\)))) ) ) # ( !\p2|Mux4~0_combout\ & ( 
-- (!\p2|xOut[2]~2_combout\ & (((\p2|Add12~25_sumout\)) # (\p2|colAddress[5]~5_combout\))) # (\p2|xOut[2]~2_combout\ & (\p2|colAddress[5]~5_combout\ & ((\p2|Add18~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000111011001010100011101100001000000110010000100000011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut[2]~2_combout\,
	datab => \p2|ALT_INV_colAddress[5]~5_combout\,
	datac => \p2|ALT_INV_Add12~25_sumout\,
	datad => \p2|ALT_INV_Add18~25_sumout\,
	dataf => \p2|ALT_INV_Mux4~0_combout\,
	combout => \p2|Mux4~1_combout\);

-- Location: LABCELL_X35_Y12_N36
\p2|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux4~2_combout\ = ( \p2|xOut[2]~1_combout\ & ( \p2|Mux4~1_combout\ & ( (!\p2|xOut[2]~0_combout\ & (!\p2|xOut1\(3))) # (\p2|xOut[2]~0_combout\ & ((\p2|xOut2\(3)))) ) ) ) # ( !\p2|xOut[2]~1_combout\ & ( \p2|Mux4~1_combout\ & ( (!\p2|xOut1\(3)) # 
-- (\p2|xOut[2]~0_combout\) ) ) ) # ( \p2|xOut[2]~1_combout\ & ( !\p2|Mux4~1_combout\ & ( (!\p2|xOut[2]~0_combout\ & (!\p2|xOut1\(3))) # (\p2|xOut[2]~0_combout\ & ((\p2|xOut2\(3)))) ) ) ) # ( !\p2|xOut[2]~1_combout\ & ( !\p2|Mux4~1_combout\ & ( 
-- (!\p2|xOut1\(3) & !\p2|xOut[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000111110101010111111111010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(3),
	datac => \p2|ALT_INV_xOut2\(3),
	datad => \p2|ALT_INV_xOut[2]~0_combout\,
	datae => \p2|ALT_INV_xOut[2]~1_combout\,
	dataf => \p2|ALT_INV_Mux4~1_combout\,
	combout => \p2|Mux4~2_combout\);

-- Location: FF_X35_Y12_N37
\p2|xOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux4~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(3));

-- Location: LABCELL_X36_Y13_N18
\draw1|Mod0|auto_generated|divider|divider|StageOut[57]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[57]~6_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\))) ) ) # ( !\draw1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ & ( (\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\draw1|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[43]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~5_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[57]~6_combout\);

-- Location: FF_X36_Y13_N19
\draw1|xOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Mod0|auto_generated|divider|divider|StageOut[57]~6_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|xOut\(3));

-- Location: FF_X47_Y13_N11
\clear1|xOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~21_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(3));

-- Location: MLABCELL_X39_Y13_N27
\xFinal[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \xFinal[3]~3_combout\ = ( \p2|printWinner~q\ & ( \p2|clearObjects~q\ & ( \clear1|xOut\(3) ) ) ) # ( !\p2|printWinner~q\ & ( \p2|clearObjects~q\ & ( \clear1|xOut\(3) ) ) ) # ( \p2|printWinner~q\ & ( !\p2|clearObjects~q\ & ( \draw1|xOut\(3) ) ) ) # ( 
-- !\p2|printWinner~q\ & ( !\p2|clearObjects~q\ & ( \p2|xOut\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_xOut\(3),
	datac => \draw1|ALT_INV_xOut\(3),
	datad => \clear1|ALT_INV_xOut\(3),
	datae => \p2|ALT_INV_printWinner~q\,
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \xFinal[3]~3_combout\);

-- Location: MLABCELL_X34_Y13_N36
\p2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux3~0_combout\ = ( \p2|Mux2~1_combout\ & ( \p1|present[2]~7_combout\ & ( (\p2|Add6~29_sumout\ & \p1|present[3]~8_combout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( \p1|present[2]~7_combout\ & ( (!\p1|present[3]~8_combout\ & (\p2|xOut1\(4))) # 
-- (\p1|present[3]~8_combout\ & ((\p2|Add0~29_sumout\))) ) ) ) # ( \p2|Mux2~1_combout\ & ( !\p1|present[2]~7_combout\ & ( (\p2|Add6~29_sumout\ & !\p1|present[3]~8_combout\) ) ) ) # ( !\p2|Mux2~1_combout\ & ( !\p1|present[2]~7_combout\ & ( 
-- (!\p1|present[3]~8_combout\ & ((\p2|Add0~29_sumout\))) # (\p1|present[3]~8_combout\ & (\p2|xOut1\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000001010101001100110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(4),
	datab => \p2|ALT_INV_Add0~29_sumout\,
	datac => \p2|ALT_INV_Add6~29_sumout\,
	datad => \p1|ALT_INV_present[3]~8_combout\,
	datae => \p2|ALT_INV_Mux2~1_combout\,
	dataf => \p1|ALT_INV_present[2]~7_combout\,
	combout => \p2|Mux3~0_combout\);

-- Location: MLABCELL_X34_Y13_N0
\p2|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux3~1_combout\ = ( \p1|present[1]~5_combout\ & ( \p2|xOut[2]~3_combout\ & ( !\p2|Mux3~0_combout\ ) ) ) # ( !\p1|present[1]~5_combout\ & ( \p2|xOut[2]~3_combout\ & ( (!\p1|present[2]~7_combout\ & ((!\p2|Add12~29_sumout\))) # (\p1|present[2]~7_combout\ 
-- & (!\p2|Mux3~0_combout\)) ) ) ) # ( \p1|present[1]~5_combout\ & ( !\p2|xOut[2]~3_combout\ & ( !\p2|Mux3~0_combout\ ) ) ) # ( !\p1|present[1]~5_combout\ & ( !\p2|xOut[2]~3_combout\ & ( (\p1|present[2]~7_combout\ & !\p2|Add18~29_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100111100001111000011111010010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_present[2]~7_combout\,
	datab => \p2|ALT_INV_Add18~29_sumout\,
	datac => \p2|ALT_INV_Mux3~0_combout\,
	datad => \p2|ALT_INV_Add12~29_sumout\,
	datae => \p1|ALT_INV_present[1]~5_combout\,
	dataf => \p2|ALT_INV_xOut[2]~3_combout\,
	combout => \p2|Mux3~1_combout\);

-- Location: MLABCELL_X34_Y13_N30
\p2|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Mux3~2_combout\ = ( \p2|xOut[2]~0_combout\ & ( \p2|xOut[2]~1_combout\ & ( !\p2|xOut2\(4) ) ) ) # ( !\p2|xOut[2]~0_combout\ & ( \p2|xOut[2]~1_combout\ & ( \p2|xOut1\(4) ) ) ) # ( \p2|xOut[2]~0_combout\ & ( !\p2|xOut[2]~1_combout\ & ( 
-- !\p2|Mux3~1_combout\ ) ) ) # ( !\p2|xOut[2]~0_combout\ & ( !\p2|xOut[2]~1_combout\ & ( \p2|xOut1\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111100001111000001010101010101011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut1\(4),
	datab => \p2|ALT_INV_xOut2\(4),
	datac => \p2|ALT_INV_Mux3~1_combout\,
	datae => \p2|ALT_INV_xOut[2]~0_combout\,
	dataf => \p2|ALT_INV_xOut[2]~1_combout\,
	combout => \p2|Mux3~2_combout\);

-- Location: FF_X34_Y13_N31
\p2|xOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Mux3~2_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|xOut\(4));

-- Location: FF_X47_Y13_N13
\clear1|xOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|Add1~25_sumout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|xOut\(4));

-- Location: LABCELL_X36_Y13_N24
\draw1|Mod0|auto_generated|divider|divider|StageOut[58]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|Mod0|auto_generated|divider|divider|StageOut[58]~11_combout\ = ( \draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ & ( 
-- (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\) # (\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\)))) ) ) ) # ( !\draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ ) ) # ( \draw1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( !\draw1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ & ( (!\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\draw1|Mod0|auto_generated|divider|divider|op_9~17_sumout\)) # (\draw1|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~10_combout\) # 
-- (\draw1|Mod0|auto_generated|divider|divider|StageOut[44]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010011111111111111111111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~7_combout\,
	datac => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~10_combout\,
	datad => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \draw1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \draw1|Mod0|auto_generated|divider|divider|StageOut[58]~11_combout\);

-- Location: FF_X36_Y13_N25
\draw1|xOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|Mod0|auto_generated|divider|divider|StageOut[58]~11_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|xOut\(4));

-- Location: MLABCELL_X39_Y13_N21
\xFinal[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \xFinal[4]~4_combout\ = ( \p2|printWinner~q\ & ( \p2|clearObjects~q\ & ( \clear1|xOut\(4) ) ) ) # ( !\p2|printWinner~q\ & ( \p2|clearObjects~q\ & ( \clear1|xOut\(4) ) ) ) # ( \p2|printWinner~q\ & ( !\p2|clearObjects~q\ & ( \draw1|xOut\(4) ) ) ) # ( 
-- !\p2|printWinner~q\ & ( !\p2|clearObjects~q\ & ( \p2|xOut\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_xOut\(4),
	datab => \clear1|ALT_INV_xOut\(4),
	datac => \draw1|ALT_INV_xOut\(4),
	datae => \p2|ALT_INV_printWinner~q\,
	dataf => \p2|ALT_INV_clearObjects~q\,
	combout => \xFinal[4]~4_combout\);

-- Location: FF_X35_Y10_N16
\VGA|controller|xCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[5]~DUPLICATE_q\);

-- Location: FF_X35_Y10_N19
\VGA|controller|xCounter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[6]~DUPLICATE_q\);

-- Location: M10K_X38_Y12_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000097A28B890000000000000000000000000000000090B2C91F8000000000000000000000000000000070BAE91F8000000000000000000000000000000093BEF936C000000000000000000000000000000090AEB936C000000",
	mem_init1 => "000000000000000000000000090A699204000000000000000000000000000000077A28BA04000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N18
\VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2) = ( !\VGA|user_input_translator|Add0~1_sumout\ & ( (!\VGA|writeEn~4_combout\ & \VGA|user_input_translator|Add0~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|ALT_INV_writeEn~4_combout\,
	datad => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2));

-- Location: MLABCELL_X39_Y12_N24
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( \VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2));

-- Location: M10K_X41_Y12_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: FF_X36_Y12_N29
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: MLABCELL_X39_Y13_N48
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\ = ( \VGA|VideoMemory|auto_generated|address_reg_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\);

-- Location: FF_X39_Y13_N49
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X37_Y12_N24
\VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2) = ( \VGA|user_input_translator|Add0~1_sumout\ & ( (!\VGA|user_input_translator|Add0~5_sumout\ & !\VGA|writeEn~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	datab => \VGA|ALT_INV_writeEn~4_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2));

-- Location: MLABCELL_X39_Y12_N36
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2) = ( \VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2));

-- Location: MLABCELL_X47_Y11_N21
\clear1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Equal0~2_combout\ = ( !\clear1|addressOut\(6) & ( (\clear1|addressOut\(5) & (\clear1|Equal0~1_combout\ & !\clear1|addressOut\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(5),
	datac => \clear1|ALT_INV_Equal0~1_combout\,
	datad => \clear1|ALT_INV_addressOut\(3),
	dataf => \clear1|ALT_INV_addressOut\(6),
	combout => \clear1|Equal0~2_combout\);

-- Location: LABCELL_X42_Y12_N42
\clear1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Add0~57_sumout\ = SUM(( GND ) + ( GND ) + ( \clear1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Add0~2\,
	sumout => \clear1|Add0~57_sumout\);

-- Location: LABCELL_X43_Y12_N0
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \clear1|Add0~37_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \clear1|Add0~37_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_Add0~37_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: LABCELL_X43_Y12_N3
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ = SUM(( \clear1|Add0~41_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ = CARRY(( \clear1|Add0~41_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~41_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11\);

-- Location: LABCELL_X43_Y12_N6
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ = SUM(( !\clear1|Add0~45_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ = CARRY(( !\clear1|Add0~45_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ = SHARE(\clear1|Add0~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~45_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\);

-- Location: LABCELL_X43_Y12_N9
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\clear1|Add0~49_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\clear1|Add0~49_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\clear1|Add0~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~49_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: LABCELL_X43_Y12_N12
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ = SUM(( \clear1|Add0~53_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ = CARRY(( \clear1|Add0~53_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~53_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\);

-- Location: LABCELL_X43_Y12_N15
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\ = SUM(( \clear1|Add0~1_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ = CARRY(( \clear1|Add0~1_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~1_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27\);

-- Location: LABCELL_X43_Y12_N18
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\ = SUM(( \clear1|Add0~57_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30\ = CARRY(( \clear1|Add0~57_sumout\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27\ ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~57_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30\,
	shareout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31\);

-- Location: LABCELL_X43_Y12_N21
\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31\ ) + ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30\,
	sharein => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X43_Y12_N42
\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~25_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\);

-- Location: LABCELL_X43_Y12_N54
\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\);

-- Location: LABCELL_X43_Y12_N27
\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65_combout\ = (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65_combout\);

-- Location: LABCELL_X43_Y12_N39
\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Add0~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~49_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66_combout\);

-- Location: LABCELL_X43_Y12_N48
\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63_combout\);

-- Location: LABCELL_X43_Y12_N36
\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Add0~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~41_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64_combout\);

-- Location: LABCELL_X42_Y10_N0
\clear1|Mod0|auto_generated|divider|divider|op_13~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~38_cout\);

-- Location: LABCELL_X42_Y10_N3
\clear1|Mod0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \clear1|Add0~33_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~38_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~6\ = CARRY(( \clear1|Add0~33_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~33_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~38_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X42_Y10_N6
\clear1|Mod0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~37_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~37_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~37_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X42_Y10_N9
\clear1|Mod0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63_combout\) ) + ( VCC ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~14\ = CARRY(( (\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~64_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~63_combout\) ) + ( VCC ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~63_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~64_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X42_Y10_N12
\clear1|Mod0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~45_sumout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~45_sumout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~45_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~14\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X42_Y10_N15
\clear1|Mod0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65_combout\) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~22\ = CARRY(( (\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~66_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~65_combout\) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~65_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~66_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~18\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X42_Y10_N18
\clear1|Mod0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~53_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~53_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_Add0~53_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~22\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X42_Y10_N21
\clear1|Mod0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_13~30\ = CARRY(( (\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~61_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~26\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X42_Y10_N24
\clear1|Mod0|auto_generated|divider|divider|op_13~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~34_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\clear1|Add0~57_sumout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~57_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~29_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~30\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_13~34_cout\);

-- Location: LABCELL_X42_Y10_N27
\clear1|Mod0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_13~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_13~34_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X43_Y12_N57
\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~21_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LABCELL_X43_Y12_N51
\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Add0~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~53_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\);

-- Location: LABCELL_X43_Y12_N33
\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\clear1|Add0~49_sumout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( (\clear1|Add0~49_sumout\ & \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~49_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\);

-- Location: LABCELL_X43_Y12_N24
\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~13_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\);

-- Location: LABCELL_X43_Y9_N36
\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Add0~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~45_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\);

-- Location: LABCELL_X43_Y9_N57
\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Add0~41_sumout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~41_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\);

-- Location: LABCELL_X43_Y12_N45
\clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\ = ( \clear1|Add0~37_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) ) # ( !\clear1|Add0~37_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- \clear1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	dataf => \clear1|ALT_INV_Add0~37_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\);

-- Location: LABCELL_X42_Y10_N30
\clear1|Mod0|auto_generated|divider|divider|op_14~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~14_cout\);

-- Location: LABCELL_X42_Y10_N33
\clear1|Mod0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( \clear1|Add0~29_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~14_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~6\ = CARRY(( \clear1|Add0~29_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~29_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~14_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X42_Y10_N36
\clear1|Mod0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Add0~33_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ 
-- & (\clear1|Add0~33_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_Add0~33_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X42_Y10_N39
\clear1|Mod0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~22\ = CARRY(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~31_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~18\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X42_Y10_N42
\clear1|Mod0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~40_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~22\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X42_Y10_N45
\clear1|Mod0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_14~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~47_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~48_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~26\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X42_Y10_N48
\clear1|Mod0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~30\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~54_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~30\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X42_Y10_N51
\clear1|Mod0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\))) ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_14~34\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_14~38\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\))) ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~58_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~59_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~34\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X42_Y10_N54
\clear1|Mod0|auto_generated|divider|divider|op_14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~10_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_13~29_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~61_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[53]~62_combout\))) ) + ( VCC ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~62_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~61_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~38\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_14~10_cout\);

-- Location: LABCELL_X42_Y10_N57
\clear1|Mod0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_14~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_14~10_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X43_Y9_N30
\clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~47_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~48_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~47_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\);

-- Location: LABCELL_X43_Y9_N24
\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_13~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\);

-- Location: LABCELL_X43_Y9_N42
\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[49]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~40_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\);

-- Location: LABCELL_X42_Y11_N21
\clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[48]~31_combout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~31_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\);

-- Location: LABCELL_X42_Y11_N9
\clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Add0~33_sumout\ ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datad => \clear1|ALT_INV_Add0~33_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\);

-- Location: LABCELL_X43_Y10_N30
\clear1|Mod0|auto_generated|divider|divider|op_15~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~18_cout\);

-- Location: LABCELL_X43_Y10_N33
\clear1|Mod0|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( \clear1|Add0~25_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~18_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~6\ = CARRY(( \clear1|Add0~25_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|ALT_INV_Add0~25_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~18_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X43_Y10_N36
\clear1|Mod0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Add0~29_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\clear1|Add0~29_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|ALT_INV_Add0~29_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X43_Y10_N39
\clear1|Mod0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~22_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X43_Y10_N42
\clear1|Mod0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~26\ = CARRY(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~32_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~22\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X43_Y10_N45
\clear1|Mod0|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_15~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~39_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~41_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~26\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X43_Y10_N48
\clear1|Mod0|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~30\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~34\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~49_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~30\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X43_Y9_N39
\clear1|Mod0|auto_generated|divider|divider|StageOut[61]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\);

-- Location: LABCELL_X43_Y12_N30
\clear1|Mod0|auto_generated|divider|divider|StageOut[61]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~60_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[52]~59_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~59_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~58_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[61]~60_combout\);

-- Location: LABCELL_X42_Y9_N30
\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\);

-- Location: LABCELL_X42_Y9_N6
\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|StageOut[51]~54_combout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~54_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\);

-- Location: LABCELL_X43_Y10_N51
\clear1|Mod0|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_15~34\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_15~38\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~53_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~55_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~34\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~38\);

-- Location: LABCELL_X43_Y10_N54
\clear1|Mod0|auto_generated|divider|divider|op_15~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~14_cout\ = CARRY(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_14~37_sumout\)) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[61]~60_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[61]~57_combout\)))) ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~57_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~60_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~38\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_15~14_cout\);

-- Location: LABCELL_X43_Y10_N57
\clear1|Mod0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_15~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_15~14_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X43_Y9_N15
\clear1|Mod0|auto_generated|divider|divider|StageOut[77]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~45_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~45_combout\);

-- Location: LABCELL_X43_Y9_N3
\clear1|Mod0|auto_generated|divider|divider|StageOut[69]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~52_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~52_combout\);

-- Location: LABCELL_X42_Y9_N12
\clear1|Mod0|auto_generated|divider|divider|StageOut[69]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~56_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[60]~53_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~53_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~55_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[69]~56_combout\);

-- Location: LABCELL_X43_Y9_N6
\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\);

-- Location: LABCELL_X43_Y9_N33
\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[59]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~49_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\);

-- Location: LABCELL_X43_Y9_N54
\clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~41_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[58]~39_combout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~39_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~41_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\);

-- Location: LABCELL_X42_Y11_N15
\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\);

-- Location: LABCELL_X42_Y11_N18
\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[57]~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~32_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\);

-- Location: LABCELL_X42_Y11_N6
\clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[56]~22_combout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~22_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\);

-- Location: LABCELL_X42_Y11_N0
\clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \clear1|Add0~29_sumout\ ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datac => \clear1|ALT_INV_Add0~29_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\);

-- Location: LABCELL_X43_Y10_N0
\clear1|Mod0|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~22_cout\);

-- Location: LABCELL_X43_Y10_N3
\clear1|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \clear1|Add0~21_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~22_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( \clear1|Add0~21_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X43_Y10_N6
\clear1|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Add0~25_sumout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Add0~25_sumout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~25_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~14\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X43_Y10_N9
\clear1|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & (\clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~10_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X43_Y10_N12
\clear1|Mod0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & (\clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~23_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X43_Y10_N15
\clear1|Mod0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\))) ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_3~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~30\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\))) ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~30_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~26\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X43_Y10_N18
\clear1|Mod0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~30\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & (\clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~42_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~30\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X43_Y10_N21
\clear1|Mod0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\)) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\)))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_3~34\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_15~33_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\)))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~46_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~50_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~34\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X43_Y10_N24
\clear1|Mod0|auto_generated|divider|divider|op_3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~18_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_15~37_sumout\)) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[69]~56_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[69]~52_combout\)))) ) + ( VCC ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~52_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~56_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~38\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_3~18_cout\);

-- Location: LABCELL_X43_Y10_N27
\clear1|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_3~18_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X43_Y9_N27
\clear1|Mod0|auto_generated|divider|divider|StageOut[77]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~51_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~46_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[68]~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~50_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~46_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[77]~51_combout\);

-- Location: LABCELL_X43_Y9_N45
\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_15~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\);

-- Location: LABCELL_X43_Y9_N48
\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[67]~42_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~42_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\);

-- Location: LABCELL_X42_Y11_N36
\clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~33_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[66]~30_combout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~30_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~33_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\);

-- Location: LABCELL_X42_Y11_N54
\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~21_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\);

-- Location: LABCELL_X42_Y11_N57
\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|StageOut[65]~23_combout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~23_combout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\);

-- Location: LABCELL_X42_Y11_N30
\clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[64]~10_combout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_15~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~10_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\);

-- Location: LABCELL_X42_Y11_N12
\clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \clear1|Add0~25_sumout\ ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	datad => \clear1|ALT_INV_Add0~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\);

-- Location: LABCELL_X43_Y11_N0
\clear1|Mod0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: LABCELL_X43_Y11_N3
\clear1|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \clear1|Add0~17_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( \clear1|Add0~17_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~17_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X43_Y11_N6
\clear1|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Add0~21_sumout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Add0~21_sumout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|ALT_INV_Add0~21_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X43_Y11_N9
\clear1|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (\clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~5_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~18\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X43_Y11_N12
\clear1|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~11_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X43_Y11_N15
\clear1|Mod0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\)))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\)))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~21_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X43_Y11_N18
\clear1|Mod0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~30\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~34_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~30\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X43_Y11_N21
\clear1|Mod0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_4~34\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\)))) # (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~38_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~43_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~34\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X43_Y11_N24
\clear1|Mod0|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_3~37_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[77]~51_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[77]~45_combout\))) ) + ( VCC ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~45_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~51_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~38\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X43_Y11_N27
\clear1|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X43_Y9_N18
\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\);

-- Location: LABCELL_X42_Y11_N27
\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[75]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~34_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\);

-- Location: LABCELL_X42_Y11_N51
\clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~24_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[74]~21_combout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~21_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~24_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\);

-- Location: LABCELL_X45_Y11_N3
\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\);

-- Location: LABCELL_X45_Y11_N0
\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[73]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~11_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\);

-- Location: LABCELL_X42_Y11_N33
\clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[72]~5_combout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~5_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\);

-- Location: LABCELL_X42_Y11_N45
\clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \clear1|Add0~21_sumout\ ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~21_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\);

-- Location: LABCELL_X43_Y11_N30
\clear1|Mod0|auto_generated|divider|divider|op_5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~30_cout\);

-- Location: LABCELL_X43_Y11_N33
\clear1|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \clear1|Add0~13_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~30_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \clear1|Add0~13_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~13_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~30_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X43_Y11_N36
\clear1|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (\clear1|Add0~17_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Add0~17_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~17_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X43_Y11_N39
\clear1|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( VCC ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~14_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X43_Y11_N42
\clear1|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~6_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X43_Y11_N45
\clear1|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\)))) # (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~9_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~12_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X43_Y11_N48
\clear1|Mod0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~34\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~25_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X43_Y11_N51
\clear1|Mod0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_5~34\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\)))) # (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~29_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~35_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~34\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X45_Y11_N18
\clear1|Mod0|auto_generated|divider|divider|StageOut[93]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~28_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~28_combout\);

-- Location: LABCELL_X42_Y11_N24
\clear1|Mod0|auto_generated|divider|divider|StageOut[85]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~37_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~37_combout\);

-- Location: LABCELL_X43_Y9_N51
\clear1|Mod0|auto_generated|divider|divider|StageOut[85]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~44_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~43_combout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[76]~38_combout\ & \clear1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~38_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~43_combout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[85]~44_combout\);

-- Location: LABCELL_X43_Y11_N54
\clear1|Mod0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_4~37_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[85]~44_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[85]~37_combout\)))) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~44_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~38\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X43_Y11_N57
\clear1|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X45_Y11_N42
\clear1|Mod0|auto_generated|divider|divider|StageOut[93]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~36_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~35_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[84]~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~29_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~35_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[93]~36_combout\);

-- Location: LABCELL_X42_Y11_N3
\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\);

-- Location: LABCELL_X42_Y11_N48
\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|StageOut[83]~25_combout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~25_combout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\);

-- Location: LABCELL_X45_Y11_N54
\clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~12_combout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[82]~9_combout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~9_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~12_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\);

-- Location: LABCELL_X45_Y11_N33
\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\);

-- Location: LABCELL_X45_Y11_N21
\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|StageOut[81]~6_combout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~6_combout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\);

-- Location: LABCELL_X45_Y11_N12
\clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[80]~14_combout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[80]~14_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\);

-- Location: LABCELL_X42_Y11_N39
\clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # (\clear1|Add0~17_sumout\) ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & ( (\clear1|Add0~17_sumout\ & \clear1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~17_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\);

-- Location: LABCELL_X46_Y11_N0
\clear1|Mod0|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X46_Y11_N3
\clear1|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( \clear1|Add0~9_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~34_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( \clear1|Add0~9_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~9_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~34_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X46_Y11_N6
\clear1|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Add0~13_sumout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( GND ) + ( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Add0~13_sumout\)) ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~13_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X46_Y11_N9
\clear1|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~1_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X46_Y11_N12
\clear1|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~15_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X46_Y11_N15
\clear1|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\)))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\)))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~4_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~7_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X46_Y11_N18
\clear1|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~13_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X46_Y11_N21
\clear1|Mod0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\)))) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~20_combout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~26_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X46_Y11_N24
\clear1|Mod0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_5~37_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[93]~36_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[93]~28_combout\)))) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~28_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~36_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~38\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X46_Y11_N27
\clear1|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X46_Y11_N30
\clear1|Mod0|auto_generated|divider|divider|op_7~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~34_cout\);

-- Location: LABCELL_X46_Y11_N33
\clear1|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( \clear1|Add0~5_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~34_cout\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~2\ = CARRY(( \clear1|Add0~5_sumout\ ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~34_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~1_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~2\);

-- Location: LABCELL_X46_Y11_N36
\clear1|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\clear1|Add0~9_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~2\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\clear1|Add0~9_sumout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~9_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~2\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X45_Y11_N27
\clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Add0~13_sumout\ ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|ALT_INV_Add0~13_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\);

-- Location: LABCELL_X46_Y11_N39
\clear1|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~0_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X45_Y11_N51
\clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[88]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~1_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\);

-- Location: LABCELL_X46_Y11_N42
\clear1|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~10\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\)) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[97]~2_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X45_Y11_N48
\clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\)) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~7_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[90]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~4_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~7_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\);

-- Location: LABCELL_X45_Y11_N45
\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\);

-- Location: LABCELL_X45_Y11_N57
\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~15_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16_combout\);

-- Location: LABCELL_X46_Y11_N45
\clear1|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~16_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~3_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~16_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X46_Y11_N48
\clear1|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\)) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~8_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X47_Y11_N36
\clear1|colourOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~0_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_7~21_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ & 
-- (!\clear1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (!\clear1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & !\clear1|Mod0|auto_generated|divider|divider|op_7~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \clear1|colourOut~0_combout\);

-- Location: MLABCELL_X47_Y12_N51
\clear1|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|LessThan1~0_combout\ = ( \clear1|addressOut\(1) & ( !\clear1|addressOut\(2) & ( (!\clear1|addressOut\(0) & !\clear1|addressOut\(3)) ) ) ) # ( !\clear1|addressOut\(1) & ( !\clear1|addressOut\(2) & ( !\clear1|addressOut\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(0),
	datac => \clear1|ALT_INV_addressOut\(3),
	datae => \clear1|ALT_INV_addressOut\(1),
	dataf => \clear1|ALT_INV_addressOut\(2),
	combout => \clear1|LessThan1~0_combout\);

-- Location: MLABCELL_X47_Y12_N6
\clear1|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|LessThan1~1_combout\ = ( \clear1|addressOut\(4) & ( !\clear1|LessThan1~0_combout\ & ( (\clear1|addressOut\(5) & \clear1|addressOut\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clear1|ALT_INV_addressOut\(5),
	datac => \clear1|ALT_INV_addressOut\(6),
	datae => \clear1|ALT_INV_addressOut\(4),
	dataf => \clear1|ALT_INV_LessThan1~0_combout\,
	combout => \clear1|LessThan1~1_combout\);

-- Location: MLABCELL_X47_Y12_N33
\clear1|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|always0~2_combout\ = ( \clear1|addressOut\(1) & ( \clear1|addressOut\(0) & ( \clear1|addressOut\(4) ) ) ) # ( !\clear1|addressOut\(1) & ( \clear1|addressOut\(0) & ( \clear1|addressOut\(4) ) ) ) # ( \clear1|addressOut\(1) & ( 
-- !\clear1|addressOut\(0) & ( \clear1|addressOut\(4) ) ) ) # ( !\clear1|addressOut\(1) & ( !\clear1|addressOut\(0) & ( (\clear1|addressOut\(4) & ((\clear1|addressOut\(2)) # (\clear1|addressOut\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_addressOut\(4),
	datab => \clear1|ALT_INV_addressOut\(3),
	datac => \clear1|ALT_INV_addressOut\(2),
	datae => \clear1|ALT_INV_addressOut\(1),
	dataf => \clear1|ALT_INV_addressOut\(0),
	combout => \clear1|always0~2_combout\);

-- Location: MLABCELL_X47_Y11_N48
\clear1|always0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|always0~3_combout\ = ( \clear1|addressOut\(7) & ( \clear1|addressOut\(8) & ( \clear1|addressOut\(9) ) ) ) # ( !\clear1|addressOut\(7) & ( \clear1|addressOut\(8) & ( \clear1|addressOut\(9) ) ) ) # ( \clear1|addressOut\(7) & ( 
-- !\clear1|addressOut\(8) & ( \clear1|addressOut\(9) ) ) ) # ( !\clear1|addressOut\(7) & ( !\clear1|addressOut\(8) & ( (\clear1|addressOut\(9) & (\clear1|addressOut\(6) & ((\clear1|addressOut\(5)) # (\clear1|always0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_always0~2_combout\,
	datab => \clear1|ALT_INV_addressOut\(9),
	datac => \clear1|ALT_INV_addressOut\(6),
	datad => \clear1|ALT_INV_addressOut\(5),
	datae => \clear1|ALT_INV_addressOut\(7),
	dataf => \clear1|ALT_INV_addressOut\(8),
	combout => \clear1|always0~3_combout\);

-- Location: MLABCELL_X47_Y11_N57
\clear1|always0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|always0~4_combout\ = ( \clear1|always0~1_combout\ & ( \clear1|addressOut\(13) & ( (!\clear1|always0~0_combout\ & (((\clear1|addressOut\(12))))) # (\clear1|always0~0_combout\ & ((!\clear1|addressOut\(12) & (!\clear1|LessThan1~1_combout\)) # 
-- (\clear1|addressOut\(12) & ((\clear1|always0~3_combout\))))) ) ) ) # ( !\clear1|always0~1_combout\ & ( \clear1|addressOut\(13) & ( (\clear1|addressOut\(12) & ((!\clear1|always0~0_combout\) # (\clear1|always0~3_combout\))) ) ) ) # ( 
-- \clear1|always0~1_combout\ & ( !\clear1|addressOut\(13) & ( (\clear1|always0~0_combout\ & (!\clear1|LessThan1~1_combout\ & !\clear1|addressOut\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000001010000011110100101001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_always0~0_combout\,
	datab => \clear1|ALT_INV_LessThan1~1_combout\,
	datac => \clear1|ALT_INV_addressOut\(12),
	datad => \clear1|ALT_INV_always0~3_combout\,
	datae => \clear1|ALT_INV_always0~1_combout\,
	dataf => \clear1|ALT_INV_addressOut\(13),
	combout => \clear1|always0~4_combout\);

-- Location: LABCELL_X45_Y11_N9
\clear1|Mod0|auto_generated|divider|divider|StageOut[101]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\);

-- Location: LABCELL_X42_Y11_N42
\clear1|Mod0|auto_generated|divider|divider|StageOut[101]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\ & ( \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~26_combout\ & ( (\clear1|Mod0|auto_generated|divider|divider|StageOut[92]~20_combout\ & \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~20_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~26_combout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout\);

-- Location: LABCELL_X45_Y11_N15
\clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17_combout\);

-- Location: LABCELL_X45_Y11_N6
\clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~13_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout\);

-- Location: LABCELL_X46_Y11_N51
\clear1|Mod0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17_combout\))) ) + ( GND ) + ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_7~22\ ))
-- \clear1|Mod0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\)))) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\clear1|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout\)) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[100]~17_combout\))) ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~17_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~18_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X46_Y11_N54
\clear1|Mod0|auto_generated|divider|divider|op_7~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~38_cout\ = CARRY(( (!\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\clear1|Mod0|auto_generated|divider|divider|op_6~37_sumout\)) # (\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & (((\clear1|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout\) # (\clear1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\)))) ) + ( VCC ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~27_combout\,
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~26\,
	cout => \clear1|Mod0|auto_generated|divider|divider|op_7~38_cout\);

-- Location: LABCELL_X46_Y11_N57
\clear1|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \clear1|Mod0|auto_generated|divider|divider|op_7~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \clear1|Mod0|auto_generated|divider|divider|op_7~38_cout\,
	sumout => \clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\);

-- Location: MLABCELL_X47_Y11_N3
\clear1|colourOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~1_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_7~25_sumout\ & ( !\clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \clear1|colourOut~1_combout\);

-- Location: LABCELL_X46_Y15_N54
\clear1|colourOut~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~4_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\ & (\clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\ & 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((!\clear1|Mod1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\clear1|Mod1|auto_generated|divider|divider|StageOut[109]~20_combout\ & 
-- (\clear1|Mod1|auto_generated|divider|divider|StageOut[108]~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000100010111100000010001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[109]~20_combout\,
	datab => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[108]~25_combout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \clear1|colourOut~4_combout\);

-- Location: MLABCELL_X47_Y11_N12
\clear1|colourOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~2_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\ & 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\) ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\clear1|Mod1|auto_generated|divider|divider|StageOut[106]~6_combout\ & !\clear1|Mod1|auto_generated|divider|divider|StageOut[107]~4_combout\) ) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( 
-- !\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( !\clear1|Mod1|auto_generated|divider|divider|op_6~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[106]~6_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[107]~4_combout\,
	datae => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \clear1|colourOut~2_combout\);

-- Location: LABCELL_X46_Y15_N6
\clear1|colourOut~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~3_combout\ = ( \clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\clear1|addressOut\(0) & (\clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\ & 
-- \clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\)) ) ) # ( !\clear1|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\clear1|Mod1|auto_generated|divider|divider|op_6~5_sumout\)) # (\clear1|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((!\clear1|addressOut\(0) & \clear1|Mod1|auto_generated|divider|divider|StageOut[110]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001100101010100000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \clear1|ALT_INV_addressOut\(0),
	datac => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \clear1|colourOut~3_combout\);

-- Location: LABCELL_X45_Y11_N30
\clear1|colourOut~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~6_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\clear1|Add0~9_sumout\ & (!\clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\ & 
-- (\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & !\clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\))) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\clear1|Add0~9_sumout\ & 
-- ((!\clear1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # ((!\clear1|Mod0|auto_generated|divider|divider|StageOut[89]~15_combout\ & !\clear1|Mod0|auto_generated|divider|divider|StageOut[91]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010100000101010001010000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~9_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~15_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~13_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \clear1|colourOut~6_combout\);

-- Location: LABCELL_X45_Y11_N24
\clear1|colourOut~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~7_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|StageOut[99]~8_combout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|StageOut[97]~2_combout\ & (\clear1|colourOut~6_combout\ & 
-- (!\clear1|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout\ & !\clear1|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[97]~2_combout\,
	datab => \clear1|ALT_INV_colourOut~6_combout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~0_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~3_combout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~8_combout\,
	combout => \clear1|colourOut~7_combout\);

-- Location: MLABCELL_X47_Y11_N18
\clear1|colourOut~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~5_combout\ = ( !\clear1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\clear1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & (!\clear1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & 
-- !\clear1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datac => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \clear1|colourOut~5_combout\);

-- Location: MLABCELL_X47_Y11_N42
\clear1|colourOut~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~8_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \clear1|colourOut~5_combout\ & ( (!\clear1|Add0~5_sumout\ & \clear1|colourOut~7_combout\) ) ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ 
-- & ( \clear1|colourOut~5_combout\ & ( (!\clear1|Add0~5_sumout\ & (!\clear1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & !\clear1|Mod0|auto_generated|divider|divider|op_6~5_sumout\)) ) ) ) # ( 
-- \clear1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\clear1|colourOut~5_combout\ & ( (!\clear1|Add0~5_sumout\ & \clear1|colourOut~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010001000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Add0~5_sumout\,
	datab => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \clear1|ALT_INV_colourOut~7_combout\,
	datad => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \clear1|ALT_INV_colourOut~5_combout\,
	combout => \clear1|colourOut~8_combout\);

-- Location: MLABCELL_X47_Y11_N24
\clear1|colourOut~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~9_combout\ = ( \clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ & ( \clear1|colourOut~8_combout\ ) ) # ( !\clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ & ( \clear1|colourOut~8_combout\ & ( 
-- (\clear1|colourOut~4_combout\ & (\clear1|colourOut~2_combout\ & (\clear1|colourOut~3_combout\ & !\clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\))) ) ) ) # ( \clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ & ( 
-- !\clear1|colourOut~8_combout\ & ( (\clear1|colourOut~4_combout\ & (\clear1|colourOut~2_combout\ & (\clear1|colourOut~3_combout\ & !\clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\))) ) ) ) # ( 
-- !\clear1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ & ( !\clear1|colourOut~8_combout\ & ( (\clear1|colourOut~4_combout\ & (\clear1|colourOut~2_combout\ & (\clear1|colourOut~3_combout\ & 
-- !\clear1|Mod1|auto_generated|divider|divider|StageOut[105]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_colourOut~4_combout\,
	datab => \clear1|ALT_INV_colourOut~2_combout\,
	datac => \clear1|ALT_INV_colourOut~3_combout\,
	datad => \clear1|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[105]~1_combout\,
	datae => \clear1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \clear1|ALT_INV_colourOut~8_combout\,
	combout => \clear1|colourOut~9_combout\);

-- Location: MLABCELL_X47_Y11_N30
\clear1|colourOut~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~10_combout\ = ( \clear1|colourOut~1_combout\ & ( \clear1|colourOut~9_combout\ & ( ((!\clear1|Equal0~2_combout\ & !\clear1|Equal1~0_combout\)) # (\clear1|always0~4_combout\) ) ) ) # ( !\clear1|colourOut~1_combout\ & ( 
-- \clear1|colourOut~9_combout\ & ( ((!\clear1|Equal0~2_combout\ & !\clear1|Equal1~0_combout\)) # (\clear1|always0~4_combout\) ) ) ) # ( \clear1|colourOut~1_combout\ & ( !\clear1|colourOut~9_combout\ & ( ((!\clear1|Equal0~2_combout\ & 
-- (!\clear1|Equal1~0_combout\ & \clear1|colourOut~0_combout\))) # (\clear1|always0~4_combout\) ) ) ) # ( !\clear1|colourOut~1_combout\ & ( !\clear1|colourOut~9_combout\ & ( \clear1|always0~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000010001111111110001000111111111000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Equal0~2_combout\,
	datab => \clear1|ALT_INV_Equal1~0_combout\,
	datac => \clear1|ALT_INV_colourOut~0_combout\,
	datad => \clear1|ALT_INV_always0~4_combout\,
	datae => \clear1|ALT_INV_colourOut~1_combout\,
	dataf => \clear1|ALT_INV_colourOut~9_combout\,
	combout => \clear1|colourOut~10_combout\);

-- Location: FF_X47_Y11_N32
\clear1|colourOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|colourOut~10_combout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|colourOut\(1));

-- Location: LABCELL_X31_Y9_N36
\draw1|colourOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|colourOut~1_combout\ = ( !\p2|winner1~q\ & ( \p2|winner2~q\ & ( \player2win|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( \p2|winner1~q\ & ( !\p2|winner2~q\ & ( \player1win|altsyncram_component|auto_generated|q_a\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \player1win|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \player2win|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \p2|ALT_INV_winner1~q\,
	dataf => \p2|ALT_INV_winner2~q\,
	combout => \draw1|colourOut~1_combout\);

-- Location: FF_X31_Y9_N37
\draw1|colourOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|colourOut~1_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|colourOut\(1));

-- Location: MLABCELL_X39_Y11_N24
\colourFinal[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \colourFinal[1]~1_combout\ = ( \p2|clearObjects~q\ & ( \draw1|colourOut\(1) & ( \clear1|colourOut\(1) ) ) ) # ( !\p2|clearObjects~q\ & ( \draw1|colourOut\(1) & ( \p2|printWinner~q\ ) ) ) # ( \p2|clearObjects~q\ & ( !\draw1|colourOut\(1) & ( 
-- \clear1|colourOut\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_printWinner~q\,
	datac => \clear1|ALT_INV_colourOut\(1),
	datae => \p2|ALT_INV_clearObjects~q\,
	dataf => \draw1|ALT_INV_colourOut\(1),
	combout => \colourFinal[1]~1_combout\);

-- Location: M10K_X38_Y13_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555400000000000000000000001000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000000000000000000000000000000000400000000000000000",
	mem_init0 => "00000100000000000000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y13_N42
\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( \VGA|VideoMemory|auto_generated|ram_block1a8\ ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- \VGA|VideoMemory|auto_generated|ram_block1a8\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( !\VGA|VideoMemory|auto_generated|ram_block1a8\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000000000000100111001001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: M10K_X38_Y8_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000",
	mem_init2 => "00000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000",
	mem_init1 => "00100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008",
	mem_init0 => "00000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000",
	mem_init2 => "000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008097A28B890100000000000000000000000000008090B2C91F8100000000000000000000000000008070BAE91F8100000000000000000000000000008093BEF936C100000000000000000000000000008090AEB936C100000",
	mem_init1 => "000000000000000000000008090A699204100000000000000000000000000008077A28BA0410000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000081873E78E",
	mem_init0 => "701000000000000000000000000000081C77F3CE701000000000000000000000000000081E7FF9EE701000000000000000000000000000081FFE3BEE701000000000000000000000000000081FFE3800701000000000000000000000000000081DFFFFFFF71000000000000000000000000000081C77F7FFF71000000000000000000000000000081C33E3FFE7100000000000000000000000000008000000000010000000000000000000000000000800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y9_N39
\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: FF_X39_Y12_N31
\p2|colourOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \d2|LessThan0~combout\,
	d => \p2|Selector31~0_combout\,
	ena => \p2|yOut[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2|colourOut\(0));

-- Location: MLABCELL_X47_Y11_N6
\clear1|colourOut~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \clear1|colourOut~11_combout\ = ( \clear1|colourOut~1_combout\ & ( \clear1|colourOut~9_combout\ & ( ((!\clear1|Equal1~0_combout\) # (\clear1|always0~4_combout\)) # (\clear1|Equal0~2_combout\) ) ) ) # ( !\clear1|colourOut~1_combout\ & ( 
-- \clear1|colourOut~9_combout\ & ( ((!\clear1|Equal1~0_combout\) # (\clear1|always0~4_combout\)) # (\clear1|Equal0~2_combout\) ) ) ) # ( \clear1|colourOut~1_combout\ & ( !\clear1|colourOut~9_combout\ & ( (((!\clear1|Equal1~0_combout\ & 
-- \clear1|colourOut~0_combout\)) # (\clear1|always0~4_combout\)) # (\clear1|Equal0~2_combout\) ) ) ) # ( !\clear1|colourOut~1_combout\ & ( !\clear1|colourOut~9_combout\ & ( (\clear1|always0~4_combout\) # (\clear1|Equal0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010111011111111111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clear1|ALT_INV_Equal0~2_combout\,
	datab => \clear1|ALT_INV_Equal1~0_combout\,
	datac => \clear1|ALT_INV_colourOut~0_combout\,
	datad => \clear1|ALT_INV_always0~4_combout\,
	datae => \clear1|ALT_INV_colourOut~1_combout\,
	dataf => \clear1|ALT_INV_colourOut~9_combout\,
	combout => \clear1|colourOut~11_combout\);

-- Location: FF_X47_Y11_N8
\clear1|colourOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clear1|colourOut~11_combout\,
	ena => \clear1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clear1|colourOut\(0));

-- Location: LABCELL_X40_Y9_N12
\draw1|colourOut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \draw1|colourOut~2_combout\ = ( !\p2|winner1~q\ & ( \p2|winner2~q\ & ( \player2win|altsyncram_component|auto_generated|q_a\(0) ) ) ) # ( \p2|winner1~q\ & ( !\p2|winner2~q\ & ( \player1win|altsyncram_component|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \player2win|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \player1win|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \p2|ALT_INV_winner1~q\,
	dataf => \p2|ALT_INV_winner2~q\,
	combout => \draw1|colourOut~2_combout\);

-- Location: FF_X40_Y9_N13
\draw1|colourOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \draw1|colourOut~2_combout\,
	ena => \draw1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \draw1|colourOut\(0));

-- Location: MLABCELL_X39_Y12_N18
\colourFinal[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \colourFinal[0]~2_combout\ = ( \p2|clearObjects~q\ & ( \draw1|colourOut\(0) & ( \clear1|colourOut\(0) ) ) ) # ( !\p2|clearObjects~q\ & ( \draw1|colourOut\(0) & ( (\p2|colourOut\(0)) # (\p2|printWinner~q\) ) ) ) # ( \p2|clearObjects~q\ & ( 
-- !\draw1|colourOut\(0) & ( \clear1|colourOut\(0) ) ) ) # ( !\p2|clearObjects~q\ & ( !\draw1|colourOut\(0) & ( (!\p2|printWinner~q\ & \p2|colourOut\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_printWinner~q\,
	datab => \p2|ALT_INV_colourOut\(0),
	datac => \clear1|ALT_INV_colourOut\(0),
	datae => \p2|ALT_INV_clearObjects~q\,
	dataf => \draw1|ALT_INV_colourOut\(0),
	combout => \colourFinal[0]~2_combout\);

-- Location: M10K_X38_Y10_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000",
	mem_init2 => "00000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000",
	mem_init1 => "00100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008",
	mem_init0 => "00000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000",
	mem_init2 => "000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008097A28B890100000000000000000000000000008090B2C91F8100000000000000000000000000008070BAE91F8100000000000000000000000000008093BEF936C100000000000000000000000000008090AEB936C100000",
	mem_init1 => "000000000000000000000008090A699204100000000000000000000000000008077A28BA0410000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000080000000000100000000000000000000000000008000000000010000000000000000000000000000800000000001000000000000000000000000000081873E78E",
	mem_init0 => "701000000000000000000000000000081C77F3CE701000000000000000000000000000081E7FF9EE701000000000000000000000000000081FFE3BEE701000000000000000000000000000081FFE3800701000000000000000000000000000081DFFFFFFF71000000000000000000000000000081C77F7FFF71000000000000000000000000000081C33E3FFE7100000000000000000000000000008000000000010000000000000000000000000000800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555400000000000000000000001000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000000000000000000000000000000000400000000000000000",
	mem_init0 => "00000100000000000000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000000000000000000000000000000000400000000000000000000001000000000000000000000000000000000000000000000000000000004000000000000000000000010000000000000000000000000000000000000000000000000000000040000000000000000000000100000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "tronInitialize.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y9_N30
\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: MLABCELL_X21_Y78_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


