Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 24 15:52:31 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -label_reused -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                10095       -1.883      -15.710                     11                10055        0.264        0.000                       0                  4376  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clocks/clk_wiz/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0         {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0         {0.000 12.500}       25.000          40.000          
gmii_rx_clk                  {0.000 4.000}        8.000           125.000         
sysclk_p                     {0.000 2.500}        5.000           200.000         
  CLKFBIN                    {0.000 2.500}        5.000           200.000         
  I                          {0.000 4.000}        8.000           125.000         
  clk_ipb_i                  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocks/clk_wiz/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0              21.204        0.000                      0                  439        0.106        0.000                      0                  439       12.100        0.000                       0                   243  
  clkfbout_clk_wiz_0                                                                                                                                                          23.592        0.000                       0                     3  
gmii_rx_clk                        0.136        0.000                      0                  734        0.069        0.000                      0                  734        3.232        0.000                       0                   368  
sysclk_p                           3.465        0.000                      0                   22        0.108        0.000                      0                   22        0.264        0.000                       0                    26  
  CLKFBIN                                                                                                                                                                      3.929        0.000                       0                     2  
  I                                0.031        0.000                      0                 6357        0.070        0.000                      0                 6357        3.358        0.000                       0                  2788  
  clk_ipb_i                       24.316        0.000                      0                 2366        0.086        0.000                      0                 2366       15.600        0.000                       0                   945  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_ipb_i           clk_out1_clk_wiz_0       31.280        0.000                      0                   20                                                                        
I                   gmii_rx_clk               0.412        0.000                      0                    5        2.604        0.000                      0                    5  
gmii_rx_clk         I                         3.195        0.000                      0                   14       -1.883      -15.187                     10                   14  
clk_ipb_i           I                         3.819        0.000                      0                    4        0.208        0.000                      0                    4  
clk_out1_clk_wiz_0  clk_ipb_i                24.333        0.000                      0                   20                                                                        
I                   clk_ipb_i                 5.114        0.000                      0                   11        0.157        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   I                   I                         3.560        0.000                      0                   33        0.327        0.000                      0                   33  
**async_default**   gmii_rx_clk         I                         5.493        0.000                      0                    1       -0.523       -0.523                      1                    1  
**async_default**   clk_ipb_i           clk_ipb_i                30.588        0.000                      0                   13        0.325        0.000                      0                   13  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       23.523        0.000                      0                   13        0.304        0.000                      0                   13  
**async_default**   I                   gmii_rx_clk               0.123        0.000                      0                    2        2.764        0.000                      0                    2  
**async_default**   gmii_rx_clk         gmii_rx_clk               6.615        0.000                      0                   34        0.314        0.000                      0                   34  
**async_default**   sysclk_p            sysclk_p                  2.814        0.000                      0                   17        0.730        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocks/clk_wiz/inst/clk_in1
  To Clock:  clocks/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocks/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.634ns (18.351%)  route 2.821ns (81.649%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.398     4.905    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[1]/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.178    26.108    slaves/slave_vfat3/buffer_in/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         26.108    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.634ns (18.351%)  route 2.821ns (81.649%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.398     4.905    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[1]_lopt_replica/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.178    26.108    slaves/slave_vfat3/buffer_in/data_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.108    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.634ns (18.351%)  route 2.821ns (81.649%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.398     4.905    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[2]/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.178    26.108    slaves/slave_vfat3/buffer_in/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         26.108    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.634ns (18.351%)  route 2.821ns (81.649%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.398     4.905    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X38Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[2]_lopt_replica/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.178    26.108    slaves/slave_vfat3/buffer_in/data_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.108    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.254ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.634ns (18.752%)  route 2.747ns (81.248%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.324     4.831    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X39Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X39Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[0]/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X39Y122        FDRE (Setup_fdre_C_CE)      -0.201    26.085    slaves/slave_vfat3/buffer_in/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         26.085    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 21.254    

Slack (MET) :             21.254ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.634ns (18.752%)  route 2.747ns (81.248%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.324     4.831    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X39Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X39Y122        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[0]_lopt_replica/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X39Y122        FDRE (Setup_fdre_C_CE)      -0.201    26.085    slaves/slave_vfat3/buffer_in/data_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.085    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 21.254    

Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.677ns (20.237%)  route 2.668ns (79.763%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 26.311 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.295     4.464    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/I2
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.043     4.507 r  slaves/slave_vfat3/buffer_in/data_out[2]_i_1/O
                         net (fo=7, routed)           0.245     4.752    slaves/slave_vfat3/buffer_in/data_out[2]_i_1_n_0
    SLICE_X36Y125                                                     r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/I4
    SLICE_X36Y125        LUT6 (Prop_lut6_I4_O)        0.043     4.795 r  slaves/slave_vfat3/buffer_in/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.795    slaves/slave_vfat3/buffer_in/data_out[3]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.311    26.311    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X36Y125        FDRE                                         r  slaves/slave_vfat3/buffer_in/data_out_reg[3]/C
                         clock pessimism              0.088    26.399    
                         clock uncertainty           -0.113    26.286    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)        0.034    26.320    slaves/slave_vfat3/buffer_in/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.320    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             21.865ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/out_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.634ns (20.899%)  route 2.400ns (79.101%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 26.309 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           1.272     4.441    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X38Y124                                                     r  slaves/slave_vfat3/buffer_in/out_ready_i_1/I3
    SLICE_X38Y124        LUT5 (Prop_lut5_I3_O)        0.043     4.484 r  slaves/slave_vfat3/buffer_in/out_ready_i_1/O
                         net (fo=1, routed)           0.000     4.484    slaves/slave_vfat3/buffer_in/out_ready_i_1_n_0
    SLICE_X38Y124        FDRE                                         r  slaves/slave_vfat3/buffer_in/out_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.309    26.309    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X38Y124        FDRE                                         r  slaves/slave_vfat3/buffer_in/out_ready_reg/C
                         clock pessimism              0.088    26.397    
                         clock uncertainty           -0.113    26.284    
    SLICE_X38Y124        FDRE (Setup_fdre_C_D)        0.064    26.348    slaves/slave_vfat3/buffer_in/out_ready_reg
  -------------------------------------------------------------------
                         required time                         26.348    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 21.865    

Slack (MET) :             21.995ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/leds_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.634ns (23.673%)  route 2.044ns (76.327%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 26.326 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           0.604     3.772    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X14Y129                                                     r  slaves/slave_vfat3/buffer_in/leds[5]_i_1/I1
    SLICE_X14Y129        LUT5 (Prop_lut5_I1_O)        0.043     3.815 r  slaves/slave_vfat3/buffer_in/leds[5]_i_1/O
                         net (fo=1, routed)           0.313     4.128    slaves/slave_vfat3/buffer_in/leds[5]_i_1_n_0
    SLICE_X14Y129        FDRE                                         r  slaves/slave_vfat3/buffer_in/leds_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.326    26.326    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X14Y129        FDRE                                         r  slaves/slave_vfat3/buffer_in/leds_reg[5]/C
                         clock pessimism              0.088    26.414    
                         clock uncertainty           -0.113    26.301    
    SLICE_X14Y129        FDRE (Setup_fdre_C_CE)      -0.178    26.123    slaves/slave_vfat3/buffer_in/leds_reg[5]
  -------------------------------------------------------------------
                         required time                         26.123    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                 21.995    

Slack (MET) :             22.097ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/buffer_in/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.677ns (23.718%)  route 2.177ns (76.282%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 26.319 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.450     1.450    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDSE                                         r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDSE (Prop_fdse_C_Q)         0.259     1.709 r  slaves/slave_vfat3/buffer_in/data1_to_be_read_reg[0]/Q
                         net (fo=21, routed)          0.681     2.390    slaves/slave_vfat3/buffer_in/data1_to_be_read_reg_n_0_[0]
    SLICE_X17Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/I1
    SLICE_X17Y128        LUT4 (Prop_lut4_I1_O)        0.043     2.433 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_11/O
                         net (fo=1, routed)           0.446     2.880    slaves/slave_vfat3/buffer_in/data_out0_carry_i_11_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/I4
    SLICE_X16Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.923 r  slaves/slave_vfat3/buffer_in/data_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.923    slaves/slave_vfat3/buffer_in/data_out0_carry_i_4_n_0
    SLICE_X16Y128                                                     r  slaves/slave_vfat3/buffer_in/data_out0_carry/S[0]
    SLICE_X16Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.169 r  slaves/slave_vfat3/buffer_in/data_out0_carry/CO[3]
                         net (fo=6, routed)           0.748     3.917    slaves/slave_vfat3/buffer_in/leds0_in[5]
    SLICE_X22Y124                                                     r  slaves/slave_vfat3/buffer_in/__1/i_/I3
    SLICE_X22Y124        LUT6 (Prop_lut6_I3_O)        0.043     3.960 r  slaves/slave_vfat3/buffer_in/__1/i_/O
                         net (fo=3, routed)           0.301     4.261    slaves/slave_vfat3/buffer_in/__1/i__n_0
    SLICE_X22Y125                                                     r  slaves/slave_vfat3/buffer_in/FSM_sequential_state[2]_i_1__0/I4
    SLICE_X22Y125        LUT5 (Prop_lut5_I4_O)        0.043     4.304 r  slaves/slave_vfat3/buffer_in/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.304    slaves/slave_vfat3/buffer_in/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X22Y125        FDRE                                         r  slaves/slave_vfat3/buffer_in/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.319    26.319    slaves/slave_vfat3/buffer_in/clk_out1
    SLICE_X22Y125        FDRE                                         r  slaves/slave_vfat3/buffer_in/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.131    26.450    
                         clock uncertainty           -0.113    26.337    
    SLICE_X22Y125        FDRE (Setup_fdre_C_D)        0.064    26.401    slaves/slave_vfat3/buffer_in/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.401    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                 22.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.632     0.632    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDCE (Prop_fdce_C_Q)         0.100     0.732 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.787    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.851     0.851    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.219     0.632    
    SLICE_X19Y121        FDCE (Hold_fdce_C_D)         0.049     0.681    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.632     0.632    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDCE (Prop_fdce_C_Q)         0.100     0.732 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.787    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.851     0.851    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.219     0.632    
    SLICE_X19Y121        FDCE (Hold_fdce_C_D)         0.047     0.679    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.632     0.632    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y121        FDCE (Prop_fdce_C_Q)         0.100     0.732 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     0.787    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.851     0.851    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.219     0.632    
    SLICE_X19Y121        FDCE (Hold_fdce_C_D)         0.047     0.679    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.631     0.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDPE (Prop_fdpe_C_Q)         0.100     0.731 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.786    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X13Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.848     0.848    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.217     0.631    
    SLICE_X13Y123        FDPE (Hold_fdpe_C_D)         0.047     0.678    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.619     0.619    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDPE (Prop_fdpe_C_Q)         0.100     0.719 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.774    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.836     0.836    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.217     0.619    
    SLICE_X45Y122        FDPE (Hold_fdpe_C_D)         0.047     0.666    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.622     0.622    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.100     0.722 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.777    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.839     0.839    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.217     0.622    
    SLICE_X43Y119        FDCE (Hold_fdce_C_D)         0.047     0.669    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.622     0.622    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.100     0.722 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     0.777    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.839     0.839    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.217     0.622    
    SLICE_X43Y119        FDCE (Hold_fdce_C_D)         0.047     0.669    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.100     0.720 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.775    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.837     0.837    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.217     0.620    
    SLICE_X45Y121        FDPE (Hold_fdpe_C_D)         0.047     0.667    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.621     0.621    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.058     0.779    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.838     0.838    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.217     0.621    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.049     0.670    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.621     0.621    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.057     0.778    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.838     0.838    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.217     0.621    
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)         0.047     0.668    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X2Y24     slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y26     slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3    clocks/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         25.000      24.250     SLICE_X15Y123    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            0.750         25.000      24.250     SLICE_X13Y123    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X46Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X43Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X46Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         25.000      24.250     SLICE_X43Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X15Y123    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X13Y123    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X45Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X45Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X44Y121    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X45Y122    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X19Y121    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X19Y121    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X18Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         12.500      12.100     SLICE_X20Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X46Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X46Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X46Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X46Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.500      12.150     SLICE_X44Y120    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y4    clocks/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 gmii_rxd[0]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 3.753ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  gmii_rxd[0] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[0]
    U30                                                               r  gmii_rxd_IBUF[0]_inst/I
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  gmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     6.330    eth/gmii_rxd_IBUF[0]
    IDELAY_X0Y119                                                     r  eth/iodelgen[0].iodelay/IDATAIN
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.253 r  eth/iodelgen[0].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.253    eth/gmii_rxd_del[0]
    ILOGIC_X0Y119        FDRE                                         r  eth/rxd_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.118     9.428    eth/rx_clk_io
    ILOGIC_X0Y119        FDRE                                         r  eth/rxd_r_reg[0]/C
                         clock pessimism              0.000     9.428    
                         clock uncertainty           -0.035     9.393    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.003     9.390    eth/rxd_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.390    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 gmii_rxd[7]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 3.746ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  gmii_rxd[7] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[7]
    T28                                                               r  gmii_rxd_IBUF[7]_inst/I
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  gmii_rxd_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     6.322    eth/gmii_rxd_IBUF[7]
    IDELAY_X0Y127                                                     r  eth/iodelgen[7].iodelay/IDATAIN
    IDELAY_X0Y127        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.246 r  eth/iodelgen[7].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.246    eth/gmii_rxd_del[7]
    ILOGIC_X0Y127        FDRE                                         r  eth/rxd_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y127        FDRE                                         r  eth/rxd_r_reg[7]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y127        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 gmii_rx_dv
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_dv_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 3.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  gmii_rx_dv (IN)
                         net (fo=0)                   0.000     5.500    gmii_rx_dv
    R28                                                               r  gmii_rx_dv_IBUF_inst/I
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  gmii_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.318    eth/gmii_rx_dv_IBUF
    IDELAY_X0Y128                                                     r  eth/iodelay_dv/IDATAIN
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.242 r  eth/iodelay_dv/DATAOUT
                         net (fo=1, routed)           0.000     9.242    eth/gmii_rx_dv_del
    ILOGIC_X0Y128        FDRE                                         r  eth/rx_dv_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y128        FDRE                                         r  eth/rx_dv_r_reg/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y128        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rx_dv_r_reg
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 gmii_rxd[3]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 3.734ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  gmii_rxd[3] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[3]
    U28                                                               r  gmii_rxd_IBUF[3]_inst/I
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  gmii_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     6.311    eth/gmii_rxd_IBUF[3]
    IDELAY_X0Y123                                                     r  eth/iodelgen[3].iodelay/IDATAIN
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.234 r  eth/iodelgen[3].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.234    eth/gmii_rxd_del[3]
    ILOGIC_X0Y123        FDRE                                         r  eth/rxd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y123        FDRE                                         r  eth/rxd_r_reg[3]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y123        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gmii_rxd[5]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 3.734ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  gmii_rxd[5] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[5]
    T27                                                               r  gmii_rxd_IBUF[5]_inst/I
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  gmii_rxd_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     6.310    eth/gmii_rxd_IBUF[5]
    IDELAY_X0Y125                                                     r  eth/iodelgen[5].iodelay/IDATAIN
    IDELAY_X0Y125        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.234 r  eth/iodelgen[5].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.234    eth/gmii_rxd_del[5]
    ILOGIC_X0Y125        FDRE                                         r  eth/rxd_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y125        FDRE                                         r  eth/rxd_r_reg[5]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y125        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 gmii_rxd[6]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 3.731ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 9.423 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  gmii_rxd[6] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[6]
    T26                                                               r  gmii_rxd_IBUF[6]_inst/I
    T26                  IBUF (Prop_ibuf_I_O)         0.807     6.307 r  gmii_rxd_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     6.307    eth/gmii_rxd_IBUF[6]
    IDELAY_X0Y126                                                     r  eth/iodelgen[6].iodelay/IDATAIN
    IDELAY_X0Y126        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.231 r  eth/iodelgen[6].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.231    eth/gmii_rxd_del[6]
    ILOGIC_X0Y126        FDRE                                         r  eth/rxd_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.113     9.423    eth/rx_clk_io
    ILOGIC_X0Y126        FDRE                                         r  eth/rxd_r_reg[6]/C
                         clock pessimism              0.000     9.423    
                         clock uncertainty           -0.035     9.388    
    ILOGIC_X0Y126        FDRE (Setup_fdre_C_D)       -0.003     9.385    eth/rxd_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gmii_rxd[2]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 3.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  gmii_rxd[2] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[2]
    T25                                                               r  gmii_rxd_IBUF[2]_inst/I
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  gmii_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     6.295    eth/gmii_rxd_IBUF[2]
    IDELAY_X0Y122                                                     r  eth/iodelgen[2].iodelay/IDATAIN
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.219 r  eth/iodelgen[2].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.219    eth/gmii_rxd_del[2]
    ILOGIC_X0Y122        FDRE                                         r  eth/rxd_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y122        FDRE                                         r  eth/rxd_r_reg[2]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y122        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 gmii_rxd[1]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 3.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  gmii_rxd[1] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[1]
    U25                                                               r  gmii_rxd_IBUF[1]_inst/I
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  gmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     6.293    eth/gmii_rxd_IBUF[1]
    IDELAY_X0Y121                                                     r  eth/iodelgen[1].iodelay/IDATAIN
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.217 r  eth/iodelgen[1].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.217    eth/gmii_rxd_del[1]
    ILOGIC_X0Y121        FDRE                                         r  eth/rxd_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.115     9.425    eth/rx_clk_io
    ILOGIC_X0Y121        FDRE                                         r  eth/rxd_r_reg[1]/C
                         clock pessimism              0.000     9.425    
                         clock uncertainty           -0.035     9.390    
    ILOGIC_X0Y121        FDRE (Setup_fdre_C_D)       -0.003     9.387    eth/rxd_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.387    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 gmii_rx_er
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_er_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 3.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 9.430 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  gmii_rx_er (IN)
                         net (fo=0)                   0.000     5.500    gmii_rx_er
    V26                                                               r  gmii_rx_er_IBUF_inst/I
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  gmii_rx_er_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.296    eth/gmii_rx_er_IBUF
    IDELAY_X0Y118                                                     r  eth/iodelay_er/IDATAIN
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.219 r  eth/iodelay_er/DATAOUT
                         net (fo=1, routed)           0.000     9.219    eth/gmii_rx_er_del
    ILOGIC_X0Y118        FDRE                                         r  eth/rx_er_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.120     9.430    eth/rx_clk_io
    ILOGIC_X0Y118        FDRE                                         r  eth/rx_er_r_reg/C
                         clock pessimism              0.000     9.430    
                         clock uncertainty           -0.035     9.395    
    ILOGIC_X0Y118        FDRE (Setup_fdre_C_D)       -0.003     9.392    eth/rx_er_r_reg
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 gmii_rxd[4]
                            (input port clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rxd_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 3.683ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.500ns
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 9.437 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  gmii_rxd[4] (IN)
                         net (fo=0)                   0.000     5.500    gmii_rxd[4]
    R19                                                               r  gmii_rxd_IBUF[4]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  gmii_rxd_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     6.259    eth/gmii_rxd_IBUF[4]
    IDELAY_X0Y149                                                     r  eth/iodelgen[4].iodelay/IDATAIN
    IDELAY_X0Y149        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.924     9.183 r  eth/iodelgen[4].iodelay/DATAOUT
                         net (fo=1, routed)           0.000     9.183    eth/gmii_rxd_del[4]
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.187     8.828    eth/gmii_rx_clk_IBUF
    BUFIO_X0Y9                                                        r  eth/bufio0/I
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     9.310 r  eth/bufio0/O
                         net (fo=10, routed)          0.127     9.437    eth/rx_clk_io
    ILOGIC_X0Y149        FDRE                                         r  eth/rxd_r_reg[4]/C
                         clock pessimism              0.000     9.437    
                         clock uncertainty           -0.035     9.402    
    ILOGIC_X0Y149        FDRE (Setup_fdre_C_D)       -0.003     9.399    eth/rxd_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.963%)  route 0.105ns (47.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.300     1.247    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X8Y135         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.118     1.365 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1/Q
                         net (fo=1, routed)           0.105     1.470    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB1
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                         clock pessimism             -0.203     1.286    
    SLICE_X10Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.401    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.726%)  route 0.106ns (47.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.300     1.247    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X8Y135         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.118     1.365 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3/Q
                         net (fo=1, routed)           0.106     1.471    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIC1
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                         clock pessimism             -0.203     1.286    
    SLICE_X10Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.392    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.758%)  route 0.108ns (50.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.300     1.247    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X8Y135         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.107     1.354 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/Q
                         net (fo=2, routed)           0.108     1.462    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/D
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
                         clock pessimism             -0.203     1.286    
    SLICE_X10Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.074     1.360    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.885%)  route 0.157ns (57.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.300     1.247    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X8Y135         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.118     1.365 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/Q
                         net (fo=1, routed)           0.157     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB0
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                         clock pessimism             -0.203     1.286    
    SLICE_X10Y136        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.418    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.520%)  route 0.135ns (57.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.263     1.210    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y124         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.100     1.310 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1/Q
                         net (fo=5, routed)           0.135     1.445    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1
    SLICE_X2Y125         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.296     1.446    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y125         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1/CLK
                         clock pessimism             -0.203     1.243    
    SLICE_X2Y125         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.341    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.264     1.211    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y123         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.100     1.311 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/Q
                         net (fo=1, routed)           0.055     1.366    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT
    SLICE_X5Y123         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.448    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y123         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/C
                         clock pessimism             -0.237     1.211    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.047     1.258    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.264     1.211    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.100     1.311 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync/Q
                         net (fo=1, routed)           0.055     1.366    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1
    SLICE_X1Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.297     1.447    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg/C
                         clock pessimism             -0.236     1.211    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.047     1.258    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.268     1.215    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X7Y130         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.100     1.315 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6/Q
                         net (fo=1, routed)           0.081     1.396    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[6]
    SLICE_X6Y130                                                      r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>/I4
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.028     1.424 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>/O
                         net (fo=1, routed)           0.000     1.424    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT[14]
    SLICE_X6Y130         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.453    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X6Y130         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14/C
                         clock pessimism             -0.227     1.226    
    SLICE_X6Y130         FDRE (Hold_fdre_C_D)         0.087     1.313    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.820%)  route 0.105ns (47.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.264     1.211    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y126         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.118     1.329 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5/Q
                         net (fo=2, routed)           0.105     1.435    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1[5]
    SLICE_X2Y127         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.299     1.449    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y127         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD/CLK
                         clock pessimism             -0.225     1.224    
    SLICE_X2Y127         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.323    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.279%)  route 0.140ns (56.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.300     1.247    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X8Y135         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.107     1.354 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6/Q
                         net (fo=2, routed)           0.140     1.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/D
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP/CLK
                         clock pessimism             -0.203     1.286    
    SLICE_X10Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.382    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/SP
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         8.000       6.149      BUFR_X0Y9      eth/bufr0/I
Min Period        n/a     BUFIO/I     n/a            1.249         8.000       6.751      BUFIO_X0Y9     eth/bufio0/I
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y128  eth/rx_dv_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y118  eth/rx_er_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y119  eth/rxd_r_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y121  eth/rxd_r_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y122  eth/rxd_r_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y123  eth/rxd_r_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y149  eth/rxd_r_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y125  eth/rxd_r_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y135  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y135  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y136  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y135  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X10Y135  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.043ns (69.986%)  route 0.447ns (30.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 9.381 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.447     6.198    clocks/clkdiv/rst_b
    SLICE_X21Y122                                                     r  clocks/clkdiv/d17_i_1/I1
    SLICE_X21Y122        LUT3 (Prop_lut3_I1_O)        0.043     6.241 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.241    clocks/clkdiv/d17_i_1_n_0
    SLICE_X21Y122        FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.322     9.381    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism              0.326     9.708    
                         clock uncertainty           -0.035     9.672    
    SLICE_X21Y122        FDRE (Setup_fdre_C_D)        0.034     9.706    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.805ns (73.454%)  route 0.291ns (26.546%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.689 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.689    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.855 r  clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.855    clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y119        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 9.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.689 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.689    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.742 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X21Y120                                                     r  clocks/clkdiv/cnt_reg[16]_i_1/CI
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.853 r  clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.853    clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X21Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.325     9.384    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.348     9.733    
                         clock uncertainty           -0.035     9.697    
    SLICE_X21Y120        FDCE (Setup_fdce_C_D)        0.049     9.746    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.788ns (73.035%)  route 0.291ns (26.965%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.689 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.689    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.838 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.838    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y119        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.752ns (72.105%)  route 0.291ns (27.895%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.802 r  clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.802    clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y118        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.802    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.750ns (72.051%)  route 0.291ns (27.949%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.689 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.689    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.800 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.800    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y119        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.750ns (72.051%)  route 0.291ns (27.949%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.689 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.689    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/CI
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.800 r  clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.800    clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y119        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.735ns (71.642%)  route 0.291ns (28.358%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.785 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.785    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y118        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.699ns (70.611%)  route 0.291ns (29.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.749 r  clocks/clkdiv/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.749    clocks/clkdiv/cnt_reg[4]_i_1_n_6
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.327     9.386    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.348     9.735    
                         clock uncertainty           -0.035     9.699    
    SLICE_X21Y117        FDCE (Setup_fdce_C_D)        0.049     9.748    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.697ns (70.552%)  route 0.291ns (29.448%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.461     4.759    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     4.982 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.273    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[1]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.583 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.583    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/CI
    SLICE_X21Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.636 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.636    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/CI
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.747 r  clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.747    clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.348     9.734    
                         clock uncertainty           -0.035     9.698    
    SLICE_X21Y118        FDCE (Setup_fdce_C_D)        0.049     9.747    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     2.227 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.055     2.282    clocks/d17
    SLICE_X21Y122        FDRE                                         r  clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.849     2.503    clocks/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/d17_d_reg/C
                         clock pessimism             -0.375     2.127    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.047     2.174    clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.157ns (69.773%)  route 0.068ns (30.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.091     2.218 r  clocks/d17_d_reg/Q
                         net (fo=3, routed)           0.068     2.286    clocks/clkdiv/d17_d
    SLICE_X21Y122                                                     r  clocks/clkdiv/nuke_d_i_1/I2
    SLICE_X21Y122        LUT4 (Prop_lut4_I2_O)        0.066     2.352 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     2.352    clocks/clkdiv_n_1
    SLICE_X21Y122        FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.849     2.503    clocks/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism             -0.375     2.127    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.060     2.187    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.174%)  route 0.127ns (49.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     2.227 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.127     2.355    clocks/clkdiv/d17
    SLICE_X21Y122                                                     r  clocks/clkdiv/nuke_d2_i_1/I1
    SLICE_X21Y122        LUT4 (Prop_lut4_I1_O)        0.028     2.383 r  clocks/clkdiv/nuke_d2_i_1/O
                         net (fo=1, routed)           0.000     2.383    clocks/clkdiv_n_2
    SLICE_X21Y122        FDRE                                         r  clocks/nuke_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.849     2.503    clocks/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/nuke_d2_reg/C
                         clock pessimism             -0.375     2.127    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.061     2.188    clocks/nuke_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.783%)  route 0.129ns (50.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     2.227 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.129     2.357    clocks/clkdiv/d17
    SLICE_X21Y122                                                     r  clocks/clkdiv/rst_i_1/I2
    SLICE_X21Y122        LUT5 (Prop_lut5_I2_O)        0.028     2.385 r  clocks/clkdiv/rst_i_1/O
                         net (fo=1, routed)           0.000     2.385    clocks/clkdiv_n_3
    SLICE_X21Y122        FDRE                                         r  clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.849     2.503    clocks/clk200_BUFG
    SLICE_X21Y122        FDRE                                         r  clocks/rst_reg/C
                         clock pessimism             -0.375     2.127    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.061     2.188    clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.633     2.130    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     2.324    clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/S[3]
    SLICE_X21Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.401 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.401    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.852     2.506    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.375     2.130    
    SLICE_X21Y119        FDCE (Hold_fdce_C_D)         0.071     2.201    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.636     2.133    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.100     2.233 r  clocks/clkdiv/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.327    clocks/clkdiv/cnt_reg_n_0_[3]
    SLICE_X21Y116                                                     r  clocks/clkdiv/cnt_reg[0]_i_1/S[3]
    SLICE_X21Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.404 r  clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.404    clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.855     2.509    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.375     2.133    
    SLICE_X21Y116        FDCE (Hold_fdce_C_D)         0.071     2.204    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.635     2.132    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDCE (Prop_fdce_C_Q)         0.100     2.232 r  clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.094     2.326    clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/S[3]
    SLICE_X21Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.403 r  clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.403    clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.854     2.508    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.375     2.132    
    SLICE_X21Y117        FDCE (Hold_fdce_C_D)         0.071     2.203    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.634     2.131    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDCE (Prop_fdce_C_Q)         0.100     2.231 r  clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.094     2.325    clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X21Y118                                                     r  clocks/clkdiv/cnt_reg[8]_i_1/S[3]
    SLICE_X21Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.402 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.402    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.853     2.507    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.375     2.131    
    SLICE_X21Y118        FDCE (Hold_fdce_C_D)         0.071     2.202    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.633     2.130    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  clocks/clkdiv/cnt_reg[12]/Q
                         net (fo=1, routed)           0.094     2.324    clocks/clkdiv/cnt_reg_n_0_[12]
    SLICE_X21Y119                                                     r  clocks/clkdiv/cnt_reg[12]_i_1/S[0]
    SLICE_X21Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.407 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.407    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.852     2.506    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.375     2.130    
    SLICE_X21Y119        FDCE (Hold_fdce_C_D)         0.071     2.201    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.635     2.132    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDCE (Prop_fdce_C_Q)         0.100     2.232 r  clocks/clkdiv/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.326    clocks/clkdiv/cnt_reg_n_0_[4]
    SLICE_X21Y117                                                     r  clocks/clkdiv/cnt_reg[4]_i_1/S[0]
    SLICE_X21Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.409 r  clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.409    clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.854     2.508    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.375     2.132    
    SLICE_X21Y117        FDCE (Hold_fdce_C_D)         0.071     2.203    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    clk200_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X21Y122    clocks/d17_d_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X21Y116    clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X21Y118    clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X21Y118    clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X21Y119    clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X21Y119    clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X21Y119    clocks/clkdiv/cnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y122    clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y122    clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X21Y122    clocks/d17_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X21Y122    clocks/d17_d_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y118    clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y118    clocks/clkdiv/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y119    clocks/clkdiv/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y119    clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y122    clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y122    clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y116    clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y116    clocks/clkdiv/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y116    clocks/clkdiv/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y116    clocks/clkdiv/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y117    clocks/clkdiv/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X21Y117    clocks/clkdiv/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 0.419ns (5.402%)  route 7.338ns (94.598%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.576    10.655    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X10Y136                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/RADR0
    SLICE_X10Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.143    10.798 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           6.295    17.092    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)       -0.105    17.123    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         17.123    
                         arrival time                         -17.092    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 0.454ns (5.754%)  route 7.437ns (94.246%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.464    10.542    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DPRA0
    SLICE_X10Y135                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/RADR0
    SLICE_X10Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.135    10.677 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           6.506    17.183    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.043    17.226 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000    17.226    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.034    17.262    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         17.262    
                         arrival time                         -17.226    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 0.415ns (5.464%)  route 7.181ns (94.536%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.580    10.659    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X10Y136                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/RADR0
    SLICE_X10Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.139    10.798 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           6.134    16.931    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.101    17.127    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         17.127    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.411ns (5.534%)  route 7.015ns (94.466%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.580    10.659    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X10Y136                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/RADR0
    SLICE_X10Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.135    10.794 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           5.969    16.762    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.019    17.209    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         17.209    
                         arrival time                         -16.762    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 0.546ns (7.343%)  route 6.890ns (92.657%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.623    10.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DPRA0
    SLICE_X10Y135                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/RADR0
    SLICE_X10Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.138    10.839 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.800    16.639    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.132    16.771 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000    16.771    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.033    17.261    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         17.261    
                         arrival time                         -16.771    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.414ns (5.700%)  route 6.850ns (94.300%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.461    10.539    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X10Y136                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/RADR0
    SLICE_X10Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.138    10.677 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           5.922    16.599    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)       -0.089    17.139    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.549ns (7.464%)  route 6.807ns (92.536%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.464    10.542    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DPRA0
    SLICE_X10Y135                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/RADR0
    SLICE_X10Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.139    10.681 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.876    16.557    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.134    16.691 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000    16.691    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.034    17.262    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         17.262    
                         arrival time                         -16.691    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.411ns (5.654%)  route 6.858ns (94.346%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.576    10.655    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X10Y136                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/RADR0
    SLICE_X10Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.135    10.790 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.815    16.604    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.008    17.220    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 0.454ns (6.461%)  route 6.573ns (93.539%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.623    10.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DPRA0
    SLICE_X10Y135                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/RADR0
    SLICE_X10Y135        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.135    10.836 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           5.483    16.319    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.043    16.362 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000    16.362    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.034    17.262    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         17.262    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 0.411ns (6.071%)  route 6.359ns (93.929%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.659ns = ( 16.659 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.463     9.336    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDPE (Prop_fdpe_C_Q)         0.223     9.559 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.467    10.025    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X11Y135                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/I0
    SLICE_X11Y135        LUT1 (Prop_lut1_I0_O)        0.053    10.078 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.461    10.539    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X10Y136                                                     r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/RADR0
    SLICE_X10Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.135    10.674 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           5.431    16.105    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.332    16.659    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.633    17.293    
                         clock uncertainty           -0.064    17.228    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)        0.000    17.228    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         17.228    
                         arrival time                         -16.105    
  -------------------------------------------------------------------
                         slack                                  1.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.626%)  route 0.135ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.674     4.135    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X7Y143         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.100     4.235 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/Q
                         net (fo=1, routed)           0.135     4.370    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4_n_0
    SLICE_X6Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.895     4.858    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X6Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.711     4.146    
    SLICE_X6Y143         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.300    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
                            (rising edge-triggered cell SRLC32E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.950%)  route 0.104ns (51.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.674     4.135    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X4Y144         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.100     4.235 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__0/Q
                         net (fo=1, routed)           0.104     4.340    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__0_n_0
    SLICE_X2Y144         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.896     4.859    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X2Y144         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
                         clock pessimism             -0.689     4.169    
    SLICE_X2Y144         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     4.263    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19
  -------------------------------------------------------------------
                         required time                         -4.263    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.675     4.136    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X1Y142         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDSE (Prop_fdse_C_Q)         0.100     4.236 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/Q
                         net (fo=1, routed)           0.094     4.330    ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1_n_0
    SLICE_X2Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.896     4.859    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X2Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
                         clock pessimism             -0.707     4.151    
    SLICE_X2Y143         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     4.250    ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82
  -------------------------------------------------------------------
                         required time                         -4.250    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.674     4.135    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X7Y144         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDSE (Prop_fdse_C_Q)         0.100     4.235 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.095     4.330    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4_n_0
    SLICE_X6Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.895     4.858    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X6Y143         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
                         clock pessimism             -0.708     4.149    
    SLICE_X6Y143         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     4.248    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64
  -------------------------------------------------------------------
                         required time                         -4.248    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.742ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.580     4.041    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X9Y177         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.100     4.141 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8/Q
                         net (fo=1, routed)           0.056     4.197    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[8]
    SLICE_X8Y177                                                      r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>/I3
    SLICE_X8Y177         LUT6 (Prop_lut6_I3_O)        0.028     4.225 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>/O
                         net (fo=1, routed)           0.000     4.225    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT[16]
    SLICE_X8Y177         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.779     4.742    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X8Y177         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16/C
                         clock pessimism             -0.689     4.052    
    SLICE_X8Y177         FDRE (Hold_fdre_C_D)         0.087     4.139    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
                            (rising edge-triggered cell SRLC32E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.677     4.138    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X3Y147         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.100     4.238 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1/Q
                         net (fo=1, routed)           0.096     4.334    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__1_n_0
    SLICE_X2Y147         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.897     4.860    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X2Y147         SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
                         clock pessimism             -0.710     4.149    
    SLICE_X2Y147         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     4.248    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19
  -------------------------------------------------------------------
                         required time                         -4.248    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/pkt_mask_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    4.135ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.674     4.135    ipbus/udp_if/IPADDR/clk125
    SLICE_X7Y144         FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDSE (Prop_fdse_C_Q)         0.100     4.235 r  ipbus/udp_if/IPADDR/pkt_mask_reg[11]/Q
                         net (fo=2, routed)           0.102     4.338    ipbus/udp_if/IPADDR/pkt_mask_reg[40]_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19_0[1]
    SLICE_X6Y143         SRL16E                                       r  ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.895     4.858    ipbus/udp_if/IPADDR/clk125
    SLICE_X6Y143         SRL16E                                       r  ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/CLK
                         clock pessimism             -0.708     4.149    
    SLICE_X6Y143         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.251    ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.468%)  route 0.197ns (62.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.591     4.052    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X8Y155         FDRE                                         r  ipbus/udp_if/rx_ram_mux/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.118     4.170 r  ipbus/udp_if/rx_ram_mux/addra_reg[3]/Q
                         net (fo=1, routed)           0.197     4.367    ipbus/udp_if/internal_ram/ADDRARDADDR[3]
    RAMB36_X0Y31         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.821     4.783    ipbus/udp_if/internal_ram/clk125
    RAMB36_X0Y31         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.688     4.095    
    RAMB36_X0Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     4.278    ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -4.278    
                         arrival time                           4.367    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ipbus/udp_if/resend/pkt_mask_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/resend/pkt_mask_reg[42]_srl29____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_27/D
                            (rising edge-triggered cell SRLC32E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.677     4.138    ipbus/udp_if/resend/clk125
    SLICE_X3Y147         FDSE                                         r  ipbus/udp_if/resend/pkt_mask_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDSE (Prop_fdse_C_Q)         0.100     4.238 r  ipbus/udp_if/resend/pkt_mask_reg[13]/Q
                         net (fo=2, routed)           0.103     4.342    ipbus/udp_if/resend/pkt_mask_reg[14]__1[1]
    SLICE_X2Y147         SRLC32E                                      r  ipbus/udp_if/resend/pkt_mask_reg[42]_srl29____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_27/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.897     4.860    ipbus/udp_if/resend/clk125
    SLICE_X2Y147         SRLC32E                                      r  ipbus/udp_if/resend/pkt_mask_reg[42]_srl29____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_27/CLK
                         clock pessimism             -0.710     4.149    
    SLICE_X2Y147         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     4.251    ipbus/udp_if/resend/pkt_mask_reg[42]_srl29____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_27
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.673     4.134    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X7Y141         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.100     4.234 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/Q
                         net (fo=1, routed)           0.096     4.330    ipbus/udp_if/rx_packet_parser/p_1_in[22]
    SLICE_X6Y141         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.894     4.857    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X6Y141         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK
                         clock pessimism             -0.711     4.145    
    SLICE_X6Y141         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     4.239    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y25     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y27     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y29     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y31     ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y29     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y27     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y24     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y30     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y28     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y25     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y124     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y138     ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y124     ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y124     ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]_srl2____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]_srl2___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y141     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_60/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y152     ipbus/udp_if/rx_reset_block/reset_buf_reg[8]_srl9___ipbus_udp_if_rx_reset_block_reset_buf_reg_r_42/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y141     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y141     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y141     ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y141     ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y143     ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y141     ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y144     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[13]__4_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y143     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       24.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.316ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.539ns (8.097%)  route 6.118ns (91.903%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.446ns = ( 40.446 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.067    11.655    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X41Y132                                                     f  ipbus/trans/sm/rmw_input[31]_i_6/I4
    SLICE_X41Y132        LUT5 (Prop_lut5_I4_O)        0.043    11.698 r  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          1.148    12.846    slaves/slave2/addr_reg[12]
    SLICE_X52Y130                                                     r  slaves/slave2/rmw_input[18]_i_3/I1
    SLICE_X52Y130        LUT4 (Prop_lut4_I1_O)        0.043    12.889 r  slaves/slave2/rmw_input[18]_i_3/O
                         net (fo=1, routed)           0.417    13.306    slaves/slave3/reg_reg_17
    SLICE_X47Y131                                                     r  slaves/slave3/rmw_input[18]_i_1/I4
    SLICE_X47Y131        LUT6 (Prop_lut6_I4_O)        0.043    13.349 r  slaves/slave3/rmw_input[18]_i_1/O
                         net (fo=2, routed)           1.232    14.581    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][18]
    SLICE_X17Y136                                                     r  ipbus/trans/sm/ram_reg_4_i_8/I3
    SLICE_X17Y136        LUT4 (Prop_lut4_I3_O)        0.043    14.624 r  ipbus/trans/sm/ram_reg_4_i_8/O
                         net (fo=1, routed)           0.000    14.624    ipbus/trans/iface/tx_data[9]
    SLICE_X17Y136                                                     r  ipbus/trans/iface/ram_reg_4_i_2/I1
    SLICE_X17Y136        MUXF7 (Prop_muxf7_I1_O)      0.108    14.732 r  ipbus/trans/iface/ram_reg_4_i_2/O
                         net (fo=1, routed)           1.254    15.986    ipbus/udp_if/ipbus_tx_ram/tx_dia[18]
    RAMB36_X2Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.119    40.446    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.558    41.004    
                         clock uncertainty           -0.079    40.926    
    RAMB36_X2Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    40.302    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.302    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                 24.316    

Slack (MET) :             24.430ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.474ns (7.078%)  route 6.222ns (92.922%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.519ns = ( 40.519 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.122    11.710    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X40Y131                                                     r  ipbus/trans/sm/reg_reg_i_35/I1
    SLICE_X40Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.753 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=44, routed)          1.638    13.390    slaves/slave3/addr_reg[12]
    SLICE_X40Y128                                                     r  slaves/slave3/rmw_input[0]_i_2/I2
    SLICE_X40Y128        LUT6 (Prop_lut6_I2_O)        0.043    13.433 r  slaves/slave3/rmw_input[0]_i_2/O
                         net (fo=1, routed)           0.352    13.785    slaves/slave3/rmw_input[0]_i_2_n_0
    SLICE_X45Y128                                                     r  slaves/slave3/rmw_input[0]_i_1/I0
    SLICE_X45Y128        LUT6 (Prop_lut6_I0_O)        0.043    13.828 r  slaves/slave3/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.734    14.562    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][0]
    SLICE_X21Y129                                                     r  ipbus/trans/sm/ram_reg_0_i_22/I3
    SLICE_X21Y129        LUT4 (Prop_lut4_I3_O)        0.043    14.605 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.585    15.190    ipbus/trans/sm/data_out[0]
    SLICE_X21Y137                                                     r  ipbus/trans/sm/ram_reg_0_i_14/I2
    SLICE_X21Y137        LUT5 (Prop_lut5_I2_O)        0.043    15.233 r  ipbus/trans/sm/ram_reg_0_i_14/O
                         net (fo=1, routed)           0.792    16.025    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.192    40.519    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.558    41.077    
                         clock uncertainty           -0.079    40.999    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.456    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.456    
                         arrival time                         -16.025    
  -------------------------------------------------------------------
                         slack                                 24.430    

Slack (MET) :             24.538ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 0.808ns (12.400%)  route 5.708ns (87.600%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.446ns = ( 40.446 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          1.949    11.537    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X40Y132                                                     r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_2/I0
    SLICE_X40Y132        LUT5 (Prop_lut5_I0_O)        0.043    11.580 r  ipbus/trans/sm/ipb_out[ipb_rdata]1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.580    slaves/fabric/S[1]
    SLICE_X40Y132                                                     r  slaves/fabric/ipb_out[ipb_rdata]1_carry/S[1]
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291    11.871 r  slaves/fabric/ipb_out[ipb_rdata]1_carry/CO[2]
                         net (fo=32, routed)          1.225    13.096    slaves/slave3/CO[0]
    SLICE_X44Y131                                                     r  slaves/slave3/rmw_input[16]_i_1/I5
    SLICE_X44Y131        LUT6 (Prop_lut6_I5_O)        0.129    13.225 r  slaves/slave3/rmw_input[16]_i_1/O
                         net (fo=2, routed)           0.941    14.167    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][16]
    SLICE_X23Y136                                                     r  ipbus/trans/sm/ram_reg_4_i_11/I3
    SLICE_X23Y136        LUT4 (Prop_lut4_I3_O)        0.043    14.210 r  ipbus/trans/sm/ram_reg_4_i_11/O
                         net (fo=1, routed)           0.377    14.587    ipbus/trans/sm/data_out[16]
    SLICE_X20Y137                                                     r  ipbus/trans/sm/ram_reg_4_i_4/I2
    SLICE_X20Y137        LUT5 (Prop_lut5_I2_O)        0.043    14.630 r  ipbus/trans/sm/ram_reg_4_i_4/O
                         net (fo=1, routed)           1.215    15.845    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X2Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.119    40.446    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.558    41.004    
                         clock uncertainty           -0.079    40.926    
    RAMB36_X2Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.383    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.383    
                         arrival time                         -15.845    
  -------------------------------------------------------------------
                         slack                                 24.538    

Slack (MET) :             24.597ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.474ns (7.259%)  route 6.056ns (92.741%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.519ns = ( 40.519 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.122    11.710    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X40Y131                                                     r  ipbus/trans/sm/reg_reg_i_35/I1
    SLICE_X40Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.753 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=44, routed)          1.424    13.177    slaves/slave3/addr_reg[12]
    SLICE_X45Y128                                                     r  slaves/slave3/rmw_input[2]_i_2/I2
    SLICE_X45Y128        LUT6 (Prop_lut6_I2_O)        0.043    13.220 r  slaves/slave3/rmw_input[2]_i_2/O
                         net (fo=1, routed)           0.326    13.546    slaves/slave3/rmw_input[2]_i_2_n_0
    SLICE_X48Y128                                                     r  slaves/slave3/rmw_input[2]_i_1/I0
    SLICE_X48Y128        LUT6 (Prop_lut6_I0_O)        0.043    13.589 r  slaves/slave3/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.911    14.500    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][2]
    SLICE_X22Y131                                                     r  ipbus/trans/sm/ram_reg_0_i_18/I2
    SLICE_X22Y131        LUT3 (Prop_lut3_I2_O)        0.043    14.543 r  ipbus/trans/sm/ram_reg_0_i_18/O
                         net (fo=1, routed)           0.463    15.006    ipbus/trans/sm/data_out[2]
    SLICE_X22Y133                                                     r  ipbus/trans/sm/ram_reg_0_i_12/I2
    SLICE_X22Y133        LUT5 (Prop_lut5_I2_O)        0.043    15.049 r  ipbus/trans/sm/ram_reg_0_i_12/O
                         net (fo=1, routed)           0.809    15.859    ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.192    40.519    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.558    41.077    
                         clock uncertainty           -0.079    40.999    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.456    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.456    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 24.597    

Slack (MET) :             24.598ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.539ns (8.359%)  route 5.909ns (91.641%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.519ns = ( 40.519 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.122    11.710    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X40Y131                                                     r  ipbus/trans/sm/reg_reg_i_35/I1
    SLICE_X40Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.753 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=44, routed)          1.454    13.207    slaves/slave3/addr_reg[12]
    SLICE_X45Y129                                                     r  slaves/slave3/rmw_input[3]_i_2/I2
    SLICE_X45Y129        LUT6 (Prop_lut6_I2_O)        0.043    13.250 r  slaves/slave3/rmw_input[3]_i_2/O
                         net (fo=1, routed)           0.232    13.482    slaves/slave3/rmw_input[3]_i_2_n_0
    SLICE_X45Y129                                                     r  slaves/slave3/rmw_input[3]_i_1/I0
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.043    13.525 r  slaves/slave3/rmw_input[3]_i_1/O
                         net (fo=2, routed)           1.180    14.704    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][3]
    SLICE_X21Y132                                                     r  ipbus/trans/sm/ram_reg_0_i_17/I0
    SLICE_X21Y132        LUT5 (Prop_lut5_I0_O)        0.043    14.747 r  ipbus/trans/sm/ram_reg_0_i_17/O
                         net (fo=1, routed)           0.000    14.747    ipbus/trans/iface/tx_data[1]
    SLICE_X21Y132                                                     r  ipbus/trans/iface/ram_reg_0_i_11/I1
    SLICE_X21Y132        MUXF7 (Prop_muxf7_I1_O)      0.108    14.855 r  ipbus/trans/iface/ram_reg_0_i_11/O
                         net (fo=1, routed)           0.921    15.777    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.192    40.519    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.558    41.077    
                         clock uncertainty           -0.079    40.999    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.624    40.375    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.375    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 24.598    

Slack (MET) :             24.780ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.534ns (8.520%)  route 5.733ns (91.480%))
  Logic Levels:           5  (LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.519ns = ( 40.519 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.067    11.655    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X41Y132                                                     f  ipbus/trans/sm/rmw_input[31]_i_6/I4
    SLICE_X41Y132        LUT5 (Prop_lut5_I4_O)        0.043    11.698 r  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          1.223    12.921    slaves/slave4/addr_reg[12]
    SLICE_X50Y128                                                     r  slaves/slave4/rmw_input[1]_i_3/I1
    SLICE_X50Y128        LUT5 (Prop_lut5_I1_O)        0.043    12.964 r  slaves/slave4/rmw_input[1]_i_3/O
                         net (fo=1, routed)           0.495    13.459    slaves/slave3/reg_reg_0
    SLICE_X41Y128                                                     r  slaves/slave3/rmw_input[1]_i_1/I4
    SLICE_X41Y128        LUT6 (Prop_lut6_I4_O)        0.043    13.502 r  slaves/slave3/rmw_input[1]_i_1/O
                         net (fo=2, routed)           0.984    14.486    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][1]
    SLICE_X22Y132                                                     r  ipbus/trans/sm/ram_reg_0_i_21/I4
    SLICE_X22Y132        LUT5 (Prop_lut5_I4_O)        0.043    14.529 r  ipbus/trans/sm/ram_reg_0_i_21/O
                         net (fo=1, routed)           0.000    14.529    ipbus/trans/iface/tx_data[0]
    SLICE_X22Y132                                                     r  ipbus/trans/iface/ram_reg_0_i_13/I1
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I1_O)      0.103    14.632 r  ipbus/trans/iface/ram_reg_0_i_13/O
                         net (fo=1, routed)           0.964    15.596    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.192    40.519    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.558    41.077    
                         clock uncertainty           -0.079    40.999    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.623    40.376    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.376    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 24.780    

Slack (MET) :             24.843ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.539ns (8.794%)  route 5.590ns (91.206%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.446ns = ( 40.446 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.122    11.710    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X40Y131                                                     r  ipbus/trans/sm/reg_reg_i_35/I1
    SLICE_X40Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.753 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=44, routed)          0.853    12.605    slaves/slave3/addr_reg[12]
    SLICE_X45Y132                                                     r  slaves/slave3/rmw_input[17]_i_2/I2
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.043    12.648 r  slaves/slave3/rmw_input[17]_i_2/O
                         net (fo=1, routed)           0.251    12.899    slaves/slave3/rmw_input[17]_i_2_n_0
    SLICE_X48Y132                                                     r  slaves/slave3/rmw_input[17]_i_1/I0
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.043    12.942 r  slaves/slave3/rmw_input[17]_i_1/O
                         net (fo=2, routed)           0.989    13.931    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][17]
    SLICE_X17Y134                                                     r  ipbus/trans/sm/ram_reg_4_i_10/I3
    SLICE_X17Y134        LUT4 (Prop_lut4_I3_O)        0.043    13.974 r  ipbus/trans/sm/ram_reg_4_i_10/O
                         net (fo=1, routed)           0.000    13.974    ipbus/trans/iface/tx_data[8]
    SLICE_X17Y134                                                     r  ipbus/trans/iface/ram_reg_4_i_3/I1
    SLICE_X17Y134        MUXF7 (Prop_muxf7_I1_O)      0.108    14.082 r  ipbus/trans/iface/ram_reg_4_i_3/O
                         net (fo=1, routed)           1.376    15.458    ipbus/udp_if/ipbus_tx_ram/tx_dia[17]
    RAMB36_X2Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.119    40.446    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.558    41.004    
                         clock uncertainty           -0.079    40.926    
    RAMB36_X2Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    40.302    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.302    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 24.843    

Slack (MET) :             24.867ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.474ns (7.659%)  route 5.715ns (92.341%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.448ns = ( 40.448 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.122    11.710    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X40Y131                                                     r  ipbus/trans/sm/reg_reg_i_35/I1
    SLICE_X40Y131        LUT5 (Prop_lut5_I1_O)        0.043    11.753 r  ipbus/trans/sm/reg_reg_i_35/O
                         net (fo=44, routed)          1.261    13.014    slaves/slave3/addr_reg[12]
    SLICE_X45Y130                                                     r  slaves/slave3/rmw_input[8]_i_2/I2
    SLICE_X45Y130        LUT6 (Prop_lut6_I2_O)        0.043    13.057 r  slaves/slave3/rmw_input[8]_i_2/O
                         net (fo=1, routed)           0.540    13.597    slaves/slave3/rmw_input[8]_i_2_n_0
    SLICE_X47Y128                                                     r  slaves/slave3/rmw_input[8]_i_1/I0
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.043    13.640 r  slaves/slave3/rmw_input[8]_i_1/O
                         net (fo=2, routed)           0.695    14.335    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][8]
    SLICE_X36Y134                                                     r  ipbus/trans/sm/ram_reg_2_i_11/I3
    SLICE_X36Y134        LUT4 (Prop_lut4_I3_O)        0.043    14.378 r  ipbus/trans/sm/ram_reg_2_i_11/O
                         net (fo=1, routed)           0.239    14.617    ipbus/trans/sm/data_out[8]
    SLICE_X36Y135                                                     r  ipbus/trans/sm/ram_reg_2_i_4/I2
    SLICE_X36Y135        LUT5 (Prop_lut5_I2_O)        0.043    14.660 r  ipbus/trans/sm/ram_reg_2_i_4/O
                         net (fo=1, routed)           0.857    15.517    ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X2Y30         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.121    40.448    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y30         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.558    41.006    
                         clock uncertainty           -0.079    40.928    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.385    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                         -15.517    
  -------------------------------------------------------------------
                         slack                                 24.867    

Slack (MET) :             24.920ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.580ns (9.453%)  route 5.556ns (90.547%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.448ns = ( 40.448 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.067    11.655    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X41Y132                                                     f  ipbus/trans/sm/rmw_input[31]_i_6/I4
    SLICE_X41Y132        LUT5 (Prop_lut5_I4_O)        0.043    11.698 r  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          0.828    12.526    slaves/slave4/addr_reg[12]
    SLICE_X50Y130                                                     r  slaves/slave4/rmw_input[9]_i_3/I1
    SLICE_X50Y130        LUT5 (Prop_lut5_I1_O)        0.043    12.569 r  slaves/slave4/rmw_input[9]_i_3/O
                         net (fo=1, routed)           0.573    13.142    slaves/slave3/reg_reg_8
    SLICE_X47Y130                                                     r  slaves/slave3/rmw_input[9]_i_1/I4
    SLICE_X47Y130        LUT6 (Prop_lut6_I4_O)        0.043    13.185 r  slaves/slave3/rmw_input[9]_i_1/O
                         net (fo=2, routed)           1.009    14.194    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][9]
    SLICE_X21Y137                                                     r  ipbus/trans/sm/ram_reg_2_i_9/I3
    SLICE_X21Y137        LUT4 (Prop_lut4_I3_O)        0.055    14.249 r  ipbus/trans/sm/ram_reg_2_i_9/O
                         net (fo=1, routed)           0.149    14.397    ipbus/trans/sm/data_out[9]
    SLICE_X21Y137                                                     r  ipbus/trans/sm/ram_reg_2_i_3/I2
    SLICE_X21Y137        LUT5 (Prop_lut5_I2_O)        0.137    14.534 r  ipbus/trans/sm/ram_reg_2_i_3/O
                         net (fo=1, routed)           0.930    15.464    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X2Y30         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.121    40.448    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y30         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.558    41.006    
                         clock uncertainty           -0.079    40.928    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.385    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 24.920    

Slack (MET) :             24.948ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.539ns (8.943%)  route 5.488ns (91.056%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.448ns = ( 40.448 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    ipbus/trans/sm/ipb_clk
    SLICE_X22Y129        FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDRE (Prop_fdre_C_Q)         0.259     9.588 f  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=59, routed)          2.067    11.655    ipbus/trans/sm/reg_reg_3[1]
    SLICE_X41Y132                                                     f  ipbus/trans/sm/rmw_input[31]_i_6/I4
    SLICE_X41Y132        LUT5 (Prop_lut5_I4_O)        0.043    11.698 r  ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          0.938    12.637    slaves/slave2/addr_reg[12]
    SLICE_X50Y131                                                     r  slaves/slave2/rmw_input[11]_i_3/I1
    SLICE_X50Y131        LUT4 (Prop_lut4_I1_O)        0.043    12.680 r  slaves/slave2/rmw_input[11]_i_3/O
                         net (fo=1, routed)           0.369    13.049    slaves/slave3/reg_reg_10
    SLICE_X47Y131                                                     r  slaves/slave3/rmw_input[11]_i_1/I4
    SLICE_X47Y131        LUT6 (Prop_lut6_I4_O)        0.043    13.092 r  slaves/slave3/rmw_input[11]_i_1/O
                         net (fo=2, routed)           0.877    13.969    ipbus/trans/sm/ipbus_out_reg[ipb_rdata][31][11]
    SLICE_X21Y134                                                     r  ipbus/trans/sm/ram_reg_2_i_6/I3
    SLICE_X21Y134        LUT4 (Prop_lut4_I3_O)        0.043    14.012 r  ipbus/trans/sm/ram_reg_2_i_6/O
                         net (fo=1, routed)           0.000    14.012    ipbus/trans/iface/tx_data[4]
    SLICE_X21Y134                                                     r  ipbus/trans/iface/ram_reg_2_i_1/I1
    SLICE_X21Y134        MUXF7 (Prop_muxf7_I1_O)      0.108    14.120 r  ipbus/trans/iface/ram_reg_2_i_1/O
                         net (fo=1, routed)           1.235    15.355    ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X2Y30         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.121    40.448    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X2Y30         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.558    41.006    
                         clock uncertainty           -0.079    40.928    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.624    40.304    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.304    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                 24.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.641     4.102    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X21Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_fdre_C_Q)         0.100     4.202 r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/Q
                         net (fo=1, routed)           0.056     4.258    ipbus/udp_if/clock_crossing_if/busy_down_buf[2]
    SLICE_X20Y143                                                     r  ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1/I5
    SLICE_X20Y143        LUT6 (Prop_lut6_I5_O)        0.028     4.286 r  ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     4.286    ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1_n_0
    SLICE_X20Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.862     4.825    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X20Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
                         clock pessimism             -0.711     4.113    
    SLICE_X20Y143        FDRE (Hold_fdre_C_D)         0.087     4.200    ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.118ns (25.946%)  route 0.337ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.641     4.102    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X22Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.118     4.220 r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/Q
                         net (fo=8, routed)           0.337     4.557    ipbus/udp_if/ipbus_tx_ram/ADDRARDADDR[12]
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.818     4.780    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X1Y31         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.509     4.271    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.454    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -4.454    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.634     4.095    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDCE (Prop_fdce_C_Q)         0.100     4.195 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     4.250    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.853     4.816    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.720     4.095    
    SLICE_X19Y119        FDCE (Hold_fdce_C_D)         0.049     4.144    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.144    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.634     4.095    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDCE (Prop_fdce_C_Q)         0.100     4.195 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     4.250    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.853     4.816    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.720     4.095    
    SLICE_X19Y119        FDCE (Hold_fdce_C_D)         0.047     4.142    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.634     4.095    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDCE (Prop_fdce_C_Q)         0.100     4.195 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     4.250    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.853     4.816    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.720     4.095    
    SLICE_X19Y119        FDCE (Hold_fdce_C_D)         0.047     4.142    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDPE (Prop_fdpe_C_Q)         0.100     4.193 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     4.248    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.719     4.093    
    SLICE_X15Y122        FDPE (Hold_fdpe_C_D)         0.047     4.140    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.248    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.624     4.085    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDCE (Prop_fdce_C_Q)         0.100     4.185 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     4.240    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.842     4.805    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.719     4.085    
    SLICE_X41Y118        FDCE (Hold_fdce_C_D)         0.047     4.132    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.624     4.085    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y117        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDCE (Prop_fdce_C_Q)         0.100     4.185 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     4.240    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X43Y117        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.841     4.804    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y117        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.718     4.085    
    SLICE_X43Y117        FDCE (Hold_fdce_C_D)         0.047     4.132    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.634     4.095    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDCE (Prop_fdce_C_Q)         0.100     4.195 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     4.250    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.853     4.816    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.720     4.095    
    SLICE_X19Y119        FDCE (Hold_fdce_C_D)         0.044     4.139    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.624     4.085    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDCE (Prop_fdce_C_Q)         0.100     4.185 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     4.240    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.842     4.805    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.719     4.085    
    SLICE_X41Y118        FDCE (Hold_fdce_C_D)         0.044     4.129    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.129    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y25     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y27     ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y29     ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y31     ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y29     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y27     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y24     ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y30     ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X1Y28     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X0Y25     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X38Y130    slaves/slave0/ack_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X40Y118    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X41Y118    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X41Y118    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X42Y118    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X42Y118    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X42Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X42Y118    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X42Y119    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X48Y131    slaves/slave1/reg_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X22Y129    ipbus/trans/sm/addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X22Y129    ipbus/trans/sm/addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X22Y129    ipbus/trans/sm/addr_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X15Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X15Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X15Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X14Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X14Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X15Y122    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X16Y120    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.280ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.280ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.629ns  (logic 0.236ns (37.524%)  route 0.393ns (62.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y119        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.393     0.629    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X43Y119        FDCE (Setup_fdce_C_D)       -0.091    31.909    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         31.909    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 31.280    

Slack (MET) :             31.280ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.661ns  (logic 0.204ns (30.882%)  route 0.457ns (69.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X19Y122        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.457     0.661    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X20Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X20Y121        FDCE (Setup_fdce_C_D)       -0.059    31.941    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         31.941    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                 31.280    

Slack (MET) :             31.332ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.481%)  route 0.371ns (64.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X19Y122        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.575    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y121        FDCE (Setup_fdce_C_D)       -0.093    31.907    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 31.332    

Slack (MET) :             31.377ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.533ns  (logic 0.204ns (38.241%)  route 0.329ns (61.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X43Y120        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.329     0.533    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X44Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y119        FDCE (Setup_fdce_C_D)       -0.090    31.910    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 31.377    

Slack (MET) :             31.379ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.612ns  (logic 0.259ns (42.288%)  route 0.353ns (57.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X18Y121        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.353     0.612    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y121        FDCE (Setup_fdce_C_D)       -0.009    31.991    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 31.379    

Slack (MET) :             31.407ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.347%)  route 0.391ns (63.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X19Y122        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.391     0.614    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X18Y122        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X18Y122        FDCE (Setup_fdce_C_D)        0.021    32.021    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.021    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 31.407    

Slack (MET) :             31.412ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.579ns  (logic 0.259ns (44.710%)  route 0.320ns (55.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X18Y121        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.320     0.579    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X19Y121        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X19Y121        FDCE (Setup_fdce_C_D)       -0.009    31.991    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 31.412    

Slack (MET) :             31.416ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.575ns  (logic 0.223ns (38.807%)  route 0.352ns (61.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X43Y120        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.352     0.575    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X44Y120        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X44Y120        FDCE (Setup_fdce_C_D)       -0.009    31.991    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 31.416    

Slack (MET) :             31.418ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.523ns  (logic 0.204ns (39.003%)  route 0.319ns (60.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X19Y122        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.319     0.523    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X20Y122        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X20Y122        FDCE (Setup_fdce_C_D)       -0.059    31.941    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         31.941    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 31.418    

Slack (MET) :             31.425ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.261%)  route 0.279ns (57.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X43Y120        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.279     0.483    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X43Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X43Y119        FDCE (Setup_fdce_C_D)       -0.092    31.908    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.908    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 31.425    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.302ns (61.590%)  route 0.188ns (38.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 10.348 - 8.000 ) 
    Source Clock Delay      (SCD):    9.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453     9.326    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.259     9.585 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.188     9.773    clocks/rst_125
    SLICE_X17Y123                                                     f  clocks/emac0_i_1/I0
    SLICE_X17Y123        LUT1 (Prop_lut1_I0_O)        0.043     9.816 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     9.816    eth/lopt
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.570    10.348    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000    10.348    
                         clock uncertainty           -0.154    10.194    
    SLICE_X17Y123        FDRE (Setup_fdre_C_D)        0.034    10.228    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.259ns (57.724%)  route 0.190ns (42.276%))
  Logic Levels:           0  
  Clock Path Skew:        -6.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    9.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.461     9.334    eth/fifo/m_aclk
    SLICE_X8Y131         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDCE (Prop_fdce_C_Q)         0.259     9.593 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.190     9.782    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X8Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/fifo/s_aclk
    SLICE_X8Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    10.347    
                         clock uncertainty           -0.154    10.193    
    SLICE_X8Y132         FDCE (Setup_fdce_C_D)        0.021    10.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.223ns (50.459%)  route 0.219ns (49.540%))
  Logic Levels:           0  
  Clock Path Skew:        -6.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X11Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDCE (Prop_fdce_C_Q)         0.223     9.560 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.219     9.779    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X10Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.573    10.351    eth/fifo/s_aclk
    SLICE_X10Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    10.351    
                         clock uncertainty           -0.154    10.197    
    SLICE_X10Y134        FDCE (Setup_fdce_C_D)        0.021    10.218    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.223ns (52.472%)  route 0.202ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        -6.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.223     9.560 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.202     9.762    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    10.350    
                         clock uncertainty           -0.154    10.196    
    SLICE_X10Y133        FDCE (Setup_fdce_C_D)        0.022    10.218    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.881%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -6.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    9.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.464     9.337    eth/fifo/m_aclk
    SLICE_X11Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDCE (Prop_fdce_C_Q)         0.223     9.560 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.191     9.751    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    10.350    
                         clock uncertainty           -0.154    10.196    
    SLICE_X10Y133        FDCE (Setup_fdce_C_D)        0.013    10.209    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.604ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.023%)  route 0.104ns (50.977%))
  Logic Levels:           0  
  Clock Path Skew:        -2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.100     4.200 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.104     4.304    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty            0.154     1.641    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.059     1.700    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.607ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.091%)  route 0.108ns (51.909%))
  Logic Levels:           0  
  Clock Path Skew:        -2.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X11Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDCE (Prop_fdce_C_Q)         0.100     4.200 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.108     4.308    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X10Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.338     1.488    eth/fifo/s_aclk
    SLICE_X10Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty            0.154     1.642    
    SLICE_X10Y134        FDCE (Hold_fdce_C_D)         0.059     1.701    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           4.308    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.609ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639     4.100    eth/fifo/m_aclk
    SLICE_X11Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDCE (Prop_fdce_C_Q)         0.100     4.200 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.095     4.295    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.337     1.487    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty            0.154     1.641    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.045     1.686    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.615ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.964%)  route 0.097ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        -2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.636     4.097    eth/fifo/m_aclk
    SLICE_X8Y131         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDCE (Prop_fdce_C_Q)         0.118     4.215 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.097     4.312    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X8Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/fifo/s_aclk
    SLICE_X8Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X8Y132         FDCE (Hold_fdce_C_D)         0.059     1.697    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.638ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.509%)  route 0.099ns (40.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.630     4.091    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.118     4.209 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.099     4.309    clocks/rst_125
    SLICE_X17Y123                                                     f  clocks/emac0_i_1/I0
    SLICE_X17Y123        LUT1 (Prop_lut1_I0_O)        0.028     4.337 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     4.337    eth/lopt
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X17Y123        FDRE (Hold_fdre_C_D)         0.061     1.699    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  2.638    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -1.883ns,  Total Violation      -15.187ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.223ns (2.089%)  route 10.454ns (97.911%))
  Logic Levels:           0  
  Clock Path Skew:        6.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 16.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/fifo/s_aclk
    SLICE_X9Y131         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDCE (Prop_fdce_C_Q)         0.223     2.842 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/Q
                         net (fo=1, routed)          10.454    13.297    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X9Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.328    16.655    eth/fifo/m_aclk
    SLICE_X9Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    16.655    
                         clock uncertainty           -0.154    16.501    
    SLICE_X9Y132         FDCE (Setup_fdce_C_D)       -0.010    16.491    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         16.491    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.223ns (2.092%)  route 10.435ns (97.908%))
  Logic Levels:           0  
  Clock Path Skew:        6.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 16.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/fifo/s_aclk
    SLICE_X9Y131         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDCE (Prop_fdce_C_Q)         0.223     2.842 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/Q
                         net (fo=1, routed)          10.435    13.277    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X9Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.328    16.655    eth/fifo/m_aclk
    SLICE_X9Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    16.655    
                         clock uncertainty           -0.154    16.501    
    SLICE_X9Y132         FDCE (Setup_fdce_C_D)       -0.009    16.492    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         16.492    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.459ns  (logic 0.223ns (2.132%)  route 10.236ns (97.868%))
  Logic Levels:           0  
  Clock Path Skew:        6.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 16.655 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/fifo/s_aclk
    SLICE_X9Y131         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDCE (Prop_fdce_C_Q)         0.223     2.842 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/Q
                         net (fo=1, routed)          10.236    13.079    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X9Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.328    16.655    eth/fifo/m_aclk
    SLICE_X9Y132         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    16.655    
                         clock uncertainty           -0.154    16.501    
    SLICE_X9Y132         FDCE (Setup_fdce_C_D)       -0.009    16.492    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         16.492    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 0.259ns (2.559%)  route 9.861ns (97.441%))
  Logic Levels:           0  
  Clock Path Skew:        6.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.631     2.624    eth/fifo/s_aclk
    SLICE_X10Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDCE (Prop_fdce_C_Q)         0.259     2.883 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/Q
                         net (fo=1, routed)           9.861    12.744    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    16.657    
                         clock uncertainty           -0.154    16.503    
    SLICE_X9Y134         FDCE (Setup_fdce_C_D)       -0.009    16.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         16.494    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.368ns (7.873%)  route 4.306ns (92.127%))
  Logic Levels:           0  
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.368     1.857 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           4.306     6.163    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)       -0.054    11.892    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                          -6.163    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.480ns (10.292%)  route 4.184ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.969 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           4.184     6.153    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.036    11.910    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.376ns (8.120%)  route 4.255ns (91.880%))
  Logic Levels:           0  
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.376     1.865 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           4.255     6.120    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)       -0.068    11.878    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.501ns (10.597%)  route 4.227ns (89.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466     1.955 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           4.227     6.182    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.035     6.217 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000     6.217    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.032    11.978    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.565ns (12.081%)  route 4.112ns (87.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.969 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           4.112     6.081    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.085     6.166 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     6.166    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.032    11.978    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.466ns (10.055%)  route 4.169ns (89.945%))
  Logic Levels:           0  
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 12.100 - 8.000 ) 
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.339     1.489    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466     1.955 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           4.169     6.124    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.639    12.100    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000    12.100    
                         clock uncertainty           -0.154    11.946    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.011    11.957    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  5.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.883ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.555ns (10.290%)  route 4.839ns (89.710%))
  Logic Levels:           0  
  Clock Path Skew:        6.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575     2.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.908 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           4.839     7.747    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.136     9.630    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         -9.630    
                         arrival time                           7.747    
  -------------------------------------------------------------------
                         slack                                 -1.883    

Slack (VIOLATED) :        -1.841ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.591ns (10.836%)  route 4.863ns (89.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.574     2.352    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.907 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           4.863     7.770    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.036     7.806 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000     7.806    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.154     9.648    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         -9.648    
                         arrival time                           7.806    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.587ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.669ns (11.721%)  route 5.039ns (88.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.574     2.352    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.914 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.039     7.953    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.107     8.060 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     8.060    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.153     9.647    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         -9.647    
                         arrival time                           8.060    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.582ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.560ns (9.882%)  route 5.107ns (90.118%))
  Logic Levels:           0  
  Clock Path Skew:        6.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575     2.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.560     2.913 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.107     8.020    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.108     9.602    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         -9.602    
                         arrival time                           8.020    
  -------------------------------------------------------------------
                         slack                                 -1.582    

Slack (VIOLATED) :        -1.533ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.675ns (11.713%)  route 5.088ns (88.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.574     2.352    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.918 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.088     8.006    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.109     8.115 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     8.115    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.154     9.648    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         -9.648    
                         arrival time                           8.115    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.508ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.552ns (9.631%)  route 5.180ns (90.369%))
  Logic Levels:           0  
  Clock Path Skew:        6.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575     2.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.905 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           5.180     8.085    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.099     9.593    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         -9.593    
                         arrival time                           8.085    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.434ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.562ns (9.737%)  route 5.210ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        6.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575     2.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.915 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           5.210     8.125    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.065     9.559    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         -9.559    
                         arrival time                           8.125    
  -------------------------------------------------------------------
                         slack                                 -1.434    

Slack (VIOLATED) :        -1.344ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.566ns (9.711%)  route 5.263ns (90.289%))
  Logic Levels:           0  
  Clock Path Skew:        6.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575     2.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.919 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           5.263     8.182    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.032     9.526    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         -9.526    
                         arrival time                           8.182    
  -------------------------------------------------------------------
                         slack                                 -1.344    

Slack (VIOLATED) :        -1.247ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.569ns (9.568%)  route 5.378ns (90.432%))
  Logic Levels:           0  
  Clock Path Skew:        6.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575     2.353    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X10Y136        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.569     2.922 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           5.378     8.300    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X8Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.053     9.547    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         -9.547    
                         arrival time                           8.300    
  -------------------------------------------------------------------
                         slack                                 -1.247    

Slack (VIOLATED) :        -1.229ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.588ns (9.692%)  route 5.479ns (90.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.340ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.574     2.352    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X10Y135        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.904 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           5.479     8.383    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X9Y136                                                      r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/I2
    SLICE_X9Y136         LUT3 (Prop_lut3_I2_O)        0.036     8.419 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000     8.419    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.467     9.340    eth/fifo/m_aclk
    SLICE_X9Y136         FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.000     9.340    
                         clock uncertainty            0.154     9.494    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.154     9.648    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         -9.648    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                 -1.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.438ns (12.447%)  route 3.081ns (87.553%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.491ns = ( 16.491 - 8.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.463     9.336    ipbus/trans/sm/ipb_clk
    SLICE_X17Y134        FDRE                                         r  ipbus/trans/sm/hdr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.223     9.559 r  ipbus/trans/sm/hdr_reg[7]/Q
                         net (fo=13, routed)          0.887    10.445    ipbus/trans/sm/trans_type[3]
    SLICE_X36Y133                                                     r  ipbus/trans/sm/timer[7]_i_2/I1
    SLICE_X36Y133        LUT4 (Prop_lut4_I1_O)        0.043    10.488 r  ipbus/trans/sm/timer[7]_i_2/O
                         net (fo=11, routed)          0.366    10.854    ipbus/trans/sm/ipb_master_out[ipb_strobe]
    SLICE_X38Y131                                                     r  ipbus/trans/sm/rmw_input[31]_i_3/I0
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=3, routed)           0.196    11.093    ipbus/trans/sm/rmw_input[31]_i_3_n_0
    SLICE_X36Y131                                                     r  ipbus/trans/sm/rmw_input[31]_i_1/I0
    SLICE_X36Y131        LUT5 (Prop_lut5_I0_O)        0.043    11.136 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=45, routed)          0.682    11.819    ipbus/trans/sm/ack
    SLICE_X22Y138                                                     r  ipbus/trans/sm/ram_reg_0_i_15/I3
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.043    11.862 f  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.244    12.106    ipbus/trans/iface/FSM_onehot_state_reg[1]_0
    SLICE_X22Y138                                                     f  ipbus/trans/iface/ram_reg_0_i_1/I0
    SLICE_X22Y138        LUT4 (Prop_lut4_I0_O)        0.043    12.149 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.705    12.854    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X23Y150        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.164    16.491    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X23Y150        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.402    16.894    
                         clock uncertainty           -0.199    16.695    
    SLICE_X23Y150        FDRE (Setup_fdre_C_D)       -0.022    16.673    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.673    
                         arrival time                         -12.854    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.223ns (12.472%)  route 1.565ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.328ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.455     9.328    clocks/ipb_clk
    SLICE_X17Y122        FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.223     9.551 r  clocks/rst_ipb_reg/Q
                         net (fo=244, routed)         1.565    11.116    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X13Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.336    16.663    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X13Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.402    17.066    
                         clock uncertainty           -0.199    16.867    
    SLICE_X13Y144        FDRE (Setup_fdre_C_D)       -0.010    16.857    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.259ns (17.795%)  route 1.196ns (82.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 16.663 - 8.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.471     9.344    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X18Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y144        FDRE (Prop_fdre_C_Q)         0.259     9.603 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.196    10.799    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X18Y147        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.336    16.663    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X18Y147        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.402    17.066    
                         clock uncertainty           -0.199    16.867    
    SLICE_X18Y147        FDRE (Setup_fdre_C_D)        0.011    16.878    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.223ns (15.704%)  route 1.197ns (84.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.662ns = ( 16.662 - 8.000 ) 
    Source Clock Delay      (SCD):    9.344ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.471     9.344    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X19Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.223     9.567 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.197    10.764    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X19Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.335    16.662    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X19Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.402    17.065    
                         clock uncertainty           -0.199    16.866    
    SLICE_X19Y143        FDRE (Setup_fdre_C_D)       -0.022    16.844    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.118ns (15.871%)  route 0.625ns (84.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.642     4.103    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X18Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y144        FDRE (Prop_fdre_C_Q)         0.118     4.221 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.625     4.847    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X18Y147        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.864     4.827    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X18Y147        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.428     4.398    
                         clock uncertainty            0.199     4.597    
    SLICE_X18Y147        FDRE (Hold_fdre_C_D)         0.042     4.639    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           4.847    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.100ns (13.459%)  route 0.643ns (86.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.642     4.103    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X19Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y144        FDRE (Prop_fdre_C_Q)         0.100     4.203 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.643     4.846    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X19Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.863     4.826    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X19Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.428     4.397    
                         clock uncertainty            0.199     4.596    
    SLICE_X19Y143        FDRE (Hold_fdre_C_D)         0.040     4.636    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           4.846    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.146ns (17.991%)  route 0.666ns (82.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.638     4.099    ipbus/trans/iface/ipb_clk
    SLICE_X20Y137        FDSE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y137        FDSE (Prop_fdse_C_Q)         0.118     4.217 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.285     4.503    ipbus/trans/iface/first
    SLICE_X22Y138                                                     f  ipbus/trans/iface/ram_reg_0_i_1/I1
    SLICE_X22Y138        LUT4 (Prop_lut4_I1_O)        0.028     4.531 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.380     4.911    ipbus/udp_if/clock_crossing_if/first_reg[0]
    SLICE_X23Y150        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.790     4.753    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X23Y150        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.428     4.324    
                         clock uncertainty            0.199     4.523    
    SLICE_X23Y150        FDRE (Hold_fdre_C_D)         0.040     4.563    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           4.911    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.100ns (10.581%)  route 0.845ns (89.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.631     4.092    clocks/ipb_clk
    SLICE_X17Y122        FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.100     4.192 r  clocks/rst_ipb_reg/Q
                         net (fo=244, routed)         0.845     5.038    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X13Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.863     4.826    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X13Y144        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.428     4.397    
                         clock uncertainty            0.199     4.596    
    SLICE_X13Y144        FDRE (Hold_fdre_C_D)         0.047     4.643    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           5.038    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       24.333ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.333ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.505%)  route 0.371ns (64.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.575    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X41Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X41Y118        FDCE (Setup_fdce_C_D)       -0.092    24.908    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                 24.333    

Slack (MET) :             24.345ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.266%)  route 0.359ns (63.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X21Y121        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.359     0.563    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X19Y119        FDCE (Setup_fdce_C_D)       -0.092    24.908    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 24.345    

Slack (MET) :             24.348ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.331%)  route 0.357ns (63.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.357     0.561    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X43Y117        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X43Y117        FDCE (Setup_fdce_C_D)       -0.091    24.909    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                 24.348    

Slack (MET) :             24.370ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.746%)  route 0.367ns (64.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.367     0.571    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X42Y118        FDCE (Setup_fdce_C_D)       -0.059    24.941    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.941    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 24.370    

Slack (MET) :             24.380ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.316%)  route 0.358ns (63.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X21Y121        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.358     0.562    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X18Y120        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X18Y120        FDCE (Setup_fdce_C_D)       -0.058    24.942    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                 24.380    

Slack (MET) :             24.393ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.515ns  (logic 0.236ns (45.823%)  route 0.279ns (54.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y119                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X20Y119        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.279     0.515    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X19Y119        FDCE (Setup_fdce_C_D)       -0.092    24.908    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 24.393    

Slack (MET) :             24.396ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.626ns  (logic 0.259ns (41.352%)  route 0.367ns (58.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.367     0.626    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X42Y118        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X42Y118        FDCE (Setup_fdce_C_D)        0.022    25.022    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 24.396    

Slack (MET) :             24.415ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.855%)  route 0.290ns (55.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y119                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X20Y119        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.290     0.526    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X18Y118        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X18Y118        FDCE (Setup_fdce_C_D)       -0.059    24.941    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.941    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                 24.415    

Slack (MET) :             24.424ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.093%)  route 0.276ns (53.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119                                     0.000     0.000 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.276     0.512    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X42Y119        FDCE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X42Y119        FDCE (Setup_fdce_C_D)       -0.064    24.936    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.936    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 24.424    

Slack (MET) :             24.435ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.124%)  route 0.269ns (56.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120                                     0.000     0.000 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X19Y120        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.269     0.473    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X19Y119        FDCE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X19Y119        FDCE (Setup_fdce_C_D)       -0.092    24.908    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                 24.435    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        5.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        2.340ns  (logic 0.236ns (10.088%)  route 2.104ns (89.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 40.661 - 32.000 ) 
    Source Clock Delay      (SCD):    9.343ns = ( 33.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.470    33.343    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.236    33.579 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           2.104    35.682    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X20Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.334    40.661    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X20Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.402    41.064    
                         clock uncertainty           -0.199    40.865    
    SLICE_X20Y143        FDRE (Setup_fdre_C_D)       -0.069    40.796    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -35.682    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.602ns  (logic 0.204ns (12.737%)  route 1.398ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 40.661 - 32.000 ) 
    Source Clock Delay      (SCD):    9.343ns = ( 33.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.470    33.343    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.204    33.547 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          1.398    34.944    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.334    40.661    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.064    
                         clock uncertainty           -0.199    40.865    
    SLICE_X23Y146        FDRE (Setup_fdre_C_D)       -0.099    40.766    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                         -34.944    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.406ns  (logic 0.204ns (14.509%)  route 1.202ns (85.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 40.661 - 32.000 ) 
    Source Clock Delay      (SCD):    9.343ns = ( 33.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.470    33.343    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.204    33.547 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          1.202    34.749    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.334    40.661    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.064    
                         clock uncertainty           -0.199    40.865    
    SLICE_X23Y146        FDRE (Setup_fdre_C_D)       -0.114    40.751    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                         -34.749    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.458ns  (logic 0.204ns (13.995%)  route 1.254ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 40.650 - 32.000 ) 
    Source Clock Delay      (SCD):    9.327ns = ( 33.327 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.454    33.327    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y126        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.204    33.531 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          1.254    34.784    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.323    40.650    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.053    
                         clock uncertainty           -0.199    40.854    
    SLICE_X12Y127        FDRE (Setup_fdre_C_D)       -0.055    40.799    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -34.784    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.462ns  (logic 0.223ns (15.256%)  route 1.239ns (84.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 40.661 - 32.000 ) 
    Source Clock Delay      (SCD):    9.343ns = ( 33.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.470    33.343    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.223    33.566 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          1.239    34.804    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.334    40.661    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.064    
                         clock uncertainty           -0.199    40.865    
    SLICE_X23Y146        FDRE (Setup_fdre_C_D)       -0.019    40.846    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         40.846    
                         arrival time                         -34.804    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.428ns  (logic 0.223ns (15.619%)  route 1.205ns (84.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 40.661 - 32.000 ) 
    Source Clock Delay      (SCD):    9.343ns = ( 33.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.470    33.343    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.223    33.566 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          1.205    34.770    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.334    40.661    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.064    
                         clock uncertainty           -0.199    40.865    
    SLICE_X23Y146        FDRE (Setup_fdre_C_D)       -0.022    40.843    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.843    
                         arrival time                         -34.770    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.454ns  (logic 0.223ns (15.332%)  route 1.231ns (84.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 40.650 - 32.000 ) 
    Source Clock Delay      (SCD):    9.326ns = ( 33.326 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453    33.326    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y125        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.223    33.549 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          1.231    34.780    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.323    40.650    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.053    
                         clock uncertainty           -0.199    40.854    
    SLICE_X12Y127        FDRE (Setup_fdre_C_D)        0.020    40.874    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.874    
                         arrival time                         -34.780    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.410ns  (logic 0.223ns (15.818%)  route 1.187ns (84.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 40.649 - 32.000 ) 
    Source Clock Delay      (SCD):    9.327ns = ( 33.327 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.454    33.327    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y126        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    33.550 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          1.187    34.736    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.322    40.649    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.052    
                         clock uncertainty           -0.199    40.853    
    SLICE_X20Y127        FDRE (Setup_fdre_C_D)       -0.010    40.843    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         40.843    
                         arrival time                         -34.736    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.364ns  (logic 0.259ns (18.989%)  route 1.105ns (81.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.661ns = ( 40.661 - 32.000 ) 
    Source Clock Delay      (SCD):    9.343ns = ( 33.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.470    33.343    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.259    33.602 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           1.105    34.707    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X21Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.334    40.661    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X21Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism              0.402    41.064    
                         clock uncertainty           -0.199    40.865    
    SLICE_X21Y143        FDRE (Setup_fdre_C_D)       -0.022    40.843    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.843    
                         arrival time                         -34.707    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.295ns  (logic 0.204ns (15.755%)  route 1.091ns (84.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.649ns = ( 40.649 - 32.000 ) 
    Source Clock Delay      (SCD):    9.326ns = ( 33.326 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453    33.326    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y125        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.204    33.530 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          1.091    34.620    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.322    40.649    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.052    
                         clock uncertainty           -0.199    40.853    
    SLICE_X20Y127        FDRE (Setup_fdre_C_D)       -0.085    40.768    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.768    
                         arrival time                         -34.620    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.118ns (17.176%)  route 0.569ns (82.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X10Y138        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDRE (Prop_fdre_C_Q)         0.118     4.220 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.569     4.789    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X10Y139        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.862     4.825    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X10Y139        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.428     4.396    
                         clock uncertainty            0.199     4.595    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.037     4.632    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.632    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.078%)  route 0.573ns (82.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X20Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.118     4.220 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.573     4.793    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X21Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.862     4.825    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X21Y143        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.428     4.396    
                         clock uncertainty            0.199     4.595    
    SLICE_X21Y143        FDRE (Hold_fdre_C_D)         0.040     4.635    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.100ns (13.536%)  route 0.639ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.100     4.202 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          0.639     4.841    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.861     4.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.395    
                         clock uncertainty            0.199     4.594    
    SLICE_X23Y146        FDRE (Hold_fdre_C_D)         0.040     4.634    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.634    
                         arrival time                           4.841    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.091ns (12.929%)  route 0.613ns (87.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.630     4.091    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y125        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.091     4.182 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          0.613     4.795    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.849     4.812    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.383    
                         clock uncertainty            0.199     4.582    
    SLICE_X20Y127        FDRE (Hold_fdre_C_D)        -0.001     4.581    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.630     4.091    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y125        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     4.191 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          0.672     4.864    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.384    
                         clock uncertainty            0.199     4.583    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.063     4.646    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.646    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.091ns (12.620%)  route 0.630ns (87.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.091     4.193 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          0.630     4.823    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.861     4.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.395    
                         clock uncertainty            0.199     4.594    
    SLICE_X23Y146        FDRE (Hold_fdre_C_D)         0.000     4.594    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.823    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.100ns (13.144%)  route 0.661ns (86.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.631     4.092    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y126        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.100     4.192 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          0.661     4.853    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.849     4.812    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X20Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.383    
                         clock uncertainty            0.199     4.582    
    SLICE_X20Y127        FDRE (Hold_fdre_C_D)         0.032     4.614    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.100ns (12.908%)  route 0.675ns (87.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.100     4.202 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          0.675     4.877    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.861     4.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.395    
                         clock uncertainty            0.199     4.594    
    SLICE_X23Y146        FDRE (Hold_fdre_C_D)         0.041     4.635    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.091ns (11.731%)  route 0.685ns (88.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.631     4.092    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X15Y126        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.091     4.183 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          0.685     4.868    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y127        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.384    
                         clock uncertainty            0.199     4.583    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.029     4.612    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.612    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.091ns (10.622%)  route 0.766ns (89.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.641     4.102    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X21Y146        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.091     4.193 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          0.766     4.959    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.861     4.824    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X23Y146        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.395    
                         clock uncertainty            0.199     4.594    
    SLICE_X23Y146        FDRE (Hold_fdre_C_D)         0.007     4.601    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.601    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.259ns (6.649%)  route 3.636ns (93.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.473ns = ( 16.473 - 8.000 ) 
    Source Clock Delay      (SCD):    9.326ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453     9.326    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.259     9.585 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         3.636    13.221    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X38Y167        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.146    16.473    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X38Y167        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism              0.558    17.032    
                         clock uncertainty           -0.064    16.967    
    SLICE_X38Y167        FDPE (Recov_fdpe_C_PRE)     -0.187    16.780    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.259ns (6.649%)  route 3.636ns (93.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.473ns = ( 16.473 - 8.000 ) 
    Source Clock Delay      (SCD):    9.326ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453     9.326    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.259     9.585 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         3.636    13.221    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X38Y167        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.146    16.473    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X38Y167        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism              0.558    17.032    
                         clock uncertainty           -0.064    16.967    
    SLICE_X38Y167        FDPE (Recov_fdpe_C_PRE)     -0.154    16.813    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         16.813    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.359ns (29.083%)  route 0.875ns (70.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    eth/fifo/m_aclk
    SLICE_X10Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.448    10.012    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y128                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/I0
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.123    10.135 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.428    10.563    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y130         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                         clock pessimism              0.633    17.288    
                         clock uncertainty           -0.064    17.223    
    SLICE_X9Y130         FDPE (Recov_fdpe_C_PRE)     -0.178    17.045    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.359ns (29.083%)  route 0.875ns (70.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    eth/fifo/m_aclk
    SLICE_X10Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.448    10.012    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y128                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/I0
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.123    10.135 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.428    10.563    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X9Y130         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                         clock pessimism              0.633    17.288    
                         clock uncertainty           -0.064    17.223    
    SLICE_X9Y130         FDPE (Recov_fdpe_C_PRE)     -0.178    17.045    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.359ns (29.352%)  route 0.864ns (70.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 16.655 - 8.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    eth/fifo/m_aclk
    SLICE_X10Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.448    10.012    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X10Y128                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/I0
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.123    10.135 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.416    10.552    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X11Y130        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.328    16.655    eth/fifo/m_aclk
    SLICE_X11Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/C
                         clock pessimism              0.655    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X11Y130        FDPE (Recov_fdpe_C_PRE)     -0.178    17.068    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.223ns (23.183%)  route 0.739ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.658ns = ( 16.658 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.223     9.556 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.739    10.295    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X11Y134        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.331    16.658    eth/fifo/m_aclk
    SLICE_X11Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                         clock pessimism              0.633    17.292    
                         clock uncertainty           -0.064    17.227    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.212    17.015    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.223ns (23.183%)  route 0.739ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.658ns = ( 16.658 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.223     9.556 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.739    10.295    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X11Y134        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.331    16.658    eth/fifo/m_aclk
    SLICE_X11Y134        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                         clock pessimism              0.633    17.292    
                         clock uncertainty           -0.064    17.227    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.212    17.015    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.223ns (25.499%)  route 0.652ns (74.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.223     9.556 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.652    10.207    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y134         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.656    17.314    
                         clock uncertainty           -0.064    17.249    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.212    17.037    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.223ns (25.499%)  route 0.652ns (74.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.223     9.556 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.652    10.207    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y134         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.656    17.314    
                         clock uncertainty           -0.064    17.249    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.212    17.037    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.223ns (25.499%)  route 0.652ns (74.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.657ns = ( 16.657 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.223     9.556 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.652    10.207    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X9Y134         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.330    16.657    eth/fifo/m_aclk
    SLICE_X9Y134         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                         clock pessimism              0.656    17.314    
                         clock uncertainty           -0.064    17.249    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.212    17.037    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  6.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.487%)  route 0.190ns (65.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.190     4.386    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X8Y131         FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.855     4.818    eth/fifo/m_aclk
    SLICE_X8Y131         FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                         clock pessimism             -0.708     4.109    
    SLICE_X8Y131         FDCE (Remov_fdce_C_CLR)     -0.050     4.059    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
  -------------------------------------------------------------------
                         required time                         -4.059    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.440%)  route 0.208ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.208     4.405    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y133        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.857     4.820    eth/fifo/m_aclk
    SLICE_X11Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/C
                         clock pessimism             -0.689     4.130    
    SLICE_X11Y133        FDCE (Remov_fdce_C_CLR)     -0.069     4.061    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.440%)  route 0.208ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.208     4.405    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y133        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.857     4.820    eth/fifo/m_aclk
    SLICE_X11Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/C
                         clock pessimism             -0.689     4.130    
    SLICE_X11Y133        FDCE (Remov_fdce_C_CLR)     -0.069     4.061    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.440%)  route 0.208ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.208     4.405    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y133        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.857     4.820    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/C
                         clock pessimism             -0.689     4.130    
    SLICE_X11Y133        FDPE (Remov_fdpe_C_PRE)     -0.072     4.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
  -------------------------------------------------------------------
                         required time                         -4.058    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.440%)  route 0.208ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.208     4.405    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y133        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.857     4.820    eth/fifo/m_aclk
    SLICE_X11Y133        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                         clock pessimism             -0.689     4.130    
    SLICE_X11Y133        FDPE (Remov_fdpe_C_PRE)     -0.072     4.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
  -------------------------------------------------------------------
                         required time                         -4.058    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.912%)  route 0.213ns (68.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.213     4.410    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X9Y135         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.859     4.822    eth/fifo/m_aclk
    SLICE_X9Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/C
                         clock pessimism             -0.708     4.113    
    SLICE_X9Y135         FDPE (Remov_fdpe_C_PRE)     -0.072     4.041    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.912%)  route 0.213ns (68.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.213     4.410    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X9Y135         FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.859     4.822    eth/fifo/m_aclk
    SLICE_X9Y135         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/C
                         clock pessimism             -0.708     4.113    
    SLICE_X9Y135         FDPE (Remov_fdpe_C_PRE)     -0.072     4.041    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.070%)  route 0.256ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.256     4.453    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y135        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.859     4.822    eth/fifo/m_aclk
    SLICE_X11Y135        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/C
                         clock pessimism             -0.689     4.132    
    SLICE_X11Y135        FDCE (Remov_fdce_C_CLR)     -0.069     4.063    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.070%)  route 0.256ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.256     4.453    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y135        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.859     4.822    eth/fifo/m_aclk
    SLICE_X11Y135        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/C
                         clock pessimism             -0.689     4.132    
    SLICE_X11Y135        FDCE (Remov_fdce_C_CLR)     -0.069     4.063    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.070%)  route 0.256ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X9Y130         FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDPE (Prop_fdpe_C_Q)         0.100     4.196 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.256     4.453    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X11Y135        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.859     4.822    eth/fifo/m_aclk
    SLICE_X11Y135        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/C
                         clock pessimism             -0.689     4.132    
    SLICE_X11Y135        FDCE (Remov_fdce_C_CLR)     -0.069     4.063    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.493ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.523ns,  Total Violation       -0.523ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 0.159ns (3.256%)  route 4.724ns (96.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 12.093 - 8.000 ) 
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.124     1.608 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.294     1.902    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.035     1.937 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           4.431     6.368    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y127        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.632    12.093    eth/fifo/m_aclk
    SLICE_X10Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000    12.093    
                         clock uncertainty           -0.154    11.939    
    SLICE_X10Y127        FDPE (Recov_fdpe_C_PRE)     -0.079    11.860    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  5.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.523ns  (arrival time - required time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.214ns (3.294%)  route 6.282ns (96.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.570     2.348    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.178     2.526 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.380     2.906    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.036     2.942 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           5.903     8.845    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y127        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.456     9.329    eth/fifo/m_aclk
    SLICE_X10Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000     9.329    
                         clock uncertainty            0.154     9.483    
    SLICE_X10Y127        FDPE (Remov_fdpe_C_PRE)     -0.115     9.368    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         -9.368    
                         arrival time                           8.845    
  -------------------------------------------------------------------
                         slack                                 -0.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       30.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (23.999%)  route 0.842ns (76.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 40.653 - 32.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.452     9.325    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X21Y123        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.223     9.548 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.549    10.097    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y122                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X16Y122        LUT2 (Prop_lut2_I1_O)        0.043    10.140 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.293    10.433    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y120        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.326    40.653    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y120        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.633    41.287    
                         clock uncertainty           -0.079    41.208    
    SLICE_X16Y120        FDPE (Recov_fdpe_C_PRE)     -0.187    41.021    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.021    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (23.999%)  route 0.842ns (76.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 40.653 - 32.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.452     9.325    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X21Y123        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.223     9.548 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.549    10.097    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y122                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X16Y122        LUT2 (Prop_lut2_I1_O)        0.043    10.140 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.293    10.433    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y120        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.326    40.653    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y120        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.633    41.287    
                         clock uncertainty           -0.079    41.208    
    SLICE_X16Y120        FDPE (Recov_fdpe_C_PRE)     -0.187    41.021    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.021    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.266ns (23.999%)  route 0.842ns (76.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 40.653 - 32.000 ) 
    Source Clock Delay      (SCD):    9.325ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.452     9.325    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X21Y123        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.223     9.548 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.549    10.097    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X16Y122                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X16Y122        LUT2 (Prop_lut2_I1_O)        0.043    10.140 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.293    10.433    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X16Y120        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.326    40.653    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y120        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.633    41.287    
                         clock uncertainty           -0.079    41.208    
    SLICE_X16Y120        FDPE (Recov_fdpe_C_PRE)     -0.187    41.021    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.021    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.595ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.359ns (32.041%)  route 0.761ns (67.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.637ns = ( 40.637 - 32.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.438     9.311    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y123        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.236     9.547 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    10.011    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y123                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X42Y123        LUT2 (Prop_lut2_I1_O)        0.123    10.134 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.297    10.431    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.310    40.637    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.654    41.292    
                         clock uncertainty           -0.079    41.213    
    SLICE_X42Y121        FDPE (Recov_fdpe_C_PRE)     -0.187    41.026    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.026    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                 30.595    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.359ns (32.041%)  route 0.761ns (67.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.637ns = ( 40.637 - 32.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.438     9.311    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y123        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.236     9.547 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    10.011    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y123                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X42Y123        LUT2 (Prop_lut2_I1_O)        0.123    10.134 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.297    10.431    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X43Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.310    40.637    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.654    41.292    
                         clock uncertainty           -0.079    41.213    
    SLICE_X43Y121        FDPE (Recov_fdpe_C_PRE)     -0.178    41.035    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.359ns (32.041%)  route 0.761ns (67.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.637ns = ( 40.637 - 32.000 ) 
    Source Clock Delay      (SCD):    9.311ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.438     9.311    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y123        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.236     9.547 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    10.011    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y123                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X42Y123        LUT2 (Prop_lut2_I1_O)        0.123    10.134 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.297    10.431    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X43Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.310    40.637    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.654    41.292    
                         clock uncertainty           -0.079    41.213    
    SLICE_X43Y121        FDPE (Recov_fdpe_C_PRE)     -0.178    41.035    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             31.061ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 40.650 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.345     9.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.323    40.650    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.657    41.308    
                         clock uncertainty           -0.079    41.229    
    SLICE_X15Y122        FDPE (Recov_fdpe_C_PRE)     -0.258    40.971    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 31.061    

Slack (MET) :             31.061ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 40.650 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.345     9.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.323    40.650    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.657    41.308    
                         clock uncertainty           -0.079    41.229    
    SLICE_X15Y122        FDPE (Recov_fdpe_C_PRE)     -0.258    40.971    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 31.061    

Slack (MET) :             31.061ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 40.650 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.345     9.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.323    40.650    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.657    41.308    
                         clock uncertainty           -0.079    41.229    
    SLICE_X15Y122        FDPE (Recov_fdpe_C_PRE)     -0.258    40.971    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 31.061    

Slack (MET) :             31.061ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 40.650 - 32.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.456     9.329    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.236     9.565 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.345     9.910    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=943, routed)         1.323    40.650    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.657    41.308    
                         clock uncertainty           -0.079    41.229    
    SLICE_X15Y122        FDPE (Recov_fdpe_C_PRE)     -0.258    40.971    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                 31.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.253%)  route 0.135ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y123        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDPE (Prop_fdpe_C_Q)         0.091     4.170 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.135     4.306    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X43Y123        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.834     4.797    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y123        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.706     4.090    
    SLICE_X43Y123        FDPE (Remov_fdpe_C_PRE)     -0.110     3.980    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.980    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.576%)  route 0.158ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDPE (Prop_fdpe_C_Q)         0.091     4.184 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.158     4.342    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X15Y120        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.852     4.815    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X15Y120        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.707     4.107    
    SLICE_X15Y120        FDPE (Remov_fdpe_C_PRE)     -0.110     3.997    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.576%)  route 0.158ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDPE (Prop_fdpe_C_Q)         0.091     4.184 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.158     4.342    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X15Y120        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.852     4.815    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X15Y120        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.707     4.107    
    SLICE_X15Y120        FDPE (Remov_fdpe_C_PRE)     -0.110     3.997    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.107     4.200 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.153     4.354    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.708     4.104    
    SLICE_X15Y122        FDPE (Remov_fdpe_C_PRE)     -0.108     3.996    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.107     4.200 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.153     4.354    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.708     4.104    
    SLICE_X15Y122        FDPE (Remov_fdpe_C_PRE)     -0.108     3.996    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.107     4.200 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.153     4.354    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.708     4.104    
    SLICE_X15Y122        FDPE (Remov_fdpe_C_PRE)     -0.108     3.996    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.632     4.093    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDPE (Prop_fdpe_C_Q)         0.107     4.200 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.153     4.354    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y122        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.850     4.813    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y122        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.708     4.104    
    SLICE_X15Y122        FDPE (Remov_fdpe_C_PRE)     -0.108     3.996    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.018%)  route 0.227ns (63.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y123        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDPE (Prop_fdpe_C_Q)         0.100     4.179 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     4.269    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X42Y123                                                     f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X42Y123        LUT2 (Prop_lut2_I0_O)        0.028     4.297 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.137     4.435    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.837     4.800    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.706     4.093    
    SLICE_X42Y121        FDPE (Remov_fdpe_C_PRE)     -0.052     4.041    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.018%)  route 0.227ns (63.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y123        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDPE (Prop_fdpe_C_Q)         0.100     4.179 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     4.269    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X42Y123                                                     f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X42Y123        LUT2 (Prop_lut2_I0_O)        0.028     4.297 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.137     4.435    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X43Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.837     4.800    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.706     4.093    
    SLICE_X43Y121        FDPE (Remov_fdpe_C_PRE)     -0.072     4.021    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.018%)  route 0.227ns (63.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.618     4.079    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y123        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDPE (Prop_fdpe_C_Q)         0.100     4.179 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     4.269    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X42Y123                                                     f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X42Y123        LUT2 (Prop_lut2_I0_O)        0.028     4.297 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.137     4.435    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X43Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y2                                                     r  clocks/bufgipb/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=943, routed)         0.837     4.800    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.706     4.093    
    SLICE_X43Y121        FDPE (Remov_fdpe_C_PRE)     -0.072     4.021    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.021    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.523ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.301%)  route 0.836ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X44Y121        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.204     1.645 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.104    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X44Y121                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X44Y121        LUT2 (Prop_lut2_I1_O)        0.126     2.230 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.607    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X45Y120        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.312    26.312    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y120        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.109    26.421    
                         clock uncertainty           -0.113    26.308    
    SLICE_X45Y120        FDPE (Recov_fdpe_C_PRE)     -0.178    26.130    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.130    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 23.523    

Slack (MET) :             23.523ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.301%)  route 0.836ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X44Y121        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.204     1.645 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.104    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X44Y121                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X44Y121        LUT2 (Prop_lut2_I1_O)        0.126     2.230 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.607    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X45Y120        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.312    26.312    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y120        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.109    26.421    
                         clock uncertainty           -0.113    26.308    
    SLICE_X45Y120        FDPE (Recov_fdpe_C_PRE)     -0.178    26.130    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.130    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 23.523    

Slack (MET) :             23.523ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.301%)  route 0.836ns (71.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 26.312 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X44Y121        FDRE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.204     1.645 r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.104    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X44Y121                                                     r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/I1
    SLICE_X44Y121        LUT2 (Prop_lut2_I1_O)        0.126     2.230 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.607    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X45Y120        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.312    26.312    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y120        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.109    26.421    
                         clock uncertainty           -0.113    26.308    
    SLICE_X45Y120        FDPE (Recov_fdpe_C_PRE)     -0.178    26.130    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.130    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                 23.523    

Slack (MET) :             23.575ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.330ns (30.268%)  route 0.760ns (69.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.454     1.454    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y123        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.204     1.658 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.117    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y123                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.126     2.243 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.301     2.544    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.322    26.322    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.088    26.410    
                         clock uncertainty           -0.113    26.297    
    SLICE_X19Y123        FDPE (Recov_fdpe_C_PRE)     -0.178    26.119    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.119    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 23.575    

Slack (MET) :             23.575ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.330ns (30.268%)  route 0.760ns (69.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.454     1.454    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y123        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.204     1.658 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.117    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y123                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.126     2.243 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.301     2.544    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.322    26.322    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.088    26.410    
                         clock uncertainty           -0.113    26.297    
    SLICE_X19Y123        FDPE (Recov_fdpe_C_PRE)     -0.178    26.119    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.119    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 23.575    

Slack (MET) :             23.575ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.330ns (30.268%)  route 0.760ns (69.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.454     1.454    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y123        FDRE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.204     1.658 r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.117    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y123                                                     r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.126     2.243 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.301     2.544    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.322    26.322    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.088    26.410    
                         clock uncertainty           -0.113    26.297    
    SLICE_X19Y123        FDPE (Recov_fdpe_C_PRE)     -0.178    26.119    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.119    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 23.575    

Slack (MET) :             24.052ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.204ns (39.200%)  route 0.316ns (60.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 26.308 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.204     1.645 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.316     1.961    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.308    26.308    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.088    26.396    
                         clock uncertainty           -0.113    26.283    
    SLICE_X46Y121        FDPE (Recov_fdpe_C_PRE)     -0.270    26.013    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         26.013    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 24.052    

Slack (MET) :             24.052ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.204ns (39.200%)  route 0.316ns (60.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 26.308 - 25.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.441     1.441    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.204     1.645 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.316     1.961    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.308    26.308    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.088    26.396    
                         clock uncertainty           -0.113    26.283    
    SLICE_X46Y121        FDPE (Recov_fdpe_C_PRE)     -0.270    26.013    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         26.013    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 24.052    

Slack (MET) :             24.094ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 26.322 - 25.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.454     1.454    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDPE (Prop_fdpe_C_Q)         0.204     1.658 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.298     1.956    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.322    26.322    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.111    26.433    
                         clock uncertainty           -0.113    26.320    
    SLICE_X14Y123        FDPE (Recov_fdpe_C_PRE)     -0.270    26.050    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         26.050    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 24.094    

Slack (MET) :             24.098ns  (required time - arrival time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.234%)  route 0.303ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 26.310 - 25.000 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.440     1.440    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDPE (Prop_fdpe_C_Q)         0.204     1.644 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.303     1.947    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         1.310    26.310    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.109    26.419    
                         clock uncertainty           -0.113    26.306    
    SLICE_X45Y121        FDPE (Recov_fdpe_C_PRE)     -0.261    26.045    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         26.045    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 24.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.631     0.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDPE (Prop_fdpe_C_Q)         0.091     0.722 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.134     0.856    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.848     0.848    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.206     0.642    
    SLICE_X14Y123        FDPE (Remov_fdpe_C_PRE)     -0.090     0.552    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.386%)  route 0.152ns (62.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.091     0.711 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.152     0.863    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.835     0.835    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.188     0.647    
    SLICE_X46Y121        FDPE (Remov_fdpe_C_PRE)     -0.090     0.557    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.386%)  route 0.152ns (62.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.620     0.620    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.091     0.711 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.152     0.863    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.835     0.835    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.188     0.647    
    SLICE_X46Y121        FDPE (Remov_fdpe_C_PRE)     -0.090     0.557    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.619     0.619    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDPE (Prop_fdpe_C_Q)         0.091     0.710 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.140     0.850    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.837     0.837    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.205     0.632    
    SLICE_X45Y121        FDPE (Remov_fdpe_C_PRE)     -0.110     0.522    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.619     0.619    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDPE (Prop_fdpe_C_Q)         0.091     0.710 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.140     0.850    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.837     0.837    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.205     0.632    
    SLICE_X45Y121        FDPE (Remov_fdpe_C_PRE)     -0.110     0.522    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.619     0.619    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDPE (Prop_fdpe_C_Q)         0.091     0.710 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.140     0.850    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.837     0.837    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.205     0.632    
    SLICE_X45Y121        FDPE (Remov_fdpe_C_PRE)     -0.110     0.522    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.619     0.619    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y122        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDPE (Prop_fdpe_C_Q)         0.091     0.710 f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.140     0.850    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y121        FDPE                                         f  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.837     0.837    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y121        FDPE                                         r  slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.205     0.632    
    SLICE_X45Y121        FDPE (Remov_fdpe_C_PRE)     -0.110     0.522    slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.429%)  route 0.224ns (60.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.631     0.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDPE (Prop_fdpe_C_Q)         0.118     0.749 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.086     0.835    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X15Y123                                                     f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X15Y123        LUT2 (Prop_lut2_I0_O)        0.028     0.863 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.138     1.001    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.848     0.848    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.188     0.660    
    SLICE_X19Y123        FDPE (Remov_fdpe_C_PRE)     -0.072     0.588    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.429%)  route 0.224ns (60.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.631     0.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDPE (Prop_fdpe_C_Q)         0.118     0.749 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.086     0.835    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X15Y123                                                     f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X15Y123        LUT2 (Prop_lut2_I0_O)        0.028     0.863 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.138     1.001    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.848     0.848    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.188     0.660    
    SLICE_X19Y123        FDPE (Remov_fdpe_C_PRE)     -0.072     0.588    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.429%)  route 0.224ns (60.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.631     0.631    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDPE (Prop_fdpe_C_Q)         0.118     0.749 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.086     0.835    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X15Y123                                                     f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
    SLICE_X15Y123        LUT2 (Prop_lut2_I0_O)        0.028     0.863 f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.138     1.001    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y123        FDPE                                         f  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3                                                   r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3                                                     r  clocks/clk_wiz/inst/clkout1_buf/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=241, routed)         0.848     0.848    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y123        FDPE                                         r  slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.188     0.660    
    SLICE_X19Y123        FDPE (Remov_fdpe_C_PRE)     -0.072     0.588    slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.271%)  route 0.301ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        -6.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 10.349 - 8.000 ) 
    Source Clock Delay      (SCD):    9.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453     9.326    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.259     9.585 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.301     9.885    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X16Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.571    10.349    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X16Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000    10.349    
                         clock uncertainty           -0.154    10.195    
    SLICE_X16Y122        FDPE (Recov_fdpe_C_PRE)     -0.187    10.008    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         10.008    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.271%)  route 0.301ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        -6.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 10.349 - 8.000 ) 
    Source Clock Delay      (SCD):    9.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2786, routed)        1.453     9.326    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.259     9.585 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.301     9.885    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X16Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.571    10.349    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X16Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000    10.349    
                         clock uncertainty           -0.154    10.195    
    SLICE_X16Y122        FDPE (Recov_fdpe_C_PRE)     -0.154    10.041    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.255%)  route 0.143ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        -2.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.630     4.091    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.118     4.209 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.143     4.352    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X16Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.336     1.486    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X16Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000     1.486    
                         clock uncertainty            0.154     1.640    
    SLICE_X16Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.588    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.255%)  route 0.143ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        -2.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0                                                   r  clocks/mmcm/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y0                                                     r  clocks/bufg125/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2786, routed)        0.630     4.091    clocks/clk125
    SLICE_X18Y123        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.118     4.209 f  clocks/rst_125_reg/Q
                         net (fo=733, routed)         0.143     4.352    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X16Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.336     1.486    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X16Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000     1.486    
                         clock uncertainty            0.154     1.640    
    SLICE_X16Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.588    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  2.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.330ns (28.830%)  route 0.815ns (71.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 10.348 - 8.000 ) 
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.623     2.616    eth/fifo/s_aclk
    SLICE_X11Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDPE (Prop_fdpe_C_Q)         0.204     2.820 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.405     3.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X10Y128                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/I0
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.126     3.351 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.410     3.761    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X10Y130        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.570    10.348    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                         clock pessimism              0.250    10.598    
                         clock uncertainty           -0.035    10.563    
    SLICE_X10Y130        FDPE (Recov_fdpe_C_PRE)     -0.187    10.376    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.330ns (28.830%)  route 0.815ns (71.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 10.348 - 8.000 ) 
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.623     2.616    eth/fifo/s_aclk
    SLICE_X11Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDPE (Prop_fdpe_C_Q)         0.204     2.820 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.405     3.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X10Y128                                                     f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/I0
    SLICE_X10Y128        LUT2 (Prop_lut2_I0_O)        0.126     3.351 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.410     3.761    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X10Y130        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.570    10.348    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                         clock pessimism              0.250    10.598    
                         clock uncertainty           -0.035    10.563    
    SLICE_X10Y130        FDPE (Recov_fdpe_C_PRE)     -0.187    10.376    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.266ns (24.887%)  route 0.803ns (75.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.344 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.450     3.292    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.043     3.335 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.353     3.688    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X11Y127        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.566    10.344    eth/fifo/s_aclk
    SLICE_X11Y127        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                         clock pessimism              0.215    10.559    
                         clock uncertainty           -0.035    10.524    
    SLICE_X11Y127        FDPE (Recov_fdpe_C_PRE)     -0.178    10.346    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.979%)  route 0.758ns (74.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.450     3.292    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.043     3.335 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.308     3.643    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y129        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/fifo/s_aclk
    SLICE_X10Y129        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
                         clock pessimism              0.215    10.562    
                         clock uncertainty           -0.035    10.527    
    SLICE_X10Y129        FDPE (Recov_fdpe_C_PRE)     -0.187    10.340    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.259ns (25.091%)  route 0.773ns (74.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.627     2.620    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.259     2.879 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.773     3.652    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y133        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.250    10.600    
                         clock uncertainty           -0.035    10.565    
    SLICE_X10Y133        FDCE (Recov_fdce_C_CLR)     -0.187    10.378    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.259ns (25.091%)  route 0.773ns (74.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.627     2.620    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.259     2.879 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.773     3.652    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y133        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.250    10.600    
                         clock uncertainty           -0.035    10.565    
    SLICE_X10Y133        FDCE (Recov_fdce_C_CLR)     -0.187    10.378    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.259ns (25.091%)  route 0.773ns (74.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 10.350 - 8.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.627     2.620    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.259     2.879 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.773     3.652    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X10Y133        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.572    10.350    eth/fifo/s_aclk
    SLICE_X10Y133        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.250    10.600    
                         clock uncertainty           -0.035    10.565    
    SLICE_X10Y133        FDCE (Recov_fdce_C_CLR)     -0.187    10.378    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.979%)  route 0.758ns (74.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.450     3.292    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.043     3.335 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.308     3.643    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y129        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/fifo/s_aclk
    SLICE_X10Y129        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/C
                         clock pessimism              0.215    10.562    
                         clock uncertainty           -0.035    10.527    
    SLICE_X10Y129        FDCE (Recov_fdce_C_CLR)     -0.154    10.373    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.979%)  route 0.758ns (74.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.450     3.292    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.043     3.335 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.308     3.643    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y129        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/fifo/s_aclk
    SLICE_X10Y129        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                         clock pessimism              0.215    10.562    
                         clock uncertainty           -0.035    10.527    
    SLICE_X10Y129        FDPE (Recov_fdpe_C_PRE)     -0.154    10.373    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.266ns (25.979%)  route 0.758ns (74.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/rx_clk
    SLICE_X17Y123        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           0.450     3.292    eth/fifo/s_aresetn
    SLICE_X10Y127                                                     r  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/I0
    SLICE_X10Y127        LUT1 (Prop_lut1_I0_O)        0.043     3.335 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.308     3.643    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X10Y129        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/fifo/s_aclk
    SLICE_X10Y129        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/C
                         clock pessimism              0.215    10.562    
                         clock uncertainty           -0.035    10.527    
    SLICE_X10Y129        FDPE (Recov_fdpe_C_PRE)     -0.154    10.373    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  6.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X10Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X10Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/C
                         clock pessimism             -0.227     1.258    
    SLICE_X10Y131        FDCE (Remov_fdce_C_CLR)     -0.050     1.208    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X10Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X10Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/C
                         clock pessimism             -0.227     1.258    
    SLICE_X10Y131        FDCE (Remov_fdce_C_CLR)     -0.050     1.208    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X10Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X10Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1/C
                         clock pessimism             -0.227     1.258    
    SLICE_X10Y131        FDCE (Remov_fdce_C_CLR)     -0.050     1.208    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X10Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X10Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2/C
                         clock pessimism             -0.227     1.258    
    SLICE_X10Y131        FDCE (Remov_fdce_C_CLR)     -0.050     1.208    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X10Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X10Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                         clock pessimism             -0.227     1.258    
    SLICE_X10Y131        FDCE (Remov_fdce_C_CLR)     -0.050     1.208    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.055%)  route 0.147ns (57.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.297     1.244    eth/fifo/s_aclk
    SLICE_X10Y129        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDPE (Prop_fdpe_C_Q)         0.107     1.351 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/Q
                         net (fo=2, routed)           0.147     1.499    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    SLICE_X10Y132        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.336     1.486    eth/fifo/s_aclk
    SLICE_X10Y132        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i/C
                         clock pessimism             -0.227     1.259    
    SLICE_X10Y132        FDPE (Remov_fdpe_C_PRE)     -0.088     1.171    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X11Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X11Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/C
                         clock pessimism             -0.227     1.258    
    SLICE_X11Y131        FDCE (Remov_fdce_C_CLR)     -0.069     1.189    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X11Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X11Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2/C
                         clock pessimism             -0.227     1.258    
    SLICE_X11Y131        FDCE (Remov_fdce_C_CLR)     -0.069     1.189    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X11Y131        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X11Y131        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/C
                         clock pessimism             -0.227     1.258    
    SLICE_X11Y131        FDCE (Remov_fdce_C_CLR)     -0.069     1.189    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.593%)  route 0.159ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.298     1.245    eth/fifo/s_aclk
    SLICE_X10Y130        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDPE (Prop_fdpe_C_Q)         0.118     1.363 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.159     1.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X11Y131        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9                                                         r  eth/bufr0/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.335     1.485    eth/fifo/s_aclk
    SLICE_X11Y131        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/C
                         clock pessimism             -0.227     1.258    
    SLICE_X11Y131        FDPE (Remov_fdpe_C_PRE)     -0.072     1.186    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 1.043ns (54.860%)  route 0.858ns (45.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 9.387 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.615     6.652    clocks/clkdiv/clear
    SLICE_X21Y116        FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.328     9.387    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.326     9.714    
                         clock uncertainty           -0.035     9.678    
    SLICE_X21Y116        FDCE (Recov_fdce_C_CLR)     -0.212     9.466    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 1.043ns (54.860%)  route 0.858ns (45.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 9.387 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.615     6.652    clocks/clkdiv/clear
    SLICE_X21Y116        FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.328     9.387    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.326     9.714    
                         clock uncertainty           -0.035     9.678    
    SLICE_X21Y116        FDCE (Recov_fdce_C_CLR)     -0.212     9.466    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 1.043ns (54.860%)  route 0.858ns (45.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 9.387 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.615     6.652    clocks/clkdiv/clear
    SLICE_X21Y116        FDCE                                         f  clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.328     9.387    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.326     9.714    
                         clock uncertainty           -0.035     9.678    
    SLICE_X21Y116        FDCE (Recov_fdce_C_CLR)     -0.212     9.466    clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 1.043ns (54.860%)  route 0.858ns (45.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 9.387 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.615     6.652    clocks/clkdiv/clear
    SLICE_X21Y116        FDCE                                         f  clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.328     9.387    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y116        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.326     9.714    
                         clock uncertainty           -0.035     9.678    
    SLICE_X21Y116        FDCE (Recov_fdce_C_CLR)     -0.212     9.466    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.043ns (55.549%)  route 0.835ns (44.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.591     6.628    clocks/clkdiv/clear
    SLICE_X21Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.327     9.386    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.326     9.713    
                         clock uncertainty           -0.035     9.677    
    SLICE_X21Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.465    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.043ns (55.549%)  route 0.835ns (44.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.591     6.628    clocks/clkdiv/clear
    SLICE_X21Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.327     9.386    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.326     9.713    
                         clock uncertainty           -0.035     9.677    
    SLICE_X21Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.465    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.043ns (55.549%)  route 0.835ns (44.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.591     6.628    clocks/clkdiv/clear
    SLICE_X21Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.327     9.386    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.326     9.713    
                         clock uncertainty           -0.035     9.677    
    SLICE_X21Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.465    clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.043ns (55.549%)  route 0.835ns (44.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.591     6.628    clocks/clkdiv/clear
    SLICE_X21Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.327     9.386    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.326     9.713    
                         clock uncertainty           -0.035     9.677    
    SLICE_X21Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.465    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 1.043ns (57.847%)  route 0.760ns (42.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.517     6.554    clocks/clkdiv/clear
    SLICE_X21Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.326     9.712    
                         clock uncertainty           -0.035     9.676    
    SLICE_X21Y118        FDCE (Recov_fdce_C_CLR)     -0.212     9.464    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 1.043ns (57.847%)  route 0.760ns (42.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.453     4.751    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.751 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.243     5.994    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.043     6.037 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.517     6.554    clocks/clkdiv/clear
    SLICE_X21Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.326     9.385    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.326     9.712    
                         clock uncertainty           -0.035     9.676    
    SLICE_X21Y118        FDCE (Recov_fdce_C_CLR)     -0.212     9.464    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.426ns (61.380%)  route 0.268ns (38.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.140     2.821    clocks/clkdiv/clear
    SLICE_X21Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.851     2.505    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.344     2.160    
    SLICE_X21Y120        FDCE (Remov_fdce_C_CLR)     -0.069     2.091    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.426ns (53.623%)  route 0.368ns (46.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.240     2.922    clocks/clkdiv/clear
    SLICE_X21Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.852     2.506    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.344     2.161    
    SLICE_X21Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.092    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.426ns (53.623%)  route 0.368ns (46.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.240     2.922    clocks/clkdiv/clear
    SLICE_X21Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.852     2.506    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.344     2.161    
    SLICE_X21Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.092    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.426ns (53.623%)  route 0.368ns (46.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.240     2.922    clocks/clkdiv/clear
    SLICE_X21Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.852     2.506    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.344     2.161    
    SLICE_X21Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.092    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.426ns (53.623%)  route 0.368ns (46.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.240     2.922    clocks/clkdiv/clear
    SLICE_X21Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.852     2.506    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.344     2.161    
    SLICE_X21Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.092    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.426ns (53.116%)  route 0.376ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.248     2.929    clocks/clkdiv/clear
    SLICE_X21Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.853     2.507    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.344     2.162    
    SLICE_X21Y118        FDCE (Remov_fdce_C_CLR)     -0.069     2.093    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.426ns (53.116%)  route 0.376ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.248     2.929    clocks/clkdiv/clear
    SLICE_X21Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.853     2.507    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.344     2.162    
    SLICE_X21Y118        FDCE (Remov_fdce_C_CLR)     -0.069     2.093    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.426ns (53.116%)  route 0.376ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.248     2.929    clocks/clkdiv/clear
    SLICE_X21Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.853     2.507    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.344     2.162    
    SLICE_X21Y118        FDCE (Remov_fdce_C_CLR)     -0.069     2.093    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.426ns (53.116%)  route 0.376ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.248     2.929    clocks/clkdiv/clear
    SLICE_X21Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.853     2.507    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.344     2.162    
    SLICE_X21Y118        FDCE (Remov_fdce_C_CLR)     -0.069     2.093    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.426ns (50.259%)  route 0.422ns (49.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.630     2.127    clocks/clkdiv/clk200_BUFG
    SLICE_X22Y122        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.525 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.128     2.654    clocks/clkdiv/rst_b
    SLICE_X21Y121                                                     r  clocks/clkdiv/cnt[0]_i_2/I0
    SLICE_X21Y121        LUT1 (Prop_lut1_I0_O)        0.028     2.682 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.293     2.975    clocks/clkdiv/clear
    SLICE_X21Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                                                              r  clocks/ibufgds0/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y1                                                     r  clk200_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.854     2.508    clocks/clkdiv/clk200_BUFG
    SLICE_X21Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.344     2.163    
    SLICE_X21Y117        FDCE (Remov_fdce_C_CLR)     -0.069     2.094    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.881    





