set ::env(PROJECT_NAME) 1g_ethernet_dpi_hw
set ::env(DESIGN_TOP) microb_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/1g_ethernet_dpi/trunk/hw/src/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/1g_ethernet_dpi/trunk/hw/src/rtl/microb_top.v 
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller







