;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB 0, 2
	ADD 10, 31
	ADD 10, 31
	ADD 30, 9
	JMN 300, 50
	SPL <-628, 100
	ADD 0, 2
	CMP -0, 0
	SPL 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	SPL 300, 50
	SPL 10, #10
	JMZ @800, 11
	DAT #800, <7
	SPL 0, 102
	ADD <800, 11
	SUB @121, 303
	ADD 0, 0
	JMP @12, #201
	SPL @-80, 601
	DAT #0, <402
	SUB 30, 9
	SPL 0, <402
	SPL 0, <402
	SUB @121, 106
	SUB @121, 303
	SUB @-127, 100
	SPL 300, 50
	SPL 0, <400
	SPL 300, 50
	SLT 12, @10
	DAT #0, #0
	SPL 0, 2
	JMP @12, #201
	ADD 210, 30
	SPL 30, 9
	SPL 0, <402
	DJN -1, @-20
	SPL @800, 11
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
