
========================================================================

** ELF Header Information

    File Name: .\obj\UART_AutoFlow.axf

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_EXEC (Executable) (2)
    Machine: EM_ARM (ARM)

    Image Entry point: 0x000002e9
    Flags: EF_ARM_HASENTRY (0x05000002)

    ARM ELF revision: 5 (ABI version 2)

    Conforms to Base float procedure-call standard

    Built with
    Component: ARM Compiler 5.06 update 7 (build 960) Tool: armasm [4d35fa]
    Component: ARM Compiler 5.06 update 7 (build 960) Tool: armlink [4d3601]

    Header size: 52 bytes (0x34)
    Program header entry size: 32 bytes (0x20)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 1
    Section header entries: 16

    Program header offset: 293124 (0x00047904)
    Section header offset: 293156 (0x00047924)

    Section header string table index: 15

========================================================================

** Program header #0 (PT_LOAD) [PF_X + PF_W + PF_R + PF_ARM_ENTRY]
    Size : 13300 bytes (10924 bytes in file)
    Virtual address: 0x00000000 (Alignment 8)


========================================================================

** Section #1 'ER_RO' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 9580 bytes (alignment 4)
    Address: 0x00000000

    $d.realdata
    RESET
    __Vectors
        0x00000000:    20000e88    ...     DCD    536874632
        0x00000004:    000002e9    ....    DCD    745
        0x00000008:    00000329    )...    DCD    809
        0x0000000c:    0000020d    ....    DCD    525
        0x00000010:    0000032d    -...    DCD    813
        0x00000014:    0000032f    /...    DCD    815
        0x00000018:    00000331    1...    DCD    817
        0x0000001c:    00000000    ....    DCD    0
        0x00000020:    00000000    ....    DCD    0
        0x00000024:    00000000    ....    DCD    0
        0x00000028:    00000000    ....    DCD    0
        0x0000002c:    00000333    3...    DCD    819
        0x00000030:    00000335    5...    DCD    821
        0x00000034:    00000000    ....    DCD    0
        0x00000038:    00000337    7...    DCD    823
        0x0000003c:    00000339    9...    DCD    825
        0x00000040:    0000033b    ;...    DCD    827
        0x00000044:    0000033b    ;...    DCD    827
        0x00000048:    0000033b    ;...    DCD    827
        0x0000004c:    0000033b    ;...    DCD    827
        0x00000050:    0000033b    ;...    DCD    827
        0x00000054:    0000033b    ;...    DCD    827
        0x00000058:    0000033b    ;...    DCD    827
        0x0000005c:    0000033b    ;...    DCD    827
        0x00000060:    0000033b    ;...    DCD    827
        0x00000064:    0000033b    ;...    DCD    827
        0x00000068:    0000033b    ;...    DCD    827
        0x0000006c:    0000033b    ;...    DCD    827
        0x00000070:    0000033b    ;...    DCD    827
        0x00000074:    0000033b    ;...    DCD    827
        0x00000078:    0000033b    ;...    DCD    827
        0x0000007c:    0000033b    ;...    DCD    827
        0x00000080:    0000033b    ;...    DCD    827
        0x00000084:    0000033b    ;...    DCD    827
        0x00000088:    0000033b    ;...    DCD    827
        0x0000008c:    0000033b    ;...    DCD    827
        0x00000090:    0000033b    ;...    DCD    827
        0x00000094:    0000033b    ;...    DCD    827
        0x00000098:    0000033b    ;...    DCD    827
        0x0000009c:    0000033b    ;...    DCD    827
        0x000000a0:    0000033b    ;...    DCD    827
        0x000000a4:    0000033b    ;...    DCD    827
        0x000000a8:    0000033b    ;...    DCD    827
        0x000000ac:    0000033b    ;...    DCD    827
        0x000000b0:    0000033b    ;...    DCD    827
        0x000000b4:    0000033b    ;...    DCD    827
        0x000000b8:    0000033b    ;...    DCD    827
        0x000000bc:    0000033b    ;...    DCD    827
        0x000000c0:    00000351    Q...    DCD    849
        0x000000c4:    0000033b    ;...    DCD    827
        0x000000c8:    0000033b    ;...    DCD    827
        0x000000cc:    0000033b    ;...    DCD    827
        0x000000d0:    00000ca9    ....    DCD    3241
        0x000000d4:    00000ca7    ....    DCD    3239
        0x000000d8:    0000033b    ;...    DCD    827
        0x000000dc:    0000033b    ;...    DCD    827
        0x000000e0:    0000033b    ;...    DCD    827
        0x000000e4:    0000033b    ;...    DCD    827
        0x000000e8:    0000033b    ;...    DCD    827
        0x000000ec:    0000033b    ;...    DCD    827
        0x000000f0:    0000033b    ;...    DCD    827
        0x000000f4:    0000033b    ;...    DCD    827
        0x000000f8:    0000033b    ;...    DCD    827
        0x000000fc:    0000033b    ;...    DCD    827
        0x00000100:    0000033b    ;...    DCD    827
        0x00000104:    0000033b    ;...    DCD    827
        0x00000108:    0000033b    ;...    DCD    827
        0x0000010c:    0000033b    ;...    DCD    827
        0x00000110:    0000033b    ;...    DCD    827
        0x00000114:    0000033b    ;...    DCD    827
        0x00000118:    0000033b    ;...    DCD    827
        0x0000011c:    0000033b    ;...    DCD    827
        0x00000120:    0000033b    ;...    DCD    827
        0x00000124:    0000033b    ;...    DCD    827
        0x00000128:    0000033b    ;...    DCD    827
        0x0000012c:    0000033b    ;...    DCD    827
        0x00000130:    0000033b    ;...    DCD    827
        0x00000134:    0000033b    ;...    DCD    827
        0x00000138:    0000033b    ;...    DCD    827
        0x0000013c:    0000033b    ;...    DCD    827
        0x00000140:    0000033b    ;...    DCD    827
        0x00000144:    0000033b    ;...    DCD    827
        0x00000148:    0000033b    ;...    DCD    827
        0x0000014c:    0000033b    ;...    DCD    827
        0x00000150:    0000033b    ;...    DCD    827
        0x00000154:    0000033b    ;...    DCD    827
        0x00000158:    0000033b    ;...    DCD    827
        0x0000015c:    0000033b    ;...    DCD    827
        0x00000160:    0000033b    ;...    DCD    827
        0x00000164:    0000033b    ;...    DCD    827
        0x00000168:    0000033b    ;...    DCD    827
        0x0000016c:    0000033b    ;...    DCD    827
        0x00000170:    0000033b    ;...    DCD    827
        0x00000174:    0000033b    ;...    DCD    827
        0x00000178:    0000033b    ;...    DCD    827
        0x0000017c:    0000033b    ;...    DCD    827
        0x00000180:    0000033b    ;...    DCD    827
        0x00000184:    0000033b    ;...    DCD    827
        0x00000188:    0000033b    ;...    DCD    827
        0x0000018c:    0000033b    ;...    DCD    827
        0x00000190:    0000033b    ;...    DCD    827
        0x00000194:    0000033b    ;...    DCD    827
        0x00000198:    0000033b    ;...    DCD    827
        0x0000019c:    0000033b    ;...    DCD    827
        0x000001a0:    0000033b    ;...    DCD    827
        0x000001a4:    0000033b    ;...    DCD    827
        0x000001a8:    0000033b    ;...    DCD    827
        0x000001ac:    0000033b    ;...    DCD    827
        0x000001b0:    0000033b    ;...    DCD    827
        0x000001b4:    0000033b    ;...    DCD    827
        0x000001b8:    0000033b    ;...    DCD    827
        0x000001bc:    0000033b    ;...    DCD    827
        0x000001c0:    0000033b    ;...    DCD    827
        0x000001c4:    0000033b    ;...    DCD    827
        0x000001c8:    0000033b    ;...    DCD    827
        0x000001cc:    0000033b    ;...    DCD    827
        0x000001d0:    0000033b    ;...    DCD    827
        0x000001d4:    0000033b    ;...    DCD    827
        0x000001d8:    0000033b    ;...    DCD    827
        0x000001dc:    0000033b    ;...    DCD    827
        0x000001e0:    0000033b    ;...    DCD    827
        0x000001e4:    0000033b    ;...    DCD    827
        0x000001e8:    0000033b    ;...    DCD    827
        0x000001ec:    0000033b    ;...    DCD    827
        0x000001f0:    0000033b    ;...    DCD    827
    $t
    .ARM.Collect$$$$00000000
    .ARM.Collect$$$$00000001
    __Vectors_End
    __main
    _main_stk
        0x000001f4:    f8dfd010    ....    LDR      sp,__lit__00000000 ; [0x208] = 0x20000e88
    .ARM.Collect$$$$00000004
    _main_scatterload
        0x000001f8:    f001ffce    ....    BL       __scatterload ; 0x2198
    .ARM.Collect$$$$00000008
    .ARM.Collect$$$$0000000A
    .ARM.Collect$$$$0000000B
    __main_after_scatterload
    _main_clock
    _main_cpp_init
    _main_init
        0x000001fc:    4800        .H      LDR      r0,[pc,#0] ; [0x200] = 0x3bf
        0x000001fe:    4700        .G      BX       r0
    $d
        0x00000200:    000003bf    ....    DCD    959
    $t
    .ARM.Collect$$$$0000000E
    __rt_lib_shutdown_fini
        0x00000204:    f3af8000    ....    NOP.W    
    $d
    .ARM.Collect$$$$00002712
    __lit__00000000
    .ARM.Collect$$$$0000000F
    .ARM.Collect$$$$00000011
    __rt_final_cpp
    __rt_final_exit
        0x00000208:    20000e88    ...     DCD    536874632
    $t
    .emb_text
    $v0
    HardFault_Handler
        0x0000020c:    2004        .       MOVS     r0,#4
        0x0000020e:    4671        qF      MOV      r1,lr
        0x00000210:    4208        .B      TST      r0,r1
        0x00000212:    d002        ..      BEQ      0x21a ; HardFault_Handler + 14
        0x00000214:    f3ef8009    ....    MRS      r0,PSP
        0x00000218:    e001        ..      B        0x21e ; HardFault_Handler + 18
        0x0000021a:    f3ef8008    ....    MRS      r0,MSP
        0x0000021e:    4671        qF      MOV      r1,lr
        0x00000220:    4a00        .J      LDR      r2,[pc,#0] ; [0x224] = 0x18a5
        0x00000222:    4710        .G      BX       r2
    $d
        0x00000224:    000018a5    ....    DCD    6309
    $t
    .text
    SystemCoreClockUpdate
        0x00000228:    b510        ..      PUSH     {r4,lr}
        0x0000022a:    f001fcb8    ....    BL       CLK_GetPLLClockFreq ; 0x1b9e
        0x0000022e:    4a29        )J      LDR      r2,[pc,#164] ; [0x2d4] = 0x20000000
        0x00000230:    f04f4380    O..C    MOV      r3,#0x40000000
        0x00000234:    6090        .`      STR      r0,[r2,#8]
        0x00000236:    f8d31210    ....    LDR      r1,[r3,#0x210]
        0x0000023a:    f0010107    ....    AND      r1,r1,#7
        0x0000023e:    2902        .)      CMP      r1,#2
        0x00000240:    d003        ..      BEQ      0x24a ; SystemCoreClockUpdate + 34
        0x00000242:    f102000c    ....    ADD      r0,r2,#0xc
        0x00000246:    f8500021    P.!.    LDR      r0,[r0,r1,LSL #2]
        0x0000024a:    f8d31220    .. .    LDR      r1,[r3,#0x220]
        0x0000024e:    f001010f    ....    AND      r1,r1,#0xf
        0x00000252:    1c49        I.      ADDS     r1,r1,#1
        0x00000254:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00000258:    491f        .I      LDR      r1,[pc,#124] ; [0x2d8] = 0x7a120
        0x0000025a:    6010        .`      STR      r0,[r2,#0]
        0x0000025c:    4408        .D      ADD      r0,r0,r1
        0x0000025e:    0049        I.      LSLS     r1,r1,#1
        0x00000260:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00000264:    6050        P`      STR      r0,[r2,#4]
        0x00000266:    bd10        ..      POP      {r4,pc}
    SystemInit
        0x00000268:    481c        .H      LDR      r0,[pc,#112] ; [0x2dc] = 0xe000ed88
        0x0000026a:    6801        .h      LDR      r1,[r0,#0]
        0x0000026c:    f4410170    A.p.    ORR      r1,r1,#0xf00000
        0x00000270:    6001        .`      STR      r1,[r0,#0]
        0x00000272:    481b        .H      LDR      r0,[pc,#108] ; [0x2e0] = 0x4000c000
        0x00000274:    6cc1        .l      LDR      r1,[r0,#0x4c]
        0x00000276:    f021010f    !...    BIC      r1,r1,#0xf
        0x0000027a:    f0410108    A...    ORR      r1,r1,#8
        0x0000027e:    64c1        .d      STR      r1,[r0,#0x4c]
        0x00000280:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00000284:    f8d01298    ....    LDR      r1,[r0,#0x298]
        0x00000288:    f4412180    A..!    ORR      r1,r1,#0x40000
        0x0000028c:    f8c01298    ....    STR      r1,[r0,#0x298]
        0x00000290:    f8d01208    ....    LDR      r1,[r0,#0x208]
        0x00000294:    f0410102    A...    ORR      r1,r1,#2
        0x00000298:    f8c01208    ....    STR      r1,[r0,#0x208]
        0x0000029c:    4911        .I      LDR      r1,[pc,#68] ; [0x2e4] = 0x40041000
        0x0000029e:    f8d12104    ...!    LDR      r2,[r1,#0x104]
        0x000002a2:    f00232f7    ...2    AND      r2,r2,#0xf7f7f7f7
        0x000002a6:    f8c12104    ...!    STR      r2,[r1,#0x104]
        0x000002aa:    f8d12108    ...!    LDR      r2,[r1,#0x108]
        0x000002ae:    f00232f7    ...2    AND      r2,r2,#0xf7f7f7f7
        0x000002b2:    f8c12108    ...!    STR      r2,[r1,#0x108]
        0x000002b6:    f8d01208    ....    LDR      r1,[r0,#0x208]
        0x000002ba:    f0210102    !...    BIC      r1,r1,#2
        0x000002be:    f8c01208    ....    STR      r1,[r0,#0x208]
        0x000002c2:    f04f2040    O.@     MOV      r0,#0x40004000
        0x000002c6:    f8d01140    ..@.    LDR      r1,[r0,#0x140]
        0x000002ca:    f02101f0    !...    BIC      r1,r1,#0xf0
        0x000002ce:    f8c01140    ..@.    STR      r1,[r0,#0x140]
        0x000002d2:    4770        pG      BX       lr
    $d
        0x000002d4:    20000000    ...     DCD    536870912
        0x000002d8:    0007a120     ...    DCD    500000
        0x000002dc:    e000ed88    ....    DCD    3758157192
        0x000002e0:    4000c000    ...@    DCD    1073790976
        0x000002e4:    40041000    ...@    DCD    1074008064
    $t
    .text
    $v0
    Reset_Handler
        0x000002e8:    4814        .H      LDR      r0,[pc,#80] ; [0x33c] = 0x40000100
        0x000002ea:    f04f0159    O.Y.    MOV      r1,#0x59
        0x000002ee:    6001        .`      STR      r1,[r0,#0]
        0x000002f0:    f04f0116    O...    MOV      r1,#0x16
        0x000002f4:    6001        .`      STR      r1,[r0,#0]
        0x000002f6:    f04f0188    O...    MOV      r1,#0x88
        0x000002fa:    6001        .`      STR      r1,[r0,#0]
        0x000002fc:    4810        .H      LDR      r0,[pc,#64] ; [0x340] = 0x40000200
        0x000002fe:    6841        Ah      LDR      r1,[r0,#4]
        0x00000300:    f4414180    A..A    ORR      r1,r1,#0x4000
        0x00000304:    6041        A`      STR      r1,[r0,#4]
        0x00000306:    480f        .H      LDR      r0,[pc,#60] ; [0x344] = 0x40007000
        0x00000308:    6841        Ah      LDR      r1,[r0,#4]
        0x0000030a:    f0410102    A...    ORR      r1,r1,#2
        0x0000030e:    6041        A`      STR      r1,[r0,#4]
        0x00000310:    6841        Ah      LDR      r1,[r0,#4]
        0x00000312:    f0410104    A...    ORR      r1,r1,#4
        0x00000316:    6041        A`      STR      r1,[r0,#4]
        0x00000318:    480b        .H      LDR      r0,[pc,#44] ; [0x348] = 0x269
        0x0000031a:    4780        .G      BLX      r0
        0x0000031c:    4807        .H      LDR      r0,[pc,#28] ; [0x33c] = 0x40000100
        0x0000031e:    f04f0100    O...    MOV      r1,#0
        0x00000322:    6001        .`      STR      r1,[r0,#0]
        0x00000324:    4809        .H      LDR      r0,[pc,#36] ; [0x34c] = 0x1f5
        0x00000326:    4700        .G      BX       r0
    NMI_Handler
        0x00000328:    e7fe        ..      B        NMI_Handler ; 0x328
        0x0000032a:    e7fe        ..      B        0x32a ; NMI_Handler + 2
    MemManage_Handler
        0x0000032c:    e7fe        ..      B        MemManage_Handler ; 0x32c
    BusFault_Handler
        0x0000032e:    e7fe        ..      B        BusFault_Handler ; 0x32e
    UsageFault_Handler
        0x00000330:    e7fe        ..      B        UsageFault_Handler ; 0x330
    SVC_Handler
        0x00000332:    e7fe        ..      B        SVC_Handler ; 0x332
    DebugMon_Handler
        0x00000334:    e7fe        ..      B        DebugMon_Handler ; 0x334
    PendSV_Handler
        0x00000336:    e7fe        ..      B        PendSV_Handler ; 0x336
    SysTick_Handler
        0x00000338:    e7fe        ..      B        SysTick_Handler ; 0x338
    Default_Handler
    ACMP01_IRQHandler
    BOD_IRQHandler
    BPWM0_IRQHandler
    BPWM1_IRQHandler
    BRAKE0_IRQHandler
    BRAKE1_IRQHandler
    CAN0_IRQHandler
    CAN1_IRQHandler
    CAN2_IRQHandler
    CCAP_IRQHandler
    CKFAIL_IRQHandler
    CRYPTO_IRQHandler
    DAC_IRQHandler
    EADC00_IRQHandler
    EADC01_IRQHandler
    EADC02_IRQHandler
    EADC03_IRQHandler
    EADC10_IRQHandler
    EADC11_IRQHandler
    EADC12_IRQHandler
    EADC13_IRQHandler
    ECAP0_IRQHandler
    ECAP1_IRQHandler
    EHCI_IRQHandler
    EINT0_IRQHandler
    EINT1_IRQHandler
    EINT2_IRQHandler
    EINT3_IRQHandler
    EINT4_IRQHandler
    EINT5_IRQHandler
    EINT6_IRQHandler
    EINT7_IRQHandler
    EMAC_RX_IRQHandler
    EMAC_TX_IRQHandler
    EPWM0P0_IRQHandler
    EPWM0P1_IRQHandler
    EPWM0P2_IRQHandler
    EPWM1P0_IRQHandler
    EPWM1P1_IRQHandler
    EPWM1P2_IRQHandler
    GPA_IRQHandler
    GPB_IRQHandler
    GPC_IRQHandler
    GPD_IRQHandler
    GPE_IRQHandler
    GPF_IRQHandler
    GPG_IRQHandler
    GPH_IRQHandler
    I2C0_IRQHandler
    I2C1_IRQHandler
    I2C2_IRQHandler
    I2S0_IRQHandler
    IRC_IRQHandler
    OHCI_IRQHandler
    OPA0_IRQHandler
    PDMA_IRQHandler
    PWRWU_IRQHandler
    QEI0_IRQHandler
    QEI1_IRQHandler
    QSPI0_IRQHandler
    QSPI1_IRQHandler
    RAMPE_IRQHandler
    RTC_IRQHandler
    SC0_IRQHandler
    SC1_IRQHandler
    SC2_IRQHandler
    SDH0_IRQHandler
    SDH1_IRQHandler
    SPI0_IRQHandler
    SPI1_IRQHandler
    SPI2_IRQHandler
    SPI3_IRQHandler
    SPIM_IRQHandler
    TAMPER_IRQHandler
    TMR1_IRQHandler
    TMR2_IRQHandler
    TMR3_IRQHandler
    TRNG_IRQHandler
    UART2_IRQHandler
    UART3_IRQHandler
    UART4_IRQHandler
    UART5_IRQHandler
    UART6_IRQHandler
    UART7_IRQHandler
    USBD20_IRQHandler
    USBD_IRQHandler
    USBOTG20_IRQHandler
    USBOTG_IRQHandler
    USCI0_IRQHandler
    USCI1_IRQHandler
    WDT_IRQHandler
    WWDT_IRQHandler
        0x0000033a:    e7fe        ..      B        Default_Handler ; 0x33a
    $d
        0x0000033c:    40000100    ...@    DCD    1073742080
        0x00000340:    40000200    ...@    DCD    1073742336
        0x00000344:    40007000    .p.@    DCD    1073770496
        0x00000348:    00000269    i...    DCD    617
        0x0000034c:    000001f5    ....    DCD    501
    $t
    .text
    TMR0_IRQHandler
        0x00000350:    4831        1H      LDR      r0,[pc,#196] ; [0x418] = 0x20000031
        0x00000352:    b510        ..      PUSH     {r4,lr}
        0x00000354:    7800        .x      LDRB     r0,[r0,#0]
        0x00000356:    2802        .(      CMP      r0,#2
        0x00000358:    d015        ..      BEQ      0x386 ; TMR0_IRQHandler + 54
        0x0000035a:    2803        .(      CMP      r0,#3
        0x0000035c:    d01d        ..      BEQ      0x39a ; TMR0_IRQHandler + 74
        0x0000035e:    2804        .(      CMP      r0,#4
        0x00000360:    d01e        ..      BEQ      0x3a0 ; TMR0_IRQHandler + 80
        0x00000362:    2805        .(      CMP      r0,#5
        0x00000364:    d01f        ..      BEQ      0x3a6 ; TMR0_IRQHandler + 86
        0x00000366:    2806        .(      CMP      r0,#6
        0x00000368:    d01d        ..      BEQ      0x3a6 ; TMR0_IRQHandler + 86
        0x0000036a:    2808        .(      CMP      r0,#8
        0x0000036c:    d01e        ..      BEQ      0x3ac ; TMR0_IRQHandler + 92
        0x0000036e:    2809        .(      CMP      r0,#9
        0x00000370:    d01f        ..      BEQ      0x3b2 ; TMR0_IRQHandler + 98
        0x00000372:    280a        .(      CMP      r0,#0xa
        0x00000374:    d020         .      BEQ      0x3b8 ; TMR0_IRQHandler + 104
        0x00000376:    2105        .!      MOVS     r1,#5
        0x00000378:    4828        (H      LDR      r0,[pc,#160] ; [0x41c] = 0x40050100
        0x0000037a:    f001fe4f    ..O.    BL       TIMER_Delay ; 0x201c
        0x0000037e:    4928        (I      LDR      r1,[pc,#160] ; [0x420] = 0x40050000
        0x00000380:    2001        .       MOVS     r0,#1
        0x00000382:    6088        .`      STR      r0,[r1,#8]
        0x00000384:    bd10        ..      POP      {r4,pc}
        0x00000386:    4827        'H      LDR      r0,[pc,#156] ; [0x424] = 0x20000032
        0x00000388:    7800        .x      LDRB     r0,[r0,#0]
        0x0000038a:    2801        .(      CMP      r0,#1
        0x0000038c:    d002        ..      BEQ      0x394 ; TMR0_IRQHandler + 68
        0x0000038e:    f000fccc    ....    BL       print_page_lock_freq ; 0xd2a
        0x00000392:    e7f4        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x00000394:    f000fcce    ....    BL       print_page_setting_1 ; 0xd34
        0x00000398:    e7f1        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x0000039a:    f000fd9e    ....    BL       print_page_setting_2 ; 0xeda
        0x0000039e:    e7ee        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x000003a0:    f000fdb3    ....    BL       print_page_SectionVib ; 0xf0a
        0x000003a4:    e7eb        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x000003a6:    f001f8f5    ....    BL       print_page_early_after_trigger ; 0x1594
        0x000003aa:    e7e8        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x000003ac:    f000fe7a    ..z.    BL       print_page_weld_record ; 0x10a4
        0x000003b0:    e7e5        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x000003b2:    f000fe18    ....    BL       print_page_head_down ; 0xfe6
        0x000003b6:    e7e2        ..      B        0x37e ; TMR0_IRQHandler + 46
        0x000003b8:    f001f8ad    ....    BL       print_page_head_test ; 0x1516
        0x000003bc:    e7df        ..      B        0x37e ; TMR0_IRQHandler + 46
    main
        0x000003be:    f000fbef    ....    BL       SYS_Init ; 0xba0
        0x000003c2:    f000fc66    ..f.    BL       UART0_Init ; 0xc92
        0x000003c6:    f000fc69    ..i.    BL       UART1_Init ; 0xc9c
        0x000003ca:    f04f4080    O..@    MOV      r0,#0x40000000
        0x000003ce:    6c01        .l      LDR      r1,[r0,#0x40]
        0x000003d0:    f0216170    !.pa    BIC      r1,r1,#0xf000000
        0x000003d4:    6401        .d      STR      r1,[r0,#0x40]
        0x000003d6:    2201        ."      MOVS     r2,#1
        0x000003d8:    2140        @!      MOVS     r1,#0x40
        0x000003da:    4813        .H      LDR      r0,[pc,#76] ; [0x428] = 0x40004080
        0x000003dc:    f001fe82    ....    BL       GPIO_SetMode ; 0x20e4
        0x000003e0:    4912        .I      LDR      r1,[pc,#72] ; [0x42c] = 0x40004898
        0x000003e2:    2000        .       MOVS     r0,#0
        0x000003e4:    6008        .`      STR      r0,[r1,#0]
        0x000003e6:    4c0e        .L      LDR      r4,[pc,#56] ; [0x420] = 0x40050000
        0x000003e8:    220a        ."      MOVS     r2,#0xa
        0x000003ea:    f04f6100    O..a    MOV      r1,#0x8000000
        0x000003ee:    4620         F      MOV      r0,r4
        0x000003f0:    f001fdf9    ....    BL       TIMER_Open ; 0x1fe6
        0x000003f4:    6820         h      LDR      r0,[r4,#0]
        0x000003f6:    f0405000    @..P    ORR      r0,r0,#0x20000000
        0x000003fa:    6020         `      STR      r0,[r4,#0]
        0x000003fc:    490c        .I      LDR      r1,[pc,#48] ; [0x430] = 0xe000e004
        0x000003fe:    2001        .       MOVS     r0,#1
        0x00000400:    f8c10100    ....    STR      r0,[r1,#0x100]
        0x00000404:    6820         h      LDR      r0,[r4,#0]
        0x00000406:    f0404080    @..@    ORR      r0,r0,#0x40000000
        0x0000040a:    6020         `      STR      r0,[r4,#0]
        0x0000040c:    f000fb90    ....    BL       UART1_interrrupt ; 0xb30
        0x00000410:    f000fbaa    ....    BL       UART0_interrrupt ; 0xb68
        0x00000414:    e7fe        ..      B        0x414 ; main + 86
    $d
        0x00000416:    0000        ..      DCW    0
        0x00000418:    20000031    1..     DCD    536870961
        0x0000041c:    40050100    ...@    DCD    1074069760
        0x00000420:    40050000    ...@    DCD    1074069504
        0x00000424:    20000032    2..     DCD    536870962
        0x00000428:    40004080    .@.@    DCD    1073758336
        0x0000042c:    40004898    .H.@    DCD    1073760408
        0x00000430:    e000e004    ....    DCD    3758153732
    $t
    .text
    write_amplitude_set
        0x00000434:    49fe        .I      LDR      r1,[pc,#1016] ; [0x830] = 0x20000030
        0x00000436:    6148        Ha      STR      r0,[r1,#0x14]
        0x00000438:    4770        pG      BX       lr
    write_timeout_set
        0x0000043a:    49fd        .I      LDR      r1,[pc,#1012] ; [0x830] = 0x20000030
        0x0000043c:    61c8        .a      STR      r0,[r1,#0x1c]
        0x0000043e:    4770        pG      BX       lr
    write_force_set
        0x00000440:    49fb        .I      LDR      r1,[pc,#1004] ; [0x830] = 0x20000030
        0x00000442:    6188        .a      STR      r0,[r1,#0x18]
        0x00000444:    4770        pG      BX       lr
    write_hold_time_set
        0x00000446:    49fa        .I      LDR      r1,[pc,#1000] ; [0x830] = 0x20000030
        0x00000448:    6548        He      STR      r0,[r1,#0x54]
        0x0000044a:    4770        pG      BX       lr
    read_amplitude_set_display
        0x0000044c:    48f8        .H      LDR      r0,[pc,#992] ; [0x830] = 0x20000030
        0x0000044e:    6bc0        .k      LDR      r0,[r0,#0x3c]
        0x00000450:    4770        pG      BX       lr
    read_timeout_set_display
        0x00000452:    48f7        .H      LDR      r0,[pc,#988] ; [0x830] = 0x20000030
        0x00000454:    6c40        @l      LDR      r0,[r0,#0x44]
        0x00000456:    4770        pG      BX       lr
    read_force_set_display
        0x00000458:    48f5        .H      LDR      r0,[pc,#980] ; [0x830] = 0x20000030
        0x0000045a:    6c80        .l      LDR      r0,[r0,#0x48]
        0x0000045c:    4770        pG      BX       lr
    read_hold_time_display
        0x0000045e:    48f4        .H      LDR      r0,[pc,#976] ; [0x830] = 0x20000030
        0x00000460:    6d00        .m      LDR      r0,[r0,#0x50]
        0x00000462:    4770        pG      BX       lr
    write_mode_set
        0x00000464:    49f2        .I      LDR      r1,[pc,#968] ; [0x830] = 0x20000030
        0x00000466:    62c8        .b      STR      r0,[r1,#0x2c]
        0x00000468:    4770        pG      BX       lr
    write_distance_absolute_set
        0x0000046a:    49f1        .I      LDR      r1,[pc,#964] ; [0x830] = 0x20000030
        0x0000046c:    66c8        .f      STR      r0,[r1,#0x6c]
        0x0000046e:    4770        pG      BX       lr
    write_distance_relative_set
        0x00000470:    49ef        .I      LDR      r1,[pc,#956] ; [0x830] = 0x20000030
        0x00000472:    6208        .b      STR      r0,[r1,#0x20]
        0x00000474:    4770        pG      BX       lr
    write_energy_set
        0x00000476:    49ee        .I      LDR      r1,[pc,#952] ; [0x830] = 0x20000030
        0x00000478:    6288        .b      STR      r0,[r1,#0x28]
        0x0000047a:    4770        pG      BX       lr
    write_time_set_stage_one_set
        0x0000047c:    49ec        .I      LDR      r1,[pc,#944] ; [0x830] = 0x20000030
        0x0000047e:    6248        Hb      STR      r0,[r1,#0x24]
        0x00000480:    4770        pG      BX       lr
    write_power_stage_one_set
        0x00000482:    49eb        .I      LDR      r1,[pc,#940] ; [0x830] = 0x20000030
        0x00000484:    6308        .c      STR      r0,[r1,#0x30]
        0x00000486:    4770        pG      BX       lr
    read_mode_set
        0x00000488:    48e9        .H      LDR      r0,[pc,#932] ; [0x830] = 0x20000030
        0x0000048a:    6ac0        .j      LDR      r0,[r0,#0x2c]
        0x0000048c:    4770        pG      BX       lr
    read_distance_absolute_set_display
        0x0000048e:    48e8        .H      LDR      r0,[pc,#928] ; [0x830] = 0x20000030
        0x00000490:    6d80        .m      LDR      r0,[r0,#0x58]
        0x00000492:    4770        pG      BX       lr
    read_distance_relative_set_display
        0x00000494:    48e6        .H      LDR      r0,[pc,#920] ; [0x830] = 0x20000030
        0x00000496:    6dc0        .m      LDR      r0,[r0,#0x5c]
        0x00000498:    4770        pG      BX       lr
    read_energy_set_display
        0x0000049a:    48e5        .H      LDR      r0,[pc,#916] ; [0x830] = 0x20000030
        0x0000049c:    6e00        .n      LDR      r0,[r0,#0x60]
        0x0000049e:    4770        pG      BX       lr
    read_time_set_stage_one_display
        0x000004a0:    48e3        .H      LDR      r0,[pc,#908] ; [0x830] = 0x20000030
        0x000004a2:    6e40        @n      LDR      r0,[r0,#0x64]
        0x000004a4:    4770        pG      BX       lr
    read_power_stage_one_display
        0x000004a6:    48e2        .H      LDR      r0,[pc,#904] ; [0x830] = 0x20000030
        0x000004a8:    6e80        .n      LDR      r0,[r0,#0x68]
        0x000004aa:    4770        pG      BX       lr
    write_amplitudeA_set_stage2
        0x000004ac:    49e0        .I      LDR      r1,[pc,#896] ; [0x830] = 0x20000030
        0x000004ae:    6148        Ha      STR      r0,[r1,#0x14]
        0x000004b0:    4770        pG      BX       lr
    write_amplitudeB_set_stage2
        0x000004b2:    49df        .I      LDR      r1,[pc,#892] ; [0x830] = 0x20000030
        0x000004b4:    6348        Hc      STR      r0,[r1,#0x34]
        0x000004b6:    4770        pG      BX       lr
    write_distance_set_stage2
        0x000004b8:    49dd        .I      LDR      r1,[pc,#884] ; [0x830] = 0x20000030
        0x000004ba:    6748        Hg      STR      r0,[r1,#0x74]
        0x000004bc:    4770        pG      BX       lr
    write_power_set_stage2
        0x000004be:    49dc        .I      LDR      r1,[pc,#880] ; [0x830] = 0x20000030
        0x000004c0:    67c8        .g      STR      r0,[r1,#0x7c]
        0x000004c2:    4770        pG      BX       lr
    write_energy_set_stage2
        0x000004c4:    49da        .I      LDR      r1,[pc,#872] ; [0x830] = 0x20000030
        0x000004c6:    6788        .g      STR      r0,[r1,#0x78]
        0x000004c8:    4770        pG      BX       lr
    write_time_set_stage2
        0x000004ca:    49d9        .I      LDR      r1,[pc,#868] ; [0x830] = 0x20000030
        0x000004cc:    6708        .g      STR      r0,[r1,#0x70]
        0x000004ce:    4770        pG      BX       lr
    write_stage2_mode_address_set
        0x000004d0:    49d7        .I      LDR      r1,[pc,#860] ; [0x830] = 0x20000030
        0x000004d2:    3180        .1      ADDS     r1,r1,#0x80
        0x000004d4:    6048        H`      STR      r0,[r1,#4]
        0x000004d6:    4770        pG      BX       lr
    read_stage2_mode_address_display
        0x000004d8:    48d5        .H      LDR      r0,[pc,#852] ; [0x830] = 0x20000030
        0x000004da:    3080        .0      ADDS     r0,r0,#0x80
        0x000004dc:    68c0        .h      LDR      r0,[r0,#0xc]
        0x000004de:    4770        pG      BX       lr
    read_amplitudeA_set_stage2_display
        0x000004e0:    48d3        .H      LDR      r0,[pc,#844] ; [0x830] = 0x20000030
        0x000004e2:    6bc0        .k      LDR      r0,[r0,#0x3c]
        0x000004e4:    4770        pG      BX       lr
    read_amplitudeB_set_stage2_display
        0x000004e6:    48d2        .H      LDR      r0,[pc,#840] ; [0x830] = 0x20000030
        0x000004e8:    3080        .0      ADDS     r0,r0,#0x80
        0x000004ea:    6800        .h      LDR      r0,[r0,#0]
        0x000004ec:    4770        pG      BX       lr
    read_time_set_stage2_display
        0x000004ee:    48d0        .H      LDR      r0,[pc,#832] ; [0x830] = 0x20000030
        0x000004f0:    3080        .0      ADDS     r0,r0,#0x80
        0x000004f2:    68c1        .h      LDR      r1,[r0,#0xc]
        0x000004f4:    2903        .)      CMP      r1,#3
        0x000004f6:    d001        ..      BEQ      0x4fc ; read_time_set_stage2_display + 14
        0x000004f8:    2000        .       MOVS     r0,#0
        0x000004fa:    4770        pG      BX       lr
        0x000004fc:    6880        .h      LDR      r0,[r0,#8]
        0x000004fe:    4770        pG      BX       lr
    read_distance_set_stage2_display
        0x00000500:    48cb        .H      LDR      r0,[pc,#812] ; [0x830] = 0x20000030
        0x00000502:    3080        .0      ADDS     r0,r0,#0x80
        0x00000504:    68c1        .h      LDR      r1,[r0,#0xc]
        0x00000506:    2904        .)      CMP      r1,#4
        0x00000508:    d001        ..      BEQ      0x50e ; read_distance_set_stage2_display + 14
        0x0000050a:    2000        .       MOVS     r0,#0
        0x0000050c:    4770        pG      BX       lr
        0x0000050e:    6880        .h      LDR      r0,[r0,#8]
        0x00000510:    4770        pG      BX       lr
    read_power_set_stage2_display
        0x00000512:    48c7        .H      LDR      r0,[pc,#796] ; [0x830] = 0x20000030
        0x00000514:    3080        .0      ADDS     r0,r0,#0x80
        0x00000516:    68c1        .h      LDR      r1,[r0,#0xc]
        0x00000518:    2905        .)      CMP      r1,#5
        0x0000051a:    d001        ..      BEQ      0x520 ; read_power_set_stage2_display + 14
        0x0000051c:    2000        .       MOVS     r0,#0
        0x0000051e:    4770        pG      BX       lr
        0x00000520:    6880        .h      LDR      r0,[r0,#8]
        0x00000522:    4770        pG      BX       lr
    read_energy_set_stage2_display
        0x00000524:    48c2        .H      LDR      r0,[pc,#776] ; [0x830] = 0x20000030
        0x00000526:    3080        .0      ADDS     r0,r0,#0x80
        0x00000528:    68c1        .h      LDR      r1,[r0,#0xc]
        0x0000052a:    2906        .)      CMP      r1,#6
        0x0000052c:    d001        ..      BEQ      0x532 ; read_energy_set_stage2_display + 14
        0x0000052e:    2000        .       MOVS     r0,#0
        0x00000530:    4770        pG      BX       lr
        0x00000532:    6880        .h      LDR      r0,[r0,#8]
        0x00000534:    4770        pG      BX       lr
    read_stage2_mode_address_set
        0x00000536:    48be        .H      LDR      r0,[pc,#760] ; [0x830] = 0x20000030
        0x00000538:    3080        .0      ADDS     r0,r0,#0x80
        0x0000053a:    6840        @h      LDR      r0,[r0,#4]
        0x0000053c:    4770        pG      BX       lr
    write_power_early_stage_set
        0x0000053e:    49bc        .I      LDR      r1,[pc,#752] ; [0x830] = 0x20000030
        0x00000540:    3180        .1      ADDS     r1,r1,#0x80
        0x00000542:    61c8        .a      STR      r0,[r1,#0x1c]
        0x00000544:    4770        pG      BX       lr
    write_mode_early_stage_set
        0x00000546:    49ba        .I      LDR      r1,[pc,#744] ; [0x830] = 0x20000030
        0x00000548:    3180        .1      ADDS     r1,r1,#0x80
        0x0000054a:    6208        .b      STR      r0,[r1,#0x20]
        0x0000054c:    4770        pG      BX       lr
    write_time_early_trigger_set
        0x0000054e:    49b8        .I      LDR      r1,[pc,#736] ; [0x830] = 0x20000030
        0x00000550:    3180        .1      ADDS     r1,r1,#0x80
        0x00000552:    6248        Hb      STR      r0,[r1,#0x24]
        0x00000554:    4770        pG      BX       lr
    write_distance_early_trigger_set
        0x00000556:    49b6        .I      LDR      r1,[pc,#728] ; [0x830] = 0x20000030
        0x00000558:    3180        .1      ADDS     r1,r1,#0x80
        0x0000055a:    6288        .b      STR      r0,[r1,#0x28]
        0x0000055c:    4770        pG      BX       lr
    read_power_early_stage_display
        0x0000055e:    48b4        .H      LDR      r0,[pc,#720] ; [0x830] = 0x20000030
        0x00000560:    3080        .0      ADDS     r0,r0,#0x80
        0x00000562:    6900        .i      LDR      r0,[r0,#0x10]
        0x00000564:    4770        pG      BX       lr
    read_mode_early_stage_display
        0x00000566:    48b2        .H      LDR      r0,[pc,#712] ; [0x830] = 0x20000030
        0x00000568:    3080        .0      ADDS     r0,r0,#0x80
        0x0000056a:    6940        @i      LDR      r0,[r0,#0x14]
        0x0000056c:    4770        pG      BX       lr
    read_time_early_trigger_display
        0x0000056e:    48b0        .H      LDR      r0,[pc,#704] ; [0x830] = 0x20000030
        0x00000570:    3080        .0      ADDS     r0,r0,#0x80
        0x00000572:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000574:    2901        .)      CMP      r1,#1
        0x00000576:    d001        ..      BEQ      0x57c ; read_time_early_trigger_display + 14
        0x00000578:    2000        .       MOVS     r0,#0
        0x0000057a:    4770        pG      BX       lr
        0x0000057c:    6980        .i      LDR      r0,[r0,#0x18]
        0x0000057e:    4770        pG      BX       lr
    read_distance_early_trigger_display
        0x00000580:    48ab        .H      LDR      r0,[pc,#684] ; [0x830] = 0x20000030
        0x00000582:    3080        .0      ADDS     r0,r0,#0x80
        0x00000584:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000586:    2902        .)      CMP      r1,#2
        0x00000588:    d001        ..      BEQ      0x58e ; read_distance_early_trigger_display + 14
        0x0000058a:    2000        .       MOVS     r0,#0
        0x0000058c:    4770        pG      BX       lr
        0x0000058e:    6980        .i      LDR      r0,[r0,#0x18]
        0x00000590:    4770        pG      BX       lr
    write_power_after_stage_set
        0x00000592:    49a7        .I      LDR      r1,[pc,#668] ; [0x830] = 0x20000030
        0x00000594:    3180        .1      ADDS     r1,r1,#0x80
        0x00000596:    63c8        .c      STR      r0,[r1,#0x3c]
        0x00000598:    4770        pG      BX       lr
    write_mode_after_stage_set
        0x0000059a:    49a5        .I      LDR      r1,[pc,#660] ; [0x830] = 0x20000030
        0x0000059c:    3180        .1      ADDS     r1,r1,#0x80
        0x0000059e:    6408        .d      STR      r0,[r1,#0x40]
        0x000005a0:    4770        pG      BX       lr
    write_time_after_trigger_set
        0x000005a2:    49a3        .I      LDR      r1,[pc,#652] ; [0x830] = 0x20000030
        0x000005a4:    3180        .1      ADDS     r1,r1,#0x80
        0x000005a6:    6448        Hd      STR      r0,[r1,#0x44]
        0x000005a8:    4770        pG      BX       lr
    write_distance_after_trigger_set
        0x000005aa:    49a1        .I      LDR      r1,[pc,#644] ; [0x830] = 0x20000030
        0x000005ac:    3180        .1      ADDS     r1,r1,#0x80
        0x000005ae:    6488        .d      STR      r0,[r1,#0x48]
        0x000005b0:    4770        pG      BX       lr
    write_time_on_after_stage_set
        0x000005b2:    499f        .I      LDR      r1,[pc,#636] ; [0x830] = 0x20000030
        0x000005b4:    3180        .1      ADDS     r1,r1,#0x80
        0x000005b6:    64c8        .d      STR      r0,[r1,#0x4c]
        0x000005b8:    4770        pG      BX       lr
    read_power_after_stage_display
        0x000005ba:    489d        .H      LDR      r0,[pc,#628] ; [0x830] = 0x20000030
        0x000005bc:    3080        .0      ADDS     r0,r0,#0x80
        0x000005be:    6ac0        .j      LDR      r0,[r0,#0x2c]
        0x000005c0:    4770        pG      BX       lr
    read_mode_after_stage_display
        0x000005c2:    489b        .H      LDR      r0,[pc,#620] ; [0x830] = 0x20000030
        0x000005c4:    3080        .0      ADDS     r0,r0,#0x80
        0x000005c6:    6b00        .k      LDR      r0,[r0,#0x30]
        0x000005c8:    4770        pG      BX       lr
    read_time_after_trigger_display
        0x000005ca:    4899        .H      LDR      r0,[pc,#612] ; [0x830] = 0x20000030
        0x000005cc:    3080        .0      ADDS     r0,r0,#0x80
        0x000005ce:    6b01        .k      LDR      r1,[r0,#0x30]
        0x000005d0:    2904        .)      CMP      r1,#4
        0x000005d2:    d001        ..      BEQ      0x5d8 ; read_time_after_trigger_display + 14
        0x000005d4:    2000        .       MOVS     r0,#0
        0x000005d6:    4770        pG      BX       lr
        0x000005d8:    6b40        @k      LDR      r0,[r0,#0x34]
        0x000005da:    4770        pG      BX       lr
    read_distance_after_trigger_display
        0x000005dc:    4894        .H      LDR      r0,[pc,#592] ; [0x830] = 0x20000030
        0x000005de:    3080        .0      ADDS     r0,r0,#0x80
        0x000005e0:    6b01        .k      LDR      r1,[r0,#0x30]
        0x000005e2:    2905        .)      CMP      r1,#5
        0x000005e4:    d001        ..      BEQ      0x5ea ; read_distance_after_trigger_display + 14
        0x000005e6:    2000        .       MOVS     r0,#0
        0x000005e8:    4770        pG      BX       lr
        0x000005ea:    6b40        @k      LDR      r0,[r0,#0x34]
        0x000005ec:    4770        pG      BX       lr
    read_time_on_after_stage_display
        0x000005ee:    4890        .H      LDR      r0,[pc,#576] ; [0x830] = 0x20000030
        0x000005f0:    3080        .0      ADDS     r0,r0,#0x80
        0x000005f2:    6b80        .k      LDR      r0,[r0,#0x38]
        0x000005f4:    4770        pG      BX       lr
    read_power_read_display
        0x000005f6:    488e        .H      LDR      r0,[pc,#568] ; [0x830] = 0x20000030
        0x000005f8:    3080        .0      ADDS     r0,r0,#0x80
        0x000005fa:    6d40        @m      LDR      r0,[r0,#0x54]
        0x000005fc:    4770        pG      BX       lr
    read_freq_min
        0x000005fe:    488c        .H      LDR      r0,[pc,#560] ; [0x830] = 0x20000030
        0x00000600:    3080        .0      ADDS     r0,r0,#0x80
        0x00000602:    6ec0        .n      LDR      r0,[r0,#0x6c]
        0x00000604:    4770        pG      BX       lr
    read_freq_max
        0x00000606:    488a        .H      LDR      r0,[pc,#552] ; [0x830] = 0x20000030
        0x00000608:    3080        .0      ADDS     r0,r0,#0x80
        0x0000060a:    6f00        .o      LDR      r0,[r0,#0x70]
        0x0000060c:    4770        pG      BX       lr
    read_freq_start
        0x0000060e:    4888        .H      LDR      r0,[pc,#544] ; [0x830] = 0x20000030
        0x00000610:    3080        .0      ADDS     r0,r0,#0x80
        0x00000612:    6f40        @o      LDR      r0,[r0,#0x74]
        0x00000614:    4770        pG      BX       lr
    read_freq_end
        0x00000616:    4886        .H      LDR      r0,[pc,#536] ; [0x830] = 0x20000030
        0x00000618:    3080        .0      ADDS     r0,r0,#0x80
        0x0000061a:    6f80        .o      LDR      r0,[r0,#0x78]
        0x0000061c:    4770        pG      BX       lr
    read_F_start
        0x0000061e:    4884        .H      LDR      r0,[pc,#528] ; [0x830] = 0x20000030
        0x00000620:    3080        .0      ADDS     r0,r0,#0x80
        0x00000622:    6fc0        .o      LDR      r0,[r0,#0x7c]
        0x00000624:    4770        pG      BX       lr
    read_F_max
        0x00000626:    4883        .H      LDR      r0,[pc,#524] ; [0x834] = 0x20000130
        0x00000628:    6800        .h      LDR      r0,[r0,#0]
        0x0000062a:    4770        pG      BX       lr
    read_P_max
        0x0000062c:    4881        .H      LDR      r0,[pc,#516] ; [0x834] = 0x20000130
        0x0000062e:    6840        @h      LDR      r0,[r0,#4]
        0x00000630:    4770        pG      BX       lr
    read_distance_travelled
        0x00000632:    4880        .H      LDR      r0,[pc,#512] ; [0x834] = 0x20000130
        0x00000634:    6880        .h      LDR      r0,[r0,#8]
        0x00000636:    4770        pG      BX       lr
    read_distance_reached
        0x00000638:    487e        ~H      LDR      r0,[pc,#504] ; [0x834] = 0x20000130
        0x0000063a:    6900        .i      LDR      r0,[r0,#0x10]
        0x0000063c:    4770        pG      BX       lr
    read_time_on
        0x0000063e:    487d        }H      LDR      r0,[pc,#500] ; [0x834] = 0x20000130
        0x00000640:    68c0        .h      LDR      r0,[r0,#0xc]
        0x00000642:    4770        pG      BX       lr
    read_timeout_occured
        0x00000644:    487b        {H      LDR      r0,[pc,#492] ; [0x834] = 0x20000130
        0x00000646:    6980        .i      LDR      r0,[r0,#0x18]
        0x00000648:    4770        pG      BX       lr
    read_collapse_hold
        0x0000064a:    487a        zH      LDR      r0,[pc,#488] ; [0x834] = 0x20000130
        0x0000064c:    6881        .h      LDR      r1,[r0,#8]
        0x0000064e:    6940        @i      LDR      r0,[r0,#0x14]
        0x00000650:    4408        .D      ADD      r0,r0,r1
        0x00000652:    4770        pG      BX       lr
    read_absolute_hold
        0x00000654:    4877        wH      LDR      r0,[pc,#476] ; [0x834] = 0x20000130
        0x00000656:    e9d01004    ....    LDRD     r1,r0,[r0,#0x10]
        0x0000065a:    4408        .D      ADD      r0,r0,r1
        0x0000065c:    4770        pG      BX       lr
    read_freq_display
        0x0000065e:    4874        tH      LDR      r0,[pc,#464] ; [0x830] = 0x20000030
        0x00000660:    6c00        .l      LDR      r0,[r0,#0x40]
        0x00000662:    4770        pG      BX       lr
    read_force_display
        0x00000664:    4872        rH      LDR      r0,[pc,#456] ; [0x830] = 0x20000030
        0x00000666:    3080        .0      ADDS     r0,r0,#0x80
        0x00000668:    6d80        .m      LDR      r0,[r0,#0x58]
        0x0000066a:    4770        pG      BX       lr
    read_distance_display
        0x0000066c:    4870        pH      LDR      r0,[pc,#448] ; [0x830] = 0x20000030
        0x0000066e:    3080        .0      ADDS     r0,r0,#0x80
        0x00000670:    6dc0        .m      LDR      r0,[r0,#0x5c]
        0x00000672:    4770        pG      BX       lr
    read_energy_display
        0x00000674:    486e        nH      LDR      r0,[pc,#440] ; [0x830] = 0x20000030
        0x00000676:    3080        .0      ADDS     r0,r0,#0x80
        0x00000678:    6e00        .n      LDR      r0,[r0,#0x60]
        0x0000067a:    4770        pG      BX       lr
    read_pressure_display
        0x0000067c:    486c        lH      LDR      r0,[pc,#432] ; [0x830] = 0x20000030
        0x0000067e:    3080        .0      ADDS     r0,r0,#0x80
        0x00000680:    6e40        @n      LDR      r0,[r0,#0x64]
        0x00000682:    4770        pG      BX       lr
    fpga_to_mcu
        0x00000684:    b530        0.      PUSH     {r4,r5,lr}
        0x00000686:    486c        lH      LDR      r0,[pc,#432] ; [0x838] = 0x20000640
        0x00000688:    7801        .x      LDRB     r1,[r0,#0]
        0x0000068a:    29ff        .)      CMP      r1,#0xff
        0x0000068c:    d17e        ~.      BNE      0x78c ; fpga_to_mcu + 264
        0x0000068e:    7841        Ax      LDRB     r1,[r0,#1]
        0x00000690:    29ff        .)      CMP      r1,#0xff
        0x00000692:    d17b        {.      BNE      0x78c ; fpga_to_mcu + 264
        0x00000694:    7881        .x      LDRB     r1,[r0,#2]
        0x00000696:    29ff        .)      CMP      r1,#0xff
        0x00000698:    d178        x.      BNE      0x78c ; fpga_to_mcu + 264
        0x0000069a:    78c1        .x      LDRB     r1,[r0,#3]
        0x0000069c:    29ff        .)      CMP      r1,#0xff
        0x0000069e:    d175        u.      BNE      0x78c ; fpga_to_mcu + 264
        0x000006a0:    f8901046    ..F.    LDRB     r1,[r0,#0x46]
        0x000006a4:    2968        h)      CMP      r1,#0x68
        0x000006a6:    d17f        ..      BNE      0x7a8 ; fpga_to_mcu + 292
        0x000006a8:    4a61        aJ      LDR      r2,[pc,#388] ; [0x830] = 0x20000030
        0x000006aa:    7901        .y      LDRB     r1,[r0,#4]
        0x000006ac:    63d1        .c      STR      r1,[r2,#0x3c]
        0x000006ae:    f8301f05    0...    LDRH     r1,[r0,#5]!
        0x000006b2:    ba49        I.      REV16    r1,r1
        0x000006b4:    6451        Qd      STR      r1,[r2,#0x44]
        0x000006b6:    8841        A.      LDRH     r1,[r0,#2]
        0x000006b8:    ba49        I.      REV16    r1,r1
        0x000006ba:    65d1        .e      STR      r1,[r2,#0x5c]
        0x000006bc:    8881        ..      LDRH     r1,[r0,#4]
        0x000006be:    ba49        I.      REV16    r1,r1
        0x000006c0:    6591        .e      STR      r1,[r2,#0x58]
        0x000006c2:    88c1        ..      LDRH     r1,[r0,#6]
        0x000006c4:    ba49        I.      REV16    r1,r1
        0x000006c6:    6491        .d      STR      r1,[r2,#0x48]
        0x000006c8:    8901        ..      LDRH     r1,[r0,#8]
        0x000006ca:    ba49        I.      REV16    r1,r1
        0x000006cc:    6611        .f      STR      r1,[r2,#0x60]
        0x000006ce:    8941        A.      LDRH     r1,[r0,#0xa]
        0x000006d0:    ba49        I.      REV16    r1,r1
        0x000006d2:    6411        .d      STR      r1,[r2,#0x40]
        0x000006d4:    8981        ..      LDRH     r1,[r0,#0xc]
        0x000006d6:    ba4b        K.      REV16    r3,r1
        0x000006d8:    f1020180    ....    ADD      r1,r2,#0x80
        0x000006dc:    650b        .e      STR      r3,[r1,#0x50]
        0x000006de:    89c3        ..      LDRH     r3,[r0,#0xe]
        0x000006e0:    ba5b        [.      REV16    r3,r3
        0x000006e2:    654b        Ke      STR      r3,[r1,#0x54]
        0x000006e4:    8a03        ..      LDRH     r3,[r0,#0x10]
        0x000006e6:    ba5b        [.      REV16    r3,r3
        0x000006e8:    658b        .e      STR      r3,[r1,#0x58]
        0x000006ea:    8a43        C.      LDRH     r3,[r0,#0x12]
        0x000006ec:    ba5b        [.      REV16    r3,r3
        0x000006ee:    65cb        .e      STR      r3,[r1,#0x5c]
        0x000006f0:    8a83        ..      LDRH     r3,[r0,#0x14]
        0x000006f2:    ba5b        [.      REV16    r3,r3
        0x000006f4:    660b        .f      STR      r3,[r1,#0x60]
        0x000006f6:    7d83        .}      LDRB     r3,[r0,#0x16]
        0x000006f8:    664b        Kf      STR      r3,[r1,#0x64]
        0x000006fa:    7dc4        .}      LDRB     r4,[r0,#0x17]
        0x000006fc:    4b4d        MK      LDR      r3,[pc,#308] ; [0x834] = 0x20000130
        0x000006fe:    f3c41500    ....    UBFX     r5,r4,#4,#1
        0x00000702:    619d        .a      STR      r5,[r3,#0x18]
        0x00000704:    f3c41540    ..@.    UBFX     r5,r4,#5,#1
        0x00000708:    668d        .f      STR      r5,[r1,#0x68]
        0x0000070a:    f3c41580    ....    UBFX     r5,r4,#6,#1
        0x0000070e:    09e4        ..      LSRS     r4,r4,#7
        0x00000710:    64d5        .d      STR      r5,[r2,#0x4c]
        0x00000712:    7094        .p      STRB     r4,[r2,#2]
        0x00000714:    8b04        ..      LDRH     r4,[r0,#0x18]
        0x00000716:    ba64        d.      REV16    r4,r4
        0x00000718:    66cc        .f      STR      r4,[r1,#0x6c]
        0x0000071a:    8b44        D.      LDRH     r4,[r0,#0x1a]
        0x0000071c:    ba64        d.      REV16    r4,r4
        0x0000071e:    670c        .g      STR      r4,[r1,#0x70]
        0x00000720:    8b84        ..      LDRH     r4,[r0,#0x1c]
        0x00000722:    ba64        d.      REV16    r4,r4
        0x00000724:    674c        Lg      STR      r4,[r1,#0x74]
        0x00000726:    8bc4        ..      LDRH     r4,[r0,#0x1e]
        0x00000728:    ba64        d.      REV16    r4,r4
        0x0000072a:    678c        .g      STR      r4,[r1,#0x78]
        0x0000072c:    8c04        ..      LDRH     r4,[r0,#0x20]
        0x0000072e:    ba64        d.      REV16    r4,r4
        0x00000730:    67cc        .g      STR      r4,[r1,#0x7c]
        0x00000732:    8c44        D.      LDRH     r4,[r0,#0x22]
        0x00000734:    ba64        d.      REV16    r4,r4
        0x00000736:    601c        .`      STR      r4,[r3,#0]
        0x00000738:    8c84        ..      LDRH     r4,[r0,#0x24]
        0x0000073a:    ba64        d.      REV16    r4,r4
        0x0000073c:    605c        \`      STR      r4,[r3,#4]
        0x0000073e:    8cc4        ..      LDRH     r4,[r0,#0x26]
        0x00000740:    ba64        d.      REV16    r4,r4
        0x00000742:    60dc        .`      STR      r4,[r3,#0xc]
        0x00000744:    8d04        ..      LDRH     r4,[r0,#0x28]
        0x00000746:    ba64        d.      REV16    r4,r4
        0x00000748:    609c        .`      STR      r4,[r3,#8]
        0x0000074a:    8d44        D.      LDRH     r4,[r0,#0x2a]
        0x0000074c:    ba64        d.      REV16    r4,r4
        0x0000074e:    611c        .a      STR      r4,[r3,#0x10]
        0x00000750:    8d84        ..      LDRH     r4,[r0,#0x2c]
        0x00000752:    ba64        d.      REV16    r4,r4
        0x00000754:    6654        Tf      STR      r4,[r2,#0x64]
        0x00000756:    f890402e    ...@    LDRB     r4,[r0,#0x2e]
        0x0000075a:    600c        .`      STR      r4,[r1,#0]
        0x0000075c:    f890402f    ../@    LDRB     r4,[r0,#0x2f]
        0x00000760:    60cc        .`      STR      r4,[r1,#0xc]
        0x00000762:    8e04        ..      LDRH     r4,[r0,#0x30]
        0x00000764:    ba64        d.      REV16    r4,r4
        0x00000766:    608c        .`      STR      r4,[r1,#8]
        0x00000768:    8e44        D.      LDRH     r4,[r0,#0x32]
        0x0000076a:    ba64        d.      REV16    r4,r4
        0x0000076c:    6514        .e      STR      r4,[r2,#0x50]
        0x0000076e:    8e84        ..      LDRH     r4,[r0,#0x34]
        0x00000770:    ba64        d.      REV16    r4,r4
        0x00000772:    6694        .f      STR      r4,[r2,#0x68]
        0x00000774:    f8902036    ..6     LDRB     r2,[r0,#0x36]
        0x00000778:    610a        .a      STR      r2,[r1,#0x10]
        0x0000077a:    f8902037    ..7     LDRB     r2,[r0,#0x37]
        0x0000077e:    614a        Ja      STR      r2,[r1,#0x14]
        0x00000780:    8f02        ..      LDRH     r2,[r0,#0x38]
        0x00000782:    ba52        R.      REV16    r2,r2
        0x00000784:    618a        .a      STR      r2,[r1,#0x18]
        0x00000786:    f890203a    ..:     LDRB     r2,[r0,#0x3a]
        0x0000078a:    e000        ..      B        0x78e ; fpga_to_mcu + 266
        0x0000078c:    e00c        ..      B        0x7a8 ; fpga_to_mcu + 292
        0x0000078e:    62ca        .b      STR      r2,[r1,#0x2c]
        0x00000790:    f890203b    ..;     LDRB     r2,[r0,#0x3b]
        0x00000794:    630a        .c      STR      r2,[r1,#0x30]
        0x00000796:    8f82        ..      LDRH     r2,[r0,#0x3c]
        0x00000798:    ba52        R.      REV16    r2,r2
        0x0000079a:    634a        Jc      STR      r2,[r1,#0x34]
        0x0000079c:    8fc2        ..      LDRH     r2,[r0,#0x3e]
        0x0000079e:    ba52        R.      REV16    r2,r2
        0x000007a0:    638a        .c      STR      r2,[r1,#0x38]
        0x000007a2:    f8900040    ..@.    LDRB     r0,[r0,#0x40]
        0x000007a6:    6158        Xa      STR      r0,[r3,#0x14]
        0x000007a8:    bd30        0.      POP      {r4,r5,pc}
    mcu_to_fpga
        0x000007aa:    e92d4ff0    -..O    PUSH     {r4-r11,lr}
        0x000007ae:    4820         H      LDR      r0,[pc,#128] ; [0x830] = 0x20000030
        0x000007b0:    2500        .%      MOVS     r5,#0
        0x000007b2:    4e20         N      LDR      r6,[pc,#128] ; [0x834] = 0x20000130
        0x000007b4:    7841        Ax      LDRB     r1,[r0,#1]
        0x000007b6:    2909        .)      CMP      r1,#9
        0x000007b8:    d058        X.      BEQ      0x86c ; mcu_to_fpga + 194
        0x000007ba:    290a        .)      CMP      r1,#0xa
        0x000007bc:    d058        X.      BEQ      0x870 ; mcu_to_fpga + 198
        0x000007be:    69c1        .i      LDR      r1,[r0,#0x1c]
        0x000007c0:    6331        1c      STR      r1,[r6,#0x30]
        0x000007c2:    6ac1        .j      LDR      r1,[r0,#0x2c]
        0x000007c4:    2902        .)      CMP      r1,#2
        0x000007c6:    d056        V.      BEQ      0x876 ; mcu_to_fpga + 204
        0x000007c8:    2903        .)      CMP      r1,#3
        0x000007ca:    d059        Y.      BEQ      0x880 ; mcu_to_fpga + 214
        0x000007cc:    2904        .)      CMP      r1,#4
        0x000007ce:    d05d        ].      BEQ      0x88c ; mcu_to_fpga + 226
        0x000007d0:    2905        .)      CMP      r1,#5
        0x000007d2:    d062        b.      BEQ      0x89a ; mcu_to_fpga + 240
        0x000007d4:    6a41        Aj      LDR      r1,[r0,#0x24]
        0x000007d6:    6235        5b      STR      r5,[r6,#0x20]
        0x000007d8:    6275        ub      STR      r5,[r6,#0x24]
        0x000007da:    e9c6510a    ...Q    STRD     r5,r1,[r6,#0x28]
        0x000007de:    61f5        .a      STR      r5,[r6,#0x1c]
        0x000007e0:    4a13        .J      LDR      r2,[pc,#76] ; [0x830] = 0x20000030
        0x000007e2:    3280        .2      ADDS     r2,r2,#0x80
        0x000007e4:    6854        Th      LDR      r4,[r2,#4]
        0x000007e6:    2c03        .,      CMP      r4,#3
        0x000007e8:    d05d        ].      BEQ      0x8a6 ; mcu_to_fpga + 252
        0x000007ea:    2c04        .,      CMP      r4,#4
        0x000007ec:    d05f        _.      BEQ      0x8ae ; mcu_to_fpga + 260
        0x000007ee:    2c05        .,      CMP      r4,#5
        0x000007f0:    d061        a.      BEQ      0x8b6 ; mcu_to_fpga + 268
        0x000007f2:    2c06        .,      CMP      r4,#6
        0x000007f4:    d063        c.      BEQ      0x8be ; mcu_to_fpga + 276
        0x000007f6:    6375        uc      STR      r5,[r6,#0x34]
        0x000007f8:    6a11        .j      LDR      r1,[r2,#0x20]
        0x000007fa:    4689        .F      MOV      r9,r1
        0x000007fc:    2901        .)      CMP      r1,#1
        0x000007fe:    d063        c.      BEQ      0x8c8 ; mcu_to_fpga + 286
        0x00000800:    f1b90f02    ....    CMP      r9,#2
        0x00000804:    d064        d.      BEQ      0x8d0 ; mcu_to_fpga + 294
        0x00000806:    63b5        .c      STR      r5,[r6,#0x38]
        0x00000808:    6c17        .l      LDR      r7,[r2,#0x40]
        0x0000080a:    4692        .F      MOV      r10,r2
        0x0000080c:    2f04        ./      CMP      r7,#4
        0x0000080e:    d064        d.      BEQ      0x8da ; mcu_to_fpga + 304
        0x00000810:    2f05        ./      CMP      r7,#5
        0x00000812:    d067        g.      BEQ      0x8e4 ; mcu_to_fpga + 314
        0x00000814:    63f5        .c      STR      r5,[r6,#0x3c]
        0x00000816:    7881        .x      LDRB     r1,[r0,#2]
        0x00000818:    2901        .)      CMP      r1,#1
        0x0000081a:    d175        u.      BNE      0x908 ; mcu_to_fpga + 350
        0x0000081c:    6cc1        .l      LDR      r1,[r0,#0x4c]
        0x0000081e:    2901        .)      CMP      r1,#1
        0x00000820:    d172        r.      BNE      0x908 ; mcu_to_fpga + 350
        0x00000822:    4905        .I      LDR      r1,[pc,#20] ; [0x838] = 0x20000640
        0x00000824:    780a        .x      LDRB     r2,[r1,#0]
        0x00000826:    2aff        .*      CMP      r2,#0xff
        0x00000828:    d16e        n.      BNE      0x908 ; mcu_to_fpga + 350
        0x0000082a:    784a        Jx      LDRB     r2,[r1,#1]
        0x0000082c:    2aff        .*      CMP      r2,#0xff
        0x0000082e:    e005        ..      B        0x83c ; mcu_to_fpga + 146
    $d
        0x00000830:    20000030    0..     DCD    536870960
        0x00000834:    20000130    0..     DCD    536871216
        0x00000838:    20000640    @..     DCD    536872512
    $t
        0x0000083c:    d164        d.      BNE      0x908 ; mcu_to_fpga + 350
        0x0000083e:    788a        .x      LDRB     r2,[r1,#2]
        0x00000840:    2aff        .*      CMP      r2,#0xff
        0x00000842:    d161        a.      BNE      0x908 ; mcu_to_fpga + 350
        0x00000844:    78ca        .x      LDRB     r2,[r1,#3]
        0x00000846:    2aff        .*      CMP      r2,#0xff
        0x00000848:    d15e        ^.      BNE      0x908 ; mcu_to_fpga + 350
        0x0000084a:    f8911046    ..F.    LDRB     r1,[r1,#0x46]
        0x0000084e:    2968        h)      CMP      r1,#0x68
        0x00000850:    d15a        Z.      BNE      0x908 ; mcu_to_fpga + 350
        0x00000852:    4686        .F      MOV      lr,r0
        0x00000854:    f8d0c014    ....    LDR      r12,[r0,#0x14]
        0x00000858:    f8d0803c    ..<.    LDR      r8,[r0,#0x3c]
        0x0000085c:    2201        ."      MOVS     r2,#1
        0x0000085e:    23ff        .#      MOVS     r3,#0xff
        0x00000860:    49fc        .I      LDR      r1,[pc,#1008] ; [0xc54] = 0x40070000
        0x00000862:    48fd        .H      LDR      r0,[pc,#1012] ; [0xc58] = 0x40004898
        0x00000864:    45e0        .E      CMP      r8,r12
        0x00000866:    d043        C.      BEQ      0x8f0 ; mcu_to_fpga + 326
        0x00000868:    24c0        .$      MOVS     r4,#0xc0
        0x0000086a:    e098        ..      B        0x99e ; mcu_to_fpga + 500
        0x0000086c:    6335        5c      STR      r5,[r6,#0x30]
        0x0000086e:    e7a8        ..      B        0x7c2 ; mcu_to_fpga + 24
        0x00000870:    f44f61fa    O..a    MOV      r1,#0x7d0
        0x00000874:    e7a4        ..      B        0x7c0 ; mcu_to_fpga + 22
        0x00000876:    6a01        .j      LDR      r1,[r0,#0x20]
        0x00000878:    e9c61508    ....    STRD     r1,r5,[r6,#0x20]
        0x0000087c:    62b5        .b      STR      r5,[r6,#0x28]
        0x0000087e:    e003        ..      B        0x888 ; mcu_to_fpga + 222
        0x00000880:    6235        5b      STR      r5,[r6,#0x20]
        0x00000882:    6ec1        .n      LDR      r1,[r0,#0x6c]
        0x00000884:    e9c61509    ....    STRD     r1,r5,[r6,#0x24]
        0x00000888:    62f5        .b      STR      r5,[r6,#0x2c]
        0x0000088a:    e7a8        ..      B        0x7de ; mcu_to_fpga + 52
        0x0000088c:    6235        5b      STR      r5,[r6,#0x20]
        0x0000088e:    6275        ub      STR      r5,[r6,#0x24]
        0x00000890:    62b5        .b      STR      r5,[r6,#0x28]
        0x00000892:    62f5        .b      STR      r5,[r6,#0x2c]
        0x00000894:    6b01        .k      LDR      r1,[r0,#0x30]
        0x00000896:    61f1        .a      STR      r1,[r6,#0x1c]
        0x00000898:    e7a2        ..      B        0x7e0 ; mcu_to_fpga + 54
        0x0000089a:    6235        5b      STR      r5,[r6,#0x20]
        0x0000089c:    6275        ub      STR      r5,[r6,#0x24]
        0x0000089e:    6a81        .j      LDR      r1,[r0,#0x28]
        0x000008a0:    e9c6150a    ....    STRD     r1,r5,[r6,#0x28]
        0x000008a4:    e79b        ..      B        0x7de ; mcu_to_fpga + 52
        0x000008a6:    6f01        .o      LDR      r1,[r0,#0x70]
        0x000008a8:    6371        qc      STR      r1,[r6,#0x34]
        0x000008aa:    21d3        .!      MOVS     r1,#0xd3
        0x000008ac:    e00a        ..      B        0x8c4 ; mcu_to_fpga + 282
        0x000008ae:    6f41        Ao      LDR      r1,[r0,#0x74]
        0x000008b0:    6371        qc      STR      r1,[r6,#0x34]
        0x000008b2:    21d4        .!      MOVS     r1,#0xd4
        0x000008b4:    e006        ..      B        0x8c4 ; mcu_to_fpga + 282
        0x000008b6:    6fc1        .o      LDR      r1,[r0,#0x7c]
        0x000008b8:    6371        qc      STR      r1,[r6,#0x34]
        0x000008ba:    21d5        .!      MOVS     r1,#0xd5
        0x000008bc:    e002        ..      B        0x8c4 ; mcu_to_fpga + 282
        0x000008be:    6f81        .o      LDR      r1,[r0,#0x78]
        0x000008c0:    6371        qc      STR      r1,[r6,#0x34]
        0x000008c2:    21d6        .!      MOVS     r1,#0xd6
        0x000008c4:    6431        1d      STR      r1,[r6,#0x40]
        0x000008c6:    e797        ..      B        0x7f8 ; mcu_to_fpga + 78
        0x000008c8:    6a51        Qj      LDR      r1,[r2,#0x24]
        0x000008ca:    63b1        .c      STR      r1,[r6,#0x38]
        0x000008cc:    21e1        .!      MOVS     r1,#0xe1
        0x000008ce:    e002        ..      B        0x8d6 ; mcu_to_fpga + 300
        0x000008d0:    6a91        .j      LDR      r1,[r2,#0x28]
        0x000008d2:    63b1        .c      STR      r1,[r6,#0x38]
        0x000008d4:    21e2        .!      MOVS     r1,#0xe2
        0x000008d6:    6471        qd      STR      r1,[r6,#0x44]
        0x000008d8:    e796        ..      B        0x808 ; mcu_to_fpga + 94
        0x000008da:    f8da1044    ..D.    LDR      r1,[r10,#0x44]
        0x000008de:    63f1        .c      STR      r1,[r6,#0x3c]
        0x000008e0:    21e4        .!      MOVS     r1,#0xe4
        0x000008e2:    e003        ..      B        0x8ec ; mcu_to_fpga + 322
        0x000008e4:    f8da1048    ..H.    LDR      r1,[r10,#0x48]
        0x000008e8:    63f1        .c      STR      r1,[r6,#0x3c]
        0x000008ea:    21e5        .!      MOVS     r1,#0xe5
        0x000008ec:    64b1        .d      STR      r1,[r6,#0x48]
        0x000008ee:    e792        ..      B        0x816 ; mcu_to_fpga + 108
        0x000008f0:    46b3        .F      MOV      r11,r6
        0x000008f2:    6b36        6k      LDR      r6,[r6,#0x30]
        0x000008f4:    f8dec044    ..D.    LDR      r12,[lr,#0x44]
        0x000008f8:    46f0        .F      MOV      r8,lr
        0x000008fa:    4566        fE      CMP      r6,r12
        0x000008fc:    d006        ..      BEQ      0x90c ; mcu_to_fpga + 354
        0x000008fe:    24cd        .$      MOVS     r4,#0xcd
        0x00000900:    e00b        ..      B        0x91a ; mcu_to_fpga + 368
        0x00000902:    e001        ..      B        0x908 ; mcu_to_fpga + 350
        0x00000904:    600b        .`      STR      r3,[r1,#0]
        0x00000906:    6002        .`      STR      r2,[r0,#0]
        0x00000908:    e8bd8ff0    ....    POP      {r4-r11,pc}
        0x0000090c:    f8db602c    ..,`    LDR      r6,[r11,#0x2c]
        0x00000910:    f8d8c064    ..d.    LDR      r12,[r8,#0x64]
        0x00000914:    4566        fE      CMP      r6,r12
        0x00000916:    d005        ..      BEQ      0x924 ; mcu_to_fpga + 378
        0x00000918:    24c3        .$      MOVS     r4,#0xc3
        0x0000091a:    600c        .`      STR      r4,[r1,#0]
        0x0000091c:    b2f4        ..      UXTB     r4,r6
        0x0000091e:    600c        .`      STR      r4,[r1,#0]
        0x00000920:    0a34        4.      LSRS     r4,r6,#8
        0x00000922:    e095        ..      B        0xa50 ; mcu_to_fpga + 678
        0x00000924:    f8db6020    .. `    LDR      r6,[r11,#0x20]
        0x00000928:    f8d8c05c    ..\.    LDR      r12,[r8,#0x5c]
        0x0000092c:    4566        fE      CMP      r6,r12
        0x0000092e:    d001        ..      BEQ      0x934 ; mcu_to_fpga + 394
        0x00000930:    24c4        .$      MOVS     r4,#0xc4
        0x00000932:    e7f2        ..      B        0x91a ; mcu_to_fpga + 368
        0x00000934:    f8d8c058    ..X.    LDR      r12,[r8,#0x58]
        0x00000938:    f8db6024    ..$`    LDR      r6,[r11,#0x24]
        0x0000093c:    45b4        .E      CMP      r12,r6
        0x0000093e:    d001        ..      BEQ      0x944 ; mcu_to_fpga + 410
        0x00000940:    24c5        .$      MOVS     r4,#0xc5
        0x00000942:    e7ea        ..      B        0x91a ; mcu_to_fpga + 368
        0x00000944:    f8d8c048    ..H.    LDR      r12,[r8,#0x48]
        0x00000948:    f8d86018    ...`    LDR      r6,[r8,#0x18]
        0x0000094c:    4566        fE      CMP      r6,r12
        0x0000094e:    d001        ..      BEQ      0x954 ; mcu_to_fpga + 426
        0x00000950:    24c6        .$      MOVS     r4,#0xc6
        0x00000952:    e7e2        ..      B        0x91a ; mcu_to_fpga + 368
        0x00000954:    f8db6028    ..(`    LDR      r6,[r11,#0x28]
        0x00000958:    f8d8c060    ..`.    LDR      r12,[r8,#0x60]
        0x0000095c:    4566        fE      CMP      r6,r12
        0x0000095e:    d001        ..      BEQ      0x964 ; mcu_to_fpga + 442
        0x00000960:    24c7        .$      MOVS     r4,#0xc7
        0x00000962:    e7da        ..      B        0x91a ; mcu_to_fpga + 368
        0x00000964:    e9d8c614    ....    LDRD     r12,r6,[r8,#0x50]
        0x00000968:    4566        fE      CMP      r6,r12
        0x0000096a:    d001        ..      BEQ      0x970 ; mcu_to_fpga + 454
        0x0000096c:    24c8        .$      MOVS     r4,#0xc8
        0x0000096e:    e7d4        ..      B        0x91a ; mcu_to_fpga + 368
        0x00000970:    f8dbc01c    ....    LDR      r12,[r11,#0x1c]
        0x00000974:    f8de8068    ..h.    LDR      r8,[lr,#0x68]
        0x00000978:    465e        ^F      MOV      r6,r11
        0x0000097a:    46f3        .F      MOV      r11,lr
        0x0000097c:    45c4        .E      CMP      r12,r8
        0x0000097e:    d007        ..      BEQ      0x990 ; mcu_to_fpga + 486
        0x00000980:    24c9        .$      MOVS     r4,#0xc9
        0x00000982:    600c        .`      STR      r4,[r1,#0]
        0x00000984:    f00c04ff    ....    AND      r4,r12,#0xff
        0x00000988:    600c        .`      STR      r4,[r1,#0]
        0x0000098a:    ea4f241c    O..$    LSR      r4,r12,#8
        0x0000098e:    e05f        _.      B        0xa50 ; mcu_to_fpga + 678
        0x00000990:    f8dbc034    ..4.    LDR      r12,[r11,#0x34]
        0x00000994:    f8da8000    ....    LDR      r8,[r10,#0]
        0x00000998:    45c4        .E      CMP      r12,r8
        0x0000099a:    d004        ..      BEQ      0x9a6 ; mcu_to_fpga + 508
        0x0000099c:    24d2        .$      MOVS     r4,#0xd2
        0x0000099e:    600c        .`      STR      r4,[r1,#0]
        0x000009a0:    f8c1c000    ....    STR      r12,[r1,#0]
        0x000009a4:    e7ae        ..      B        0x904 ; mcu_to_fpga + 346
        0x000009a6:    46d4        .F      MOV      r12,r10
        0x000009a8:    b164        d.      CBZ      r4,0x9c4 ; mcu_to_fpga + 538
        0x000009aa:    f8dc800c    ....    LDR      r8,[r12,#0xc]
        0x000009ae:    4544        DE      CMP      r4,r8
        0x000009b0:    d104        ..      BNE      0x9bc ; mcu_to_fpga + 530
        0x000009b2:    6b74        tk      LDR      r4,[r6,#0x34]
        0x000009b4:    f8dc8008    ....    LDR      r8,[r12,#8]
        0x000009b8:    4544        DE      CMP      r4,r8
        0x000009ba:    d00a        ..      BEQ      0x9d2 ; mcu_to_fpga + 552
        0x000009bc:    6c34        4l      LDR      r4,[r6,#0x40]
        0x000009be:    600c        .`      STR      r4,[r1,#0]
        0x000009c0:    6b74        tk      LDR      r4,[r6,#0x34]
        0x000009c2:    e01f        ..      B        0xa04 ; mcu_to_fpga + 602
        0x000009c4:    f8dc400c    ...@    LDR      r4,[r12,#0xc]
        0x000009c8:    b11c        ..      CBZ      r4,0x9d2 ; mcu_to_fpga + 552
        0x000009ca:    24d0        .$      MOVS     r4,#0xd0
        0x000009cc:    600c        .`      STR      r4,[r1,#0]
        0x000009ce:    600d        .`      STR      r5,[r1,#0]
        0x000009d0:    e798        ..      B        0x904 ; mcu_to_fpga + 346
        0x000009d2:    f8dc8010    ....    LDR      r8,[r12,#0x10]
        0x000009d6:    f8dc401c    ...@    LDR      r4,[r12,#0x1c]
        0x000009da:    4544        DE      CMP      r4,r8
        0x000009dc:    d001        ..      BEQ      0x9e2 ; mcu_to_fpga + 568
        0x000009de:    25e3        .%      MOVS     r5,#0xe3
        0x000009e0:    e022        ".      B        0xa28 ; mcu_to_fpga + 638
        0x000009e2:    f04f0ae0    O...    MOV      r10,#0xe0
        0x000009e6:    f1b90f00    ....    CMP      r9,#0
        0x000009ea:    d00f        ..      BEQ      0xa0c ; mcu_to_fpga + 610
        0x000009ec:    f8dc8014    ....    LDR      r8,[r12,#0x14]
        0x000009f0:    45c1        .E      CMP      r9,r8
        0x000009f2:    d104        ..      BNE      0x9fe ; mcu_to_fpga + 596
        0x000009f4:    6bb4        .k      LDR      r4,[r6,#0x38]
        0x000009f6:    f8dc8018    ....    LDR      r8,[r12,#0x18]
        0x000009fa:    4544        DE      CMP      r4,r8
        0x000009fc:    d00d        ..      BEQ      0xa1a ; mcu_to_fpga + 624
        0x000009fe:    6c74        tl      LDR      r4,[r6,#0x44]
        0x00000a00:    600c        .`      STR      r4,[r1,#0]
        0x00000a02:    6bb4        .k      LDR      r4,[r6,#0x38]
        0x00000a04:    b2e5        ..      UXTB     r5,r4
        0x00000a06:    600d        .`      STR      r5,[r1,#0]
        0x00000a08:    0a24        $.      LSRS     r4,r4,#8
        0x00000a0a:    e021        !.      B        0xa50 ; mcu_to_fpga + 678
        0x00000a0c:    f8dc4014    ...@    LDR      r4,[r12,#0x14]
        0x00000a10:    b11c        ..      CBZ      r4,0xa1a ; mcu_to_fpga + 624
        0x00000a12:    f8c1a000    ....    STR      r10,[r1,#0]
        0x00000a16:    600a        .`      STR      r2,[r1,#0]
        0x00000a18:    e774        t.      B        0x904 ; mcu_to_fpga + 346
        0x00000a1a:    f8dc802c    ..,.    LDR      r8,[r12,#0x2c]
        0x00000a1e:    f8dc403c    ..<@    LDR      r4,[r12,#0x3c]
        0x00000a22:    4544        DE      CMP      r4,r8
        0x00000a24:    d002        ..      BEQ      0xa2c ; mcu_to_fpga + 642
        0x00000a26:    25e6        .%      MOVS     r5,#0xe6
        0x00000a28:    600d        .`      STR      r5,[r1,#0]
        0x00000a2a:    e011        ..      B        0xa50 ; mcu_to_fpga + 678
        0x00000a2c:    f8dc4030    ..0@    LDR      r4,[r12,#0x30]
        0x00000a30:    b157        W.      CBZ      r7,0xa48 ; mcu_to_fpga + 670
        0x00000a32:    42a7        .B      CMP      r7,r4
        0x00000a34:    d104        ..      BNE      0xa40 ; mcu_to_fpga + 662
        0x00000a36:    6bf4        .k      LDR      r4,[r6,#0x3c]
        0x00000a38:    f8dc7034    ..4p    LDR      r7,[r12,#0x34]
        0x00000a3c:    42bc        .B      CMP      r4,r7
        0x00000a3e:    d009        ..      BEQ      0xa54 ; mcu_to_fpga + 682
        0x00000a40:    6cb4        .l      LDR      r4,[r6,#0x48]
        0x00000a42:    600c        .`      STR      r4,[r1,#0]
        0x00000a44:    6bf4        .k      LDR      r4,[r6,#0x3c]
        0x00000a46:    e7dd        ..      B        0xa04 ; mcu_to_fpga + 602
        0x00000a48:    b124        $.      CBZ      r4,0xa54 ; mcu_to_fpga + 682
        0x00000a4a:    f8c1a000    ....    STR      r10,[r1,#0]
        0x00000a4e:    2404        .$      MOVS     r4,#4
        0x00000a50:    600c        .`      STR      r4,[r1,#0]
        0x00000a52:    e757        W.      B        0x904 ; mcu_to_fpga + 346
        0x00000a54:    f8dc6038    ..8`    LDR      r6,[r12,#0x38]
        0x00000a58:    f8dc404c    ..L@    LDR      r4,[r12,#0x4c]
        0x00000a5c:    42a6        .B      CMP      r6,r4
        0x00000a5e:    d002        ..      BEQ      0xa66 ; mcu_to_fpga + 700
        0x00000a60:    25e7        .%      MOVS     r5,#0xe7
        0x00000a62:    600d        .`      STR      r5,[r1,#0]
        0x00000a64:    e7ce        ..      B        0xa04 ; mcu_to_fpga + 602
        0x00000a66:    6005        .`      STR      r5,[r0,#0]
        0x00000a68:    e74e        N.      B        0x908 ; mcu_to_fpga + 350
    UART0_TEST_HANDLE
        0x00000a6a:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00000a6e:    4d79        yM      LDR      r5,[pc,#484] ; [0xc54] = 0x40070000
        0x00000a70:    69e8        .i      LDR      r0,[r5,#0x1c]
        0x00000a72:    05c0        ..      LSLS     r0,r0,#23
        0x00000a74:    d520         .      BPL      0xab8 ; UART0_TEST_HANDLE + 78
        0x00000a76:    4c79        yL      LDR      r4,[pc,#484] ; [0xc5c] = 0x20000030
        0x00000a78:    2200        ."      MOVS     r2,#0
        0x00000a7a:    4610        .F      MOV      r0,r2
        0x00000a7c:    80e2        ..      STRH     r2,[r4,#6]
        0x00000a7e:    4e78        xN      LDR      r6,[pc,#480] ; [0xc60] = 0x20000640
        0x00000a80:    88a1        ..      LDRH     r1,[r4,#4]
        0x00000a82:    e001        ..      B        0xa88 ; UART0_TEST_HANDLE + 30
        0x00000a84:    5432        2T      STRB     r2,[r6,r0]
        0x00000a86:    1c40        @.      ADDS     r0,r0,#1
        0x00000a88:    4288        .B      CMP      r0,r1
        0x00000a8a:    dbfb        ..      BLT      0xa84 ; UART0_TEST_HANDLE + 26
        0x00000a8c:    4f75        uO      LDR      r7,[pc,#468] ; [0xc64] = 0x40050100
        0x00000a8e:    69a8        .i      LDR      r0,[r5,#0x18]
        0x00000a90:    0440        @.      LSLS     r0,r0,#17
        0x00000a92:    d40c        ..      BMI      0xaae ; UART0_TEST_HANDLE + 68
        0x00000a94:    2105        .!      MOVS     r1,#5
        0x00000a96:    4638        8F      MOV      r0,r7
        0x00000a98:    f001fac0    ....    BL       TIMER_Delay ; 0x201c
        0x00000a9c:    6829        )h      LDR      r1,[r5,#0]
        0x00000a9e:    6ba0        .k      LDR      r0,[r4,#0x38]
        0x00000aa0:    1c40        @.      ADDS     r0,r0,#1
        0x00000aa2:    63a0        .c      STR      r0,[r4,#0x38]
        0x00000aa4:    88e0        ..      LDRH     r0,[r4,#6]
        0x00000aa6:    5431        1T      STRB     r1,[r6,r0]
        0x00000aa8:    1c40        @.      ADDS     r0,r0,#1
        0x00000aaa:    80e0        ..      STRH     r0,[r4,#6]
        0x00000aac:    e7ef        ..      B        0xa8e ; UART0_TEST_HANDLE + 36
        0x00000aae:    f7fffde9    ....    BL       fpga_to_mcu ; 0x684
        0x00000ab2:    e8bd41f0    ...A    POP      {r4-r8,lr}
        0x00000ab6:    e678        x.      B        mcu_to_fpga ; 0x7aa
        0x00000ab8:    e8bd81f0    ....    POP      {r4-r8,pc}
    UART1_TEST_HANDLE
        0x00000abc:    e92d47f0    -..G    PUSH     {r4-r10,lr}
        0x00000ac0:    4d69        iM      LDR      r5,[pc,#420] ; [0xc68] = 0x40071000
        0x00000ac2:    69e8        .i      LDR      r0,[r5,#0x1c]
        0x00000ac4:    05c0        ..      LSLS     r0,r0,#23
        0x00000ac6:    d531        1.      BPL      0xb2c ; UART1_TEST_HANDLE + 112
        0x00000ac8:    4f64        dO      LDR      r7,[pc,#400] ; [0xc5c] = 0x20000030
        0x00000aca:    2100        .!      MOVS     r1,#0
        0x00000acc:    f1070210    ....    ADD      r2,r7,#0x10
        0x00000ad0:    7039        9p      STRB     r1,[r7,#0]
        0x00000ad2:    f10204f0    ....    ADD      r4,r2,#0xf0
        0x00000ad6:    60b9        .`      STR      r1,[r7,#8]
        0x00000ad8:    68b8        .h      LDR      r0,[r7,#8]
        0x00000ada:    5411        .T      STRB     r1,[r2,r0]
        0x00000adc:    1c40        @.      ADDS     r0,r0,#1
        0x00000ade:    60b8        .`      STR      r0,[r7,#8]
        0x00000ae0:    2804        .(      CMP      r0,#4
        0x00000ae2:    dbf9        ..      BLT      0xad8 ; UART1_TEST_HANDLE + 28
        0x00000ae4:    4e5f        _N      LDR      r6,[pc,#380] ; [0xc64] = 0x40050100
        0x00000ae6:    4691        .F      MOV      r9,r2
        0x00000ae8:    4688        .F      MOV      r8,r1
        0x00000aea:    69a8        .i      LDR      r0,[r5,#0x18]
        0x00000aec:    0440        @.      LSLS     r0,r0,#17
        0x00000aee:    d419        ..      BMI      0xb24 ; UART1_TEST_HANDLE + 104
        0x00000af0:    6828        (h      LDR      r0,[r5,#0]
        0x00000af2:    b2c1        ..      UXTB     r1,r0
        0x00000af4:    7838        8x      LDRB     r0,[r7,#0]
        0x00000af6:    2804        .(      CMP      r0,#4
        0x00000af8:    d201        ..      BCS      0xafe ; UART1_TEST_HANDLE + 66
        0x00000afa:    f8091000    ....    STRB     r1,[r9,r0]
        0x00000afe:    1c40        @.      ADDS     r0,r0,#1
        0x00000b00:    7038        8p      STRB     r0,[r7,#0]
        0x00000b02:    e006        ..      B        0xb12 ; UART1_TEST_HANDLE + 86
        0x00000b04:    211e        .!      MOVS     r1,#0x1e
        0x00000b06:    4630        0F      MOV      r0,r6
        0x00000b08:    f001fa88    ....    BL       TIMER_Delay ; 0x201c
        0x00000b0c:    6ce0        .l      LDR      r0,[r4,#0x4c]
        0x00000b0e:    1c40        @.      ADDS     r0,r0,#1
        0x00000b10:    64e0        .d      STR      r0,[r4,#0x4c]
        0x00000b12:    69a8        .i      LDR      r0,[r5,#0x18]
        0x00000b14:    0440        @.      LSLS     r0,r0,#17
        0x00000b16:    d502        ..      BPL      0xb1e ; UART1_TEST_HANDLE + 98
        0x00000b18:    6ce0        .l      LDR      r0,[r4,#0x4c]
        0x00000b1a:    2805        .(      CMP      r0,#5
        0x00000b1c:    dbf2        ..      BLT      0xb04 ; UART1_TEST_HANDLE + 72
        0x00000b1e:    f8c4804c    ..L.    STR      r8,[r4,#0x4c]
        0x00000b22:    e7e2        ..      B        0xaea ; UART1_TEST_HANDLE + 46
        0x00000b24:    e8bd47f0    ...G    POP      {r4-r10,lr}
        0x00000b28:    f000bde2    ....    B.W      display_to_mcu ; 0x16f0
        0x00000b2c:    e8bd87f0    ....    POP      {r4-r10,pc}
    UART1_interrrupt
        0x00000b30:    484d        MH      LDR      r0,[pc,#308] ; [0xc68] = 0x40071000
        0x00000b32:    b510        ..      PUSH     {r4,lr}
        0x00000b34:    6901        .i      LDR      r1,[r0,#0x10]
        0x00000b36:    f4417100    A..q    ORR      r1,r1,#0x200
        0x00000b3a:    6101        .a      STR      r1,[r0,#0x10]
        0x00000b3c:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000b3e:    f4417180    A..q    ORR      r1,r1,#0x100
        0x00000b42:    6141        Aa      STR      r1,[r0,#0x14]
        0x00000b44:    6881        .h      LDR      r1,[r0,#8]
        0x00000b46:    f4212170    !.p!    BIC      r1,r1,#0xf0000
        0x00000b4a:    f4413140    A.@1    ORR      r1,r1,#0x30000
        0x00000b4e:    6081        .`      STR      r1,[r0,#8]
        0x00000b50:    6841        Ah      LDR      r1,[r0,#4]
        0x00000b52:    f0410115    A...    ORR      r1,r1,#0x15
        0x00000b56:    6041        A`      STR      r1,[r0,#4]
        0x00000b58:    21ff        .!      MOVS     r1,#0xff
        0x00000b5a:    f001f9db    ....    BL       UART_SetTimeoutCnt ; 0x1f14
        0x00000b5e:    e8bd4010    ...@    POP      {r4,lr}
        0x00000b62:    2025        %       MOVS     r0,#0x25
        0x00000b64:    f000b8a1    ....    B.W      NVIC_EnableIRQ ; 0xcaa
    UART0_interrrupt
        0x00000b68:    483a        :H      LDR      r0,[pc,#232] ; [0xc54] = 0x40070000
        0x00000b6a:    b510        ..      PUSH     {r4,lr}
        0x00000b6c:    6901        .i      LDR      r1,[r0,#0x10]
        0x00000b6e:    f4417100    A..q    ORR      r1,r1,#0x200
        0x00000b72:    6101        .a      STR      r1,[r0,#0x10]
        0x00000b74:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000b76:    f4417180    A..q    ORR      r1,r1,#0x100
        0x00000b7a:    6141        Aa      STR      r1,[r0,#0x14]
        0x00000b7c:    6881        .h      LDR      r1,[r0,#8]
        0x00000b7e:    f4212170    !.p!    BIC      r1,r1,#0xf0000
        0x00000b82:    f4413140    A.@1    ORR      r1,r1,#0x30000
        0x00000b86:    6081        .`      STR      r1,[r0,#8]
        0x00000b88:    6841        Ah      LDR      r1,[r0,#4]
        0x00000b8a:    f0410115    A...    ORR      r1,r1,#0x15
        0x00000b8e:    6041        A`      STR      r1,[r0,#4]
        0x00000b90:    21ff        .!      MOVS     r1,#0xff
        0x00000b92:    f001f9bf    ....    BL       UART_SetTimeoutCnt ; 0x1f14
        0x00000b96:    e8bd4010    ...@    POP      {r4,lr}
        0x00000b9a:    2024        $       MOVS     r0,#0x24
        0x00000b9c:    f000b885    ....    B.W      NVIC_EnableIRQ ; 0xcaa
    SYS_Init
        0x00000ba0:    b510        ..      PUSH     {r4,lr}
        0x00000ba2:    2159        Y!      MOVS     r1,#0x59
        0x00000ba4:    078c        ..      LSLS     r4,r1,#30
        0x00000ba6:    2016        .       MOVS     r0,#0x16
        0x00000ba8:    2288        ."      MOVS     r2,#0x88
        0x00000baa:    f8c41100    ....    STR      r1,[r4,#0x100]
        0x00000bae:    f8c40100    ....    STR      r0,[r4,#0x100]
        0x00000bb2:    f8c42100    ...!    STR      r2,[r4,#0x100]
        0x00000bb6:    f8d43100    ...1    LDR      r3,[r4,#0x100]
        0x00000bba:    2b00        .+      CMP      r3,#0
        0x00000bbc:    d0f5        ..      BEQ      0xbaa ; SYS_Init + 10
        0x00000bbe:    f04f2040    O.@     MOV      r0,#0x40004000
        0x00000bc2:    f8d01140    ..@.    LDR      r1,[r0,#0x140]
        0x00000bc6:    f02101f0    !...    BIC      r1,r1,#0xf0
        0x00000bca:    f8c01140    ..@.    STR      r1,[r0,#0x140]
        0x00000bce:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00000bd2:    f0400001    @...    ORR      r0,r0,#1
        0x00000bd6:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00000bda:    2001        .       MOVS     r0,#1
        0x00000bdc:    f000ff94    ....    BL       CLK_WaitClockReady ; 0x1b08
        0x00000be0:    4822        "H      LDR      r0,[pc,#136] ; [0xc6c] = 0xb71b000
        0x00000be2:    f001f89b    ....    BL       CLK_SetCoreClock ; 0x1d1c
        0x00000be6:    2011        .       MOVS     r0,#0x11
        0x00000be8:    f8c40234    ..4.    STR      r0,[r4,#0x234]
        0x00000bec:    f8d40208    ....    LDR      r0,[r4,#0x208]
        0x00000bf0:    f4403080    @..0    ORR      r0,r0,#0x10000
        0x00000bf4:    f8c40208    ....    STR      r0,[r4,#0x208]
        0x00000bf8:    f8d40208    ....    LDR      r0,[r4,#0x208]
        0x00000bfc:    f4403000    @..0    ORR      r0,r0,#0x20000
        0x00000c00:    f8c40208    ....    STR      r0,[r4,#0x208]
        0x00000c04:    f8d40214    ....    LDR      r0,[r4,#0x214]
        0x00000c08:    f0207040     .@p    BIC      r0,r0,#0x3000000
        0x00000c0c:    f8c40214    ....    STR      r0,[r4,#0x214]
        0x00000c10:    f8d40214    ....    LDR      r0,[r4,#0x214]
        0x00000c14:    f0206040     .@`    BIC      r0,r0,#0xc000000
        0x00000c18:    f8c40214    ....    STR      r0,[r4,#0x214]
        0x00000c1c:    f7fffb04    ....    BL       SystemCoreClockUpdate ; 0x228
        0x00000c20:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000c22:    f020407f     ..@    BIC      r0,r0,#0xff000000
        0x00000c26:    6320         c      STR      r0,[r4,#0x30]
        0x00000c28:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000c2a:    f04040ee    @..@    ORR      r0,r0,#0x77000000
        0x00000c2e:    6320         c      STR      r0,[r4,#0x30]
        0x00000c30:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000c32:    f36f000f    o...    BFC      r0,#0,#16
        0x00000c36:    6320         c      STR      r0,[r4,#0x30]
        0x00000c38:    6b20         k      LDR      r0,[r4,#0x30]
        0x00000c3a:    f6480188    H...    MOV      r1,#0x8888
        0x00000c3e:    4308        .C      ORRS     r0,r0,r1
        0x00000c40:    6320         c      STR      r0,[r4,#0x30]
        0x00000c42:    2000        .       MOVS     r0,#0
        0x00000c44:    f8c40100    ....    STR      r0,[r4,#0x100]
        0x00000c48:    4c09        .L      LDR      r4,[pc,#36] ; [0xc70] = 0x5e800002
        0x00000c4a:    4620         F      MOV      r0,r4
        0x00000c4c:    f000feee    ....    BL       CLK_EnableModuleClock ; 0x1a2c
        0x00000c50:    2200        ."      MOVS     r2,#0
        0x00000c52:    e00f        ..      B        0xc74 ; SYS_Init + 212
    $d
        0x00000c54:    40070000    ...@    DCD    1074200576
        0x00000c58:    40004898    .H.@    DCD    1073760408
        0x00000c5c:    20000030    0..     DCD    536870960
        0x00000c60:    20000640    @..     DCD    536872512
        0x00000c64:    40050100    ...@    DCD    1074069760
        0x00000c68:    40071000    ...@    DCD    1074204672
        0x00000c6c:    0b71b000    ..q.    DCD    192000000
        0x00000c70:    5e800002    ...^    DCD    1585446914
    $t
        0x00000c74:    4611        .F      MOV      r1,r2
        0x00000c76:    4620         F      MOV      r0,r4
        0x00000c78:    f000fe92    ....    BL       CLK_SetModuleClock ; 0x19a0
        0x00000c7c:    4c10        .L      LDR      r4,[pc,#64] ; [0xcc0] = 0x5ec00003
        0x00000c7e:    4620         F      MOV      r0,r4
        0x00000c80:    f000fed4    ....    BL       CLK_EnableModuleClock ; 0x1a2c
        0x00000c84:    4620         F      MOV      r0,r4
        0x00000c86:    2200        ."      MOVS     r2,#0
        0x00000c88:    e8bd4010    ...@    POP      {r4,lr}
        0x00000c8c:    4611        .F      MOV      r1,r2
        0x00000c8e:    f000be87    ....    B.W      CLK_SetModuleClock ; 0x19a0
    UART0_Init
        0x00000c92:    f44f31e1    O..1    MOV      r1,#0x1c200
        0x00000c96:    480b        .H      LDR      r0,[pc,#44] ; [0xcc4] = 0x40070000
        0x00000c98:    f001b89e    ....    B.W      UART_Open ; 0x1dd8
    UART1_Init
        0x00000c9c:    f44f31e1    O..1    MOV      r1,#0x1c200
        0x00000ca0:    4809        .H      LDR      r0,[pc,#36] ; [0xcc8] = 0x40071000
        0x00000ca2:    f001b899    ....    B.W      UART_Open ; 0x1dd8
    UART1_IRQHandler
        0x00000ca6:    e709        ..      B        UART1_TEST_HANDLE ; 0xabc
    UART0_IRQHandler
        0x00000ca8:    e6df        ..      B        UART0_TEST_HANDLE ; 0xa6a
    NVIC_EnableIRQ
        0x00000caa:    f000021f    ....    AND      r2,r0,#0x1f
        0x00000cae:    2101        .!      MOVS     r1,#1
        0x00000cb0:    4091        .@      LSLS     r1,r1,r2
        0x00000cb2:    0940        @.      LSRS     r0,r0,#5
        0x00000cb4:    0080        ..      LSLS     r0,r0,#2
        0x00000cb6:    f10020e0    ...     ADD      r0,r0,#0xe000e000
        0x00000cba:    f8c01100    ....    STR      r1,[r0,#0x100]
        0x00000cbe:    4770        pG      BX       lr
    $d
        0x00000cc0:    5ec00003    ...^    DCD    1589641219
        0x00000cc4:    40070000    ...@    DCD    1074200576
        0x00000cc8:    40071000    ...@    DCD    1074204672
    $t
    .text
    binary_to_bcd_array
        0x00000ccc:    f2427110    B..q    MOV      r1,#0x2710
        0x00000cd0:    fb90f2f1    ....    SDIV     r2,r0,r1
        0x00000cd4:    210a        .!      MOVS     r1,#0xa
        0x00000cd6:    fb92f3f1    ....    SDIV     r3,r2,r1
        0x00000cda:    fb012313    ...#    MLS      r3,r1,r3,r2
        0x00000cde:    4aff        .J      LDR      r2,[pc,#1020] ; [0x10dc] = 0x20000190
        0x00000ce0:    b510        ..      PUSH     {r4,lr}
        0x00000ce2:    3330        03      ADDS     r3,r3,#0x30
        0x00000ce4:    7013        .p      STRB     r3,[r2,#0]
        0x00000ce6:    f44f737a    O.zs    MOV      r3,#0x3e8
        0x00000cea:    fb90f3f3    ....    SDIV     r3,r0,r3
        0x00000cee:    fb93f4f1    ....    SDIV     r4,r3,r1
        0x00000cf2:    fb013314    ...3    MLS      r3,r1,r4,r3
        0x00000cf6:    3330        03      ADDS     r3,r3,#0x30
        0x00000cf8:    7053        Sp      STRB     r3,[r2,#1]
        0x00000cfa:    2364        d#      MOVS     r3,#0x64
        0x00000cfc:    fb90f3f3    ....    SDIV     r3,r0,r3
        0x00000d00:    fb93f4f1    ....    SDIV     r4,r3,r1
        0x00000d04:    fb013314    ...3    MLS      r3,r1,r4,r3
        0x00000d08:    3330        03      ADDS     r3,r3,#0x30
        0x00000d0a:    7093        .p      STRB     r3,[r2,#2]
        0x00000d0c:    fb90f3f1    ....    SDIV     r3,r0,r1
        0x00000d10:    fb93f4f1    ....    SDIV     r4,r3,r1
        0x00000d14:    fb013314    ...3    MLS      r3,r1,r4,r3
        0x00000d18:    3330        03      ADDS     r3,r3,#0x30
        0x00000d1a:    70d3        .p      STRB     r3,[r2,#3]
        0x00000d1c:    fb90f3f1    ....    SDIV     r3,r0,r1
        0x00000d20:    fb010013    ....    MLS      r0,r1,r3,r0
        0x00000d24:    3030        00      ADDS     r0,r0,#0x30
        0x00000d26:    7110        .q      STRB     r0,[r2,#4]
        0x00000d28:    bd10        ..      POP      {r4,pc}
    print_page_lock_freq
        0x00000d2a:    2211        ."      MOVS     r2,#0x11
        0x00000d2c:    49ec        .I      LDR      r1,[pc,#944] ; [0x10e0] = 0x20000363
        0x00000d2e:    48ed        .H      LDR      r0,[pc,#948] ; [0x10e4] = 0x40071000
        0x00000d30:    f001b8fa    ....    B.W      UART_Write ; 0x1f28
    print_page_setting_1
        0x00000d34:    b570        p.      PUSH     {r4-r6,lr}
        0x00000d36:    f7fffba7    ....    BL       read_mode_set ; 0x488
        0x00000d3a:    250a        .%      MOVS     r5,#0xa
        0x00000d3c:    4ce9        .L      LDR      r4,[pc,#932] ; [0x10e4] = 0x40071000
        0x00000d3e:    2802        .(      CMP      r0,#2
        0x00000d40:    d02f        /.      BEQ      0xda2 ; print_page_setting_1 + 110
        0x00000d42:    f7fffba1    ....    BL       read_mode_set ; 0x488
        0x00000d46:    2803        .(      CMP      r0,#3
        0x00000d48:    d03a        :.      BEQ      0xdc0 ; print_page_setting_1 + 140
        0x00000d4a:    f7fffb9d    ....    BL       read_mode_set ; 0x488
        0x00000d4e:    2805        .(      CMP      r0,#5
        0x00000d50:    d045        E.      BEQ      0xdde ; print_page_setting_1 + 170
        0x00000d52:    f7fffb99    ....    BL       read_mode_set ; 0x488
        0x00000d56:    2804        .(      CMP      r0,#4
        0x00000d58:    d051        Q.      BEQ      0xdfe ; print_page_setting_1 + 202
        0x00000d5a:    49e0        .I      LDR      r1,[pc,#896] ; [0x10dc] = 0x20000190
        0x00000d5c:    223c        <"      MOVS     r2,#0x3c
        0x00000d5e:    315a        Z1      ADDS     r1,r1,#0x5a
        0x00000d60:    4620         F      MOV      r0,r4
        0x00000d62:    f001f8e1    ....    BL       UART_Write ; 0x1f28
        0x00000d66:    49de        .I      LDR      r1,[pc,#888] ; [0x10e0] = 0x20000363
        0x00000d68:    220a        ."      MOVS     r2,#0xa
        0x00000d6a:    3936        69      SUBS     r1,r1,#0x36
        0x00000d6c:    4620         F      MOV      r0,r4
        0x00000d6e:    f001f8db    ....    BL       UART_Write ; 0x1f28
        0x00000d72:    f7fffb95    ....    BL       read_time_set_stage_one_display ; 0x4a0
        0x00000d76:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x00000d7a:    f7ffffa7    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000d7e:    2205        ."      MOVS     r2,#5
        0x00000d80:    49d6        .I      LDR      r1,[pc,#856] ; [0x10dc] = 0x20000190
        0x00000d82:    4620         F      MOV      r0,r4
        0x00000d84:    f001f8d0    ....    BL       UART_Write ; 0x1f28
        0x00000d88:    2203        ."      MOVS     r2,#3
        0x00000d8a:    49d7        .I      LDR      r1,[pc,#860] ; [0x10e8] = 0x2000002c
        0x00000d8c:    4620         F      MOV      r0,r4
        0x00000d8e:    f001f8cb    ....    BL       UART_Write ; 0x1f28
        0x00000d92:    f7fffbd0    ....    BL       read_stage2_mode_address_set ; 0x536
        0x00000d96:    f04f0239    O.9.    MOV      r2,#0x39
        0x00000d9a:    b378        x.      CBZ      r0,0xdfc ; print_page_setting_1 + 200
        0x00000d9c:    49d0        .I      LDR      r1,[pc,#832] ; [0x10e0] = 0x20000363
        0x00000d9e:    3111        .1      ADDS     r1,r1,#0x11
        0x00000da0:    e03e        >.      B        0xe20 ; print_page_setting_1 + 236
        0x00000da2:    49ce        .I      LDR      r1,[pc,#824] ; [0x10dc] = 0x20000190
        0x00000da4:    223d        ="      MOVS     r2,#0x3d
        0x00000da6:    3196        .1      ADDS     r1,r1,#0x96
        0x00000da8:    4620         F      MOV      r0,r4
        0x00000daa:    f001f8bd    ....    BL       UART_Write ; 0x1f28
        0x00000dae:    49cc        .I      LDR      r1,[pc,#816] ; [0x10e0] = 0x20000363
        0x00000db0:    220a        ."      MOVS     r2,#0xa
        0x00000db2:    3936        69      SUBS     r1,r1,#0x36
        0x00000db4:    4620         F      MOV      r0,r4
        0x00000db6:    f001f8b7    ....    BL       UART_Write ; 0x1f28
        0x00000dba:    f7fffb6b    ..k.    BL       read_distance_relative_set_display ; 0x494
        0x00000dbe:    e7dc        ..      B        0xd7a ; print_page_setting_1 + 70
        0x00000dc0:    49c6        .I      LDR      r1,[pc,#792] ; [0x10dc] = 0x20000190
        0x00000dc2:    223d        ="      MOVS     r2,#0x3d
        0x00000dc4:    31d3        .1      ADDS     r1,r1,#0xd3
        0x00000dc6:    4620         F      MOV      r0,r4
        0x00000dc8:    f001f8ae    ....    BL       UART_Write ; 0x1f28
        0x00000dcc:    49c4        .I      LDR      r1,[pc,#784] ; [0x10e0] = 0x20000363
        0x00000dce:    220a        ."      MOVS     r2,#0xa
        0x00000dd0:    3936        69      SUBS     r1,r1,#0x36
        0x00000dd2:    4620         F      MOV      r0,r4
        0x00000dd4:    f001f8a8    ....    BL       UART_Write ; 0x1f28
        0x00000dd8:    f7fffb59    ..Y.    BL       read_distance_absolute_set_display ; 0x48e
        0x00000ddc:    e7cd        ..      B        0xd7a ; print_page_setting_1 + 70
        0x00000dde:    49c0        .I      LDR      r1,[pc,#768] ; [0x10e0] = 0x20000363
        0x00000de0:    223c        <"      MOVS     r2,#0x3c
        0x00000de2:    3972        r9      SUBS     r1,r1,#0x72
        0x00000de4:    4620         F      MOV      r0,r4
        0x00000de6:    f001f89f    ....    BL       UART_Write ; 0x1f28
        0x00000dea:    49bd        .I      LDR      r1,[pc,#756] ; [0x10e0] = 0x20000363
        0x00000dec:    220a        ."      MOVS     r2,#0xa
        0x00000dee:    3936        69      SUBS     r1,r1,#0x36
        0x00000df0:    4620         F      MOV      r0,r4
        0x00000df2:    f001f899    ....    BL       UART_Write ; 0x1f28
        0x00000df6:    f7fffb50    ..P.    BL       read_energy_set_display ; 0x49a
        0x00000dfa:    e7be        ..      B        0xd7a ; print_page_setting_1 + 70
        0x00000dfc:    e00e        ..      B        0xe1c ; print_page_setting_1 + 232
        0x00000dfe:    49b8        .I      LDR      r1,[pc,#736] ; [0x10e0] = 0x20000363
        0x00000e00:    2251        Q"      MOVS     r2,#0x51
        0x00000e02:    39c3        .9      SUBS     r1,r1,#0xc3
        0x00000e04:    4620         F      MOV      r0,r4
        0x00000e06:    f001f88f    ....    BL       UART_Write ; 0x1f28
        0x00000e0a:    49b5        .I      LDR      r1,[pc,#724] ; [0x10e0] = 0x20000363
        0x00000e0c:    220a        ."      MOVS     r2,#0xa
        0x00000e0e:    3936        69      SUBS     r1,r1,#0x36
        0x00000e10:    4620         F      MOV      r0,r4
        0x00000e12:    f001f889    ....    BL       UART_Write ; 0x1f28
        0x00000e16:    f7fffb46    ..F.    BL       read_power_stage_one_display ; 0x4a6
        0x00000e1a:    e7ae        ..      B        0xd7a ; print_page_setting_1 + 70
        0x00000e1c:    49b0        .I      LDR      r1,[pc,#704] ; [0x10e0] = 0x20000363
        0x00000e1e:    314a        J1      ADDS     r1,r1,#0x4a
        0x00000e20:    4620         F      MOV      r0,r4
        0x00000e22:    f001f881    ....    BL       UART_Write ; 0x1f28
        0x00000e26:    f7fffb9e    ....    BL       read_mode_early_stage_display ; 0x566
        0x00000e2a:    f04f0215    O...    MOV      r2,#0x15
        0x00000e2e:    b110        ..      CBZ      r0,0xe36 ; print_page_setting_1 + 258
        0x00000e30:    49ab        .I      LDR      r1,[pc,#684] ; [0x10e0] = 0x20000363
        0x00000e32:    3183        .1      ADDS     r1,r1,#0x83
        0x00000e34:    e001        ..      B        0xe3a ; print_page_setting_1 + 262
        0x00000e36:    49aa        .I      LDR      r1,[pc,#680] ; [0x10e0] = 0x20000363
        0x00000e38:    3198        .1      ADDS     r1,r1,#0x98
        0x00000e3a:    4620         F      MOV      r0,r4
        0x00000e3c:    f001f874    ..t.    BL       UART_Write ; 0x1f28
        0x00000e40:    f7fffbbf    ....    BL       read_mode_after_stage_display ; 0x5c2
        0x00000e44:    f04f0217    O...    MOV      r2,#0x17
        0x00000e48:    b110        ..      CBZ      r0,0xe50 ; print_page_setting_1 + 284
        0x00000e4a:    49a5        .I      LDR      r1,[pc,#660] ; [0x10e0] = 0x20000363
        0x00000e4c:    31ad        .1      ADDS     r1,r1,#0xad
        0x00000e4e:    e001        ..      B        0xe54 ; print_page_setting_1 + 288
        0x00000e50:    49a3        .I      LDR      r1,[pc,#652] ; [0x10e0] = 0x20000363
        0x00000e52:    31c4        .1      ADDS     r1,r1,#0xc4
        0x00000e54:    4620         F      MOV      r0,r4
        0x00000e56:    f001f867    ..g.    BL       UART_Write ; 0x1f28
        0x00000e5a:    49a1        .I      LDR      r1,[pc,#644] ; [0x10e0] = 0x20000363
        0x00000e5c:    2212        ."      MOVS     r2,#0x12
        0x00000e5e:    392c        ,9      SUBS     r1,r1,#0x2c
        0x00000e60:    4620         F      MOV      r0,r4
        0x00000e62:    f001f861    ..a.    BL       UART_Write ; 0x1f28
        0x00000e66:    f7fffaf7    ....    BL       read_force_set_display ; 0x458
        0x00000e6a:    f7ffff2f    ../.    BL       binary_to_bcd_array ; 0xccc
        0x00000e6e:    2205        ."      MOVS     r2,#5
        0x00000e70:    499a        .I      LDR      r1,[pc,#616] ; [0x10dc] = 0x20000190
        0x00000e72:    4620         F      MOV      r0,r4
        0x00000e74:    f001f858    ..X.    BL       UART_Write ; 0x1f28
        0x00000e78:    2203        ."      MOVS     r2,#3
        0x00000e7a:    499b        .I      LDR      r1,[pc,#620] ; [0x10e8] = 0x2000002c
        0x00000e7c:    4620         F      MOV      r0,r4
        0x00000e7e:    f001f853    ..S.    BL       UART_Write ; 0x1f28
        0x00000e82:    4997        .I      LDR      r1,[pc,#604] ; [0x10e0] = 0x20000363
        0x00000e84:    220c        ."      MOVS     r2,#0xc
        0x00000e86:    391a        .9      SUBS     r1,r1,#0x1a
        0x00000e88:    4620         F      MOV      r0,r4
        0x00000e8a:    f001f84d    ..M.    BL       UART_Write ; 0x1f28
        0x00000e8e:    f7fffadd    ....    BL       read_amplitude_set_display ; 0x44c
        0x00000e92:    f7ffff1b    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000e96:    2205        ."      MOVS     r2,#5
        0x00000e98:    4990        .I      LDR      r1,[pc,#576] ; [0x10dc] = 0x20000190
        0x00000e9a:    4620         F      MOV      r0,r4
        0x00000e9c:    f001f844    ..D.    BL       UART_Write ; 0x1f28
        0x00000ea0:    2203        ."      MOVS     r2,#3
        0x00000ea2:    4991        .I      LDR      r1,[pc,#580] ; [0x10e8] = 0x2000002c
        0x00000ea4:    4620         F      MOV      r0,r4
        0x00000ea6:    f001f83f    ..?.    BL       UART_Write ; 0x1f28
        0x00000eaa:    498d        .I      LDR      r1,[pc,#564] ; [0x10e0] = 0x20000363
        0x00000eac:    220e        ."      MOVS     r2,#0xe
        0x00000eae:    390e        .9      SUBS     r1,r1,#0xe
        0x00000eb0:    4620         F      MOV      r0,r4
        0x00000eb2:    f001f839    ..9.    BL       UART_Write ; 0x1f28
        0x00000eb6:    f7fffad2    ....    BL       read_hold_time_display ; 0x45e
        0x00000eba:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x00000ebe:    f7ffff05    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000ec2:    2205        ."      MOVS     r2,#5
        0x00000ec4:    4985        .I      LDR      r1,[pc,#532] ; [0x10dc] = 0x20000190
        0x00000ec6:    4620         F      MOV      r0,r4
        0x00000ec8:    f001f82e    ....    BL       UART_Write ; 0x1f28
        0x00000ecc:    4620         F      MOV      r0,r4
        0x00000ece:    e8bd4070    ..p@    POP      {r4-r6,lr}
        0x00000ed2:    2203        ."      MOVS     r2,#3
        0x00000ed4:    4984        .I      LDR      r1,[pc,#528] ; [0x10e8] = 0x2000002c
        0x00000ed6:    f001b827    ..'.    B.W      UART_Write ; 0x1f28
    print_page_setting_2
        0x00000eda:    b510        ..      PUSH     {r4,lr}
        0x00000edc:    4980        .I      LDR      r1,[pc,#512] ; [0x10e0] = 0x20000363
        0x00000ede:    4c81        .L      LDR      r4,[pc,#516] ; [0x10e4] = 0x40071000
        0x00000ee0:    220f        ."      MOVS     r2,#0xf
        0x00000ee2:    31db        .1      ADDS     r1,r1,#0xdb
        0x00000ee4:    4620         F      MOV      r0,r4
        0x00000ee6:    f001f81f    ....    BL       UART_Write ; 0x1f28
        0x00000eea:    f7fffab2    ....    BL       read_timeout_set_display ; 0x452
        0x00000eee:    f7fffeed    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000ef2:    2202        ."      MOVS     r2,#2
        0x00000ef4:    4979        yI      LDR      r1,[pc,#484] ; [0x10dc] = 0x20000190
        0x00000ef6:    4620         F      MOV      r0,r4
        0x00000ef8:    f001f816    ....    BL       UART_Write ; 0x1f28
        0x00000efc:    4620         F      MOV      r0,r4
        0x00000efe:    e8bd4010    ...@    POP      {r4,lr}
        0x00000f02:    2203        ."      MOVS     r2,#3
        0x00000f04:    4978        xI      LDR      r1,[pc,#480] ; [0x10e8] = 0x2000002c
        0x00000f06:    f001b80f    ....    B.W      UART_Write ; 0x1f28
    print_page_SectionVib
        0x00000f0a:    b510        ..      PUSH     {r4,lr}
        0x00000f0c:    4c75        uL      LDR      r4,[pc,#468] ; [0x10e4] = 0x40071000
        0x00000f0e:    220d        ."      MOVS     r2,#0xd
        0x00000f10:    4976        vI      LDR      r1,[pc,#472] ; [0x10ec] = 0x20000480
        0x00000f12:    4620         F      MOV      r0,r4
        0x00000f14:    f001f808    ....    BL       UART_Write ; 0x1f28
        0x00000f18:    f7fffae2    ....    BL       read_amplitudeA_set_stage2_display ; 0x4e0
        0x00000f1c:    f7fffed6    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000f20:    2205        ."      MOVS     r2,#5
        0x00000f22:    496e        nI      LDR      r1,[pc,#440] ; [0x10dc] = 0x20000190
        0x00000f24:    4620         F      MOV      r0,r4
        0x00000f26:    f000ffff    ....    BL       UART_Write ; 0x1f28
        0x00000f2a:    2203        ."      MOVS     r2,#3
        0x00000f2c:    496e        nI      LDR      r1,[pc,#440] ; [0x10e8] = 0x2000002c
        0x00000f2e:    4620         F      MOV      r0,r4
        0x00000f30:    f000fffa    ....    BL       UART_Write ; 0x1f28
        0x00000f34:    496d        mI      LDR      r1,[pc,#436] ; [0x10ec] = 0x20000480
        0x00000f36:    220d        ."      MOVS     r2,#0xd
        0x00000f38:    310d        .1      ADDS     r1,r1,#0xd
        0x00000f3a:    4620         F      MOV      r0,r4
        0x00000f3c:    f000fff4    ....    BL       UART_Write ; 0x1f28
        0x00000f40:    f7fffad1    ....    BL       read_amplitudeB_set_stage2_display ; 0x4e6
        0x00000f44:    f7fffec2    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000f48:    2205        ."      MOVS     r2,#5
        0x00000f4a:    4964        dI      LDR      r1,[pc,#400] ; [0x10dc] = 0x20000190
        0x00000f4c:    4620         F      MOV      r0,r4
        0x00000f4e:    f000ffeb    ....    BL       UART_Write ; 0x1f28
        0x00000f52:    2203        ."      MOVS     r2,#3
        0x00000f54:    4964        dI      LDR      r1,[pc,#400] ; [0x10e8] = 0x2000002c
        0x00000f56:    4620         F      MOV      r0,r4
        0x00000f58:    f000ffe6    ....    BL       UART_Write ; 0x1f28
        0x00000f5c:    f7fffabc    ....    BL       read_stage2_mode_address_display ; 0x4d8
        0x00000f60:    2803        .(      CMP      r0,#3
        0x00000f62:    d021        !.      BEQ      0xfa8 ; print_page_SectionVib + 158
        0x00000f64:    f7fffab8    ....    BL       read_stage2_mode_address_display ; 0x4d8
        0x00000f68:    2804        .(      CMP      r0,#4
        0x00000f6a:    d029        ).      BEQ      0xfc0 ; print_page_SectionVib + 182
        0x00000f6c:    f7fffab4    ....    BL       read_stage2_mode_address_display ; 0x4d8
        0x00000f70:    2804        .(      CMP      r0,#4
        0x00000f72:    d02e        ..      BEQ      0xfd2 ; print_page_SectionVib + 200
        0x00000f74:    f7fffab0    ....    BL       read_stage2_mode_address_display ; 0x4d8
        0x00000f78:    2806        .(      CMP      r0,#6
        0x00000f7a:    d133        3.      BNE      0xfe4 ; print_page_SectionVib + 218
        0x00000f7c:    495b        [I      LDR      r1,[pc,#364] ; [0x10ec] = 0x20000480
        0x00000f7e:    220c        ."      MOVS     r2,#0xc
        0x00000f80:    390c        .9      SUBS     r1,r1,#0xc
        0x00000f82:    4620         F      MOV      r0,r4
        0x00000f84:    f000ffd0    ....    BL       UART_Write ; 0x1f28
        0x00000f88:    f7fffacc    ....    BL       read_energy_set_stage2_display ; 0x524
        0x00000f8c:    f7fffe9e    ....    BL       binary_to_bcd_array ; 0xccc
        0x00000f90:    2205        ."      MOVS     r2,#5
        0x00000f92:    4952        RI      LDR      r1,[pc,#328] ; [0x10dc] = 0x20000190
        0x00000f94:    4620         F      MOV      r0,r4
        0x00000f96:    f000ffc7    ....    BL       UART_Write ; 0x1f28
        0x00000f9a:    4620         F      MOV      r0,r4
        0x00000f9c:    e8bd4010    ...@    POP      {r4,lr}
        0x00000fa0:    2203        ."      MOVS     r2,#3
        0x00000fa2:    4951        QI      LDR      r1,[pc,#324] ; [0x10e8] = 0x2000002c
        0x00000fa4:    f000bfc0    ....    B.W      UART_Write ; 0x1f28
        0x00000fa8:    4950        PI      LDR      r1,[pc,#320] ; [0x10ec] = 0x20000480
        0x00000faa:    220a        ."      MOVS     r2,#0xa
        0x00000fac:    3933        39      SUBS     r1,r1,#0x33
        0x00000fae:    4620         F      MOV      r0,r4
        0x00000fb0:    f000ffba    ....    BL       UART_Write ; 0x1f28
        0x00000fb4:    f7fffa9b    ....    BL       read_time_set_stage2_display ; 0x4ee
        0x00000fb8:    210a        .!      MOVS     r1,#0xa
        0x00000fba:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00000fbe:    e7e5        ..      B        0xf8c ; print_page_SectionVib + 130
        0x00000fc0:    494a        JI      LDR      r1,[pc,#296] ; [0x10ec] = 0x20000480
        0x00000fc2:    2212        ."      MOVS     r2,#0x12
        0x00000fc4:    3929        )9      SUBS     r1,r1,#0x29
        0x00000fc6:    4620         F      MOV      r0,r4
        0x00000fc8:    f000ffae    ....    BL       UART_Write ; 0x1f28
        0x00000fcc:    f7fffa98    ....    BL       read_distance_set_stage2_display ; 0x500
        0x00000fd0:    e7dc        ..      B        0xf8c ; print_page_SectionVib + 130
        0x00000fd2:    4946        FI      LDR      r1,[pc,#280] ; [0x10ec] = 0x20000480
        0x00000fd4:    220b        ."      MOVS     r2,#0xb
        0x00000fd6:    3917        .9      SUBS     r1,r1,#0x17
        0x00000fd8:    4620         F      MOV      r0,r4
        0x00000fda:    f000ffa5    ....    BL       UART_Write ; 0x1f28
        0x00000fde:    f7fffa98    ....    BL       read_power_set_stage2_display ; 0x512
        0x00000fe2:    e7d3        ..      B        0xf8c ; print_page_SectionVib + 130
        0x00000fe4:    bd10        ..      POP      {r4,pc}
    print_page_head_down
        0x00000fe6:    b570        p.      PUSH     {r4-r6,lr}
        0x00000fe8:    4940        @I      LDR      r1,[pc,#256] ; [0x10ec] = 0x20000480
        0x00000fea:    4d3e        >M      LDR      r5,[pc,#248] ; [0x10e4] = 0x40071000
        0x00000fec:    2209        ."      MOVS     r2,#9
        0x00000fee:    311a        .1      ADDS     r1,r1,#0x1a
        0x00000ff0:    4628        (F      MOV      r0,r5
        0x00000ff2:    f000ff99    ....    BL       UART_Write ; 0x1f28
        0x00000ff6:    f7fffb41    ..A.    BL       read_pressure_display ; 0x67c
        0x00000ffa:    f7fffe67    ..g.    BL       binary_to_bcd_array ; 0xccc
        0x00000ffe:    2205        ."      MOVS     r2,#5
        0x00001000:    4936        6I      LDR      r1,[pc,#216] ; [0x10dc] = 0x20000190
        0x00001002:    4628        (F      MOV      r0,r5
        0x00001004:    f000ff90    ....    BL       UART_Write ; 0x1f28
        0x00001008:    2203        ."      MOVS     r2,#3
        0x0000100a:    4937        7I      LDR      r1,[pc,#220] ; [0x10e8] = 0x2000002c
        0x0000100c:    4628        (F      MOV      r0,r5
        0x0000100e:    f000ff8b    ....    BL       UART_Write ; 0x1f28
        0x00001012:    4936        6I      LDR      r1,[pc,#216] ; [0x10ec] = 0x20000480
        0x00001014:    2209        ."      MOVS     r2,#9
        0x00001016:    3123        #1      ADDS     r1,r1,#0x23
        0x00001018:    4628        (F      MOV      r0,r5
        0x0000101a:    f000ff85    ....    BL       UART_Write ; 0x1f28
        0x0000101e:    f7fffb21    ..!.    BL       read_force_display ; 0x664
        0x00001022:    f7fffe53    ..S.    BL       binary_to_bcd_array ; 0xccc
        0x00001026:    2205        ."      MOVS     r2,#5
        0x00001028:    492c        ,I      LDR      r1,[pc,#176] ; [0x10dc] = 0x20000190
        0x0000102a:    4628        (F      MOV      r0,r5
        0x0000102c:    f000ff7c    ..|.    BL       UART_Write ; 0x1f28
        0x00001030:    2203        ."      MOVS     r2,#3
        0x00001032:    492d        -I      LDR      r1,[pc,#180] ; [0x10e8] = 0x2000002c
        0x00001034:    4628        (F      MOV      r0,r5
        0x00001036:    f000ff77    ..w.    BL       UART_Write ; 0x1f28
        0x0000103a:    492c        ,I      LDR      r1,[pc,#176] ; [0x10ec] = 0x20000480
        0x0000103c:    220e        ."      MOVS     r2,#0xe
        0x0000103e:    312c        ,1      ADDS     r1,r1,#0x2c
        0x00001040:    4628        (F      MOV      r0,r5
        0x00001042:    f000ff71    ..q.    BL       UART_Write ; 0x1f28
        0x00001046:    f7fffb11    ....    BL       read_distance_display ; 0x66c
        0x0000104a:    f7fffe3f    ..?.    BL       binary_to_bcd_array ; 0xccc
        0x0000104e:    2203        ."      MOVS     r2,#3
        0x00001050:    4922        "I      LDR      r1,[pc,#136] ; [0x10dc] = 0x20000190
        0x00001052:    4628        (F      MOV      r0,r5
        0x00001054:    f000ff68    ..h.    BL       UART_Write ; 0x1f28
        0x00001058:    4c20         L      LDR      r4,[pc,#128] ; [0x10dc] = 0x20000190
        0x0000105a:    202e        .       MOVS     r0,#0x2e
        0x0000105c:    3c10        .<      SUBS     r4,r4,#0x10
        0x0000105e:    2201        ."      MOVS     r2,#1
        0x00001060:    7020         p      STRB     r0,[r4,#0]
        0x00001062:    4621        !F      MOV      r1,r4
        0x00001064:    4628        (F      MOV      r0,r5
        0x00001066:    f000ff5f    .._.    BL       UART_Write ; 0x1f28
        0x0000106a:    4e1c        .N      LDR      r6,[pc,#112] ; [0x10dc] = 0x20000190
        0x0000106c:    2201        ."      MOVS     r2,#1
        0x0000106e:    4621        !F      MOV      r1,r4
        0x00001070:    78f0        .x      LDRB     r0,[r6,#3]
        0x00001072:    7020         p      STRB     r0,[r4,#0]
        0x00001074:    4628        (F      MOV      r0,r5
        0x00001076:    f000ff57    ..W.    BL       UART_Write ; 0x1f28
        0x0000107a:    7930        0y      LDRB     r0,[r6,#4]
        0x0000107c:    7020         p      STRB     r0,[r4,#0]
        0x0000107e:    2201        ."      MOVS     r2,#1
        0x00001080:    4621        !F      MOV      r1,r4
        0x00001082:    4628        (F      MOV      r0,r5
        0x00001084:    f000ff50    ..P.    BL       UART_Write ; 0x1f28
        0x00001088:    2022        "       MOVS     r0,#0x22
        0x0000108a:    7020         p      STRB     r0,[r4,#0]
        0x0000108c:    2201        ."      MOVS     r2,#1
        0x0000108e:    4621        !F      MOV      r1,r4
        0x00001090:    4628        (F      MOV      r0,r5
        0x00001092:    f000ff49    ..I.    BL       UART_Write ; 0x1f28
        0x00001096:    4628        (F      MOV      r0,r5
        0x00001098:    e8bd4070    ..p@    POP      {r4-r6,lr}
        0x0000109c:    2203        ."      MOVS     r2,#3
        0x0000109e:    4912        .I      LDR      r1,[pc,#72] ; [0x10e8] = 0x2000002c
        0x000010a0:    f000bf42    ..B.    B.W      UART_Write ; 0x1f28
    print_page_weld_record
        0x000010a4:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x000010a8:    490c        .I      LDR      r1,[pc,#48] ; [0x10dc] = 0x20000190
        0x000010aa:    4f0e        .O      LDR      r7,[pc,#56] ; [0x10e4] = 0x40071000
        0x000010ac:    2207        ."      MOVS     r2,#7
        0x000010ae:    1d49        I.      ADDS     r1,r1,#5
        0x000010b0:    4638        8F      MOV      r0,r7
        0x000010b2:    f000ff39    ..9.    BL       UART_Write ; 0x1f28
        0x000010b6:    f7fffaaa    ....    BL       read_freq_start ; 0x60e
        0x000010ba:    f7fffe07    ....    BL       binary_to_bcd_array ; 0xccc
        0x000010be:    2205        ."      MOVS     r2,#5
        0x000010c0:    4906        .I      LDR      r1,[pc,#24] ; [0x10dc] = 0x20000190
        0x000010c2:    4638        8F      MOV      r0,r7
        0x000010c4:    f000ff30    ..0.    BL       UART_Write ; 0x1f28
        0x000010c8:    2203        ."      MOVS     r2,#3
        0x000010ca:    4907        .I      LDR      r1,[pc,#28] ; [0x10e8] = 0x2000002c
        0x000010cc:    4638        8F      MOV      r0,r7
        0x000010ce:    f000ff2b    ..+.    BL       UART_Write ; 0x1f28
        0x000010d2:    4902        .I      LDR      r1,[pc,#8] ; [0x10dc] = 0x20000190
        0x000010d4:    2207        ."      MOVS     r2,#7
        0x000010d6:    310c        .1      ADDS     r1,r1,#0xc
        0x000010d8:    4638        8F      MOV      r0,r7
        0x000010da:    e009        ..      B        0x10f0 ; print_page_weld_record + 76
    $d
        0x000010dc:    20000190    ...     DCD    536871312
        0x000010e0:    20000363    c..     DCD    536871779
        0x000010e4:    40071000    ...@    DCD    1074204672
        0x000010e8:    2000002c    ,..     DCD    536870956
        0x000010ec:    20000480    ...     DCD    536872064
    $t
        0x000010f0:    f000ff1a    ....    BL       UART_Write ; 0x1f28
        0x000010f4:    f7fffa8f    ....    BL       read_freq_end ; 0x616
        0x000010f8:    f7fffde8    ....    BL       binary_to_bcd_array ; 0xccc
        0x000010fc:    2205        ."      MOVS     r2,#5
        0x000010fe:    49fe        .I      LDR      r1,[pc,#1016] ; [0x14f8] = 0x20000190
        0x00001100:    4638        8F      MOV      r0,r7
        0x00001102:    f000ff11    ....    BL       UART_Write ; 0x1f28
        0x00001106:    2203        ."      MOVS     r2,#3
        0x00001108:    49fc        .I      LDR      r1,[pc,#1008] ; [0x14fc] = 0x2000002c
        0x0000110a:    4638        8F      MOV      r0,r7
        0x0000110c:    f000ff0c    ....    BL       UART_Write ; 0x1f28
        0x00001110:    f7fffa81    ....    BL       read_freq_end ; 0x616
        0x00001114:    4604        .F      MOV      r4,r0
        0x00001116:    f7fffa7a    ..z.    BL       read_freq_start ; 0x60e
        0x0000111a:    4ef7        .N      LDR      r6,[pc,#988] ; [0x14f8] = 0x20000190
        0x0000111c:    1a20         .      SUBS     r0,r4,r0
        0x0000111e:    3e10        .>      SUBS     r6,r6,#0x10
        0x00001120:    2209        ."      MOVS     r2,#9
        0x00001122:    6070        p`      STR      r0,[r6,#4]
        0x00001124:    f2063167    ..g1    ADD      r1,r6,#0x367
        0x00001128:    4638        8F      MOV      r0,r7
        0x0000112a:    f000fefd    ....    BL       UART_Write ; 0x1f28
        0x0000112e:    6871        qh      LDR      r1,[r6,#4]
        0x00001130:    4634        4F      MOV      r4,r6
        0x00001132:    2900        .)      CMP      r1,#0
        0x00001134:    da04        ..      BGE      0x1140 ; print_page_weld_record + 156
        0x00001136:    202d        -       MOVS     r0,#0x2d
        0x00001138:    7020         p      STRB     r0,[r4,#0]
        0x0000113a:    4248        HB      RSBS     r0,r1,#0
        0x0000113c:    60b0        .`      STR      r0,[r6,#8]
        0x0000113e:    e002        ..      B        0x1146 ; print_page_weld_record + 162
        0x00001140:    202b        +       MOVS     r0,#0x2b
        0x00001142:    7020         p      STRB     r0,[r4,#0]
        0x00001144:    60b1        .`      STR      r1,[r6,#8]
        0x00001146:    49ec        .I      LDR      r1,[pc,#944] ; [0x14f8] = 0x20000190
        0x00001148:    2201        ."      MOVS     r2,#1
        0x0000114a:    3910        .9      SUBS     r1,r1,#0x10
        0x0000114c:    4638        8F      MOV      r0,r7
        0x0000114e:    f000feeb    ....    BL       UART_Write ; 0x1f28
        0x00001152:    68b0        .h      LDR      r0,[r6,#8]
        0x00001154:    4de8        .M      LDR      r5,[pc,#928] ; [0x14f8] = 0x20000190
        0x00001156:    f5b07f7a    ..z.    CMP      r0,#0x3e8
        0x0000115a:    da7c        |.      BGE      0x1256 ; print_page_weld_record + 434
        0x0000115c:    f7fffdb6    ....    BL       binary_to_bcd_array ; 0xccc
        0x00001160:    68b0        .h      LDR      r0,[r6,#8]
        0x00001162:    2863        c(      CMP      r0,#0x63
        0x00001164:    dd07        ..      BLE      0x1176 ; print_page_weld_record + 210
        0x00001166:    78a8        .x      LDRB     r0,[r5,#2]
        0x00001168:    7020         p      STRB     r0,[r4,#0]
        0x0000116a:    2201        ."      MOVS     r2,#1
        0x0000116c:    f1a50110    ....    SUB      r1,r5,#0x10
        0x00001170:    4638        8F      MOV      r0,r7
        0x00001172:    f000fed9    ....    BL       UART_Write ; 0x1f28
        0x00001176:    68b0        .h      LDR      r0,[r6,#8]
        0x00001178:    2809        .(      CMP      r0,#9
        0x0000117a:    dd07        ..      BLE      0x118c ; print_page_weld_record + 232
        0x0000117c:    78e8        .x      LDRB     r0,[r5,#3]
        0x0000117e:    49de        .I      LDR      r1,[pc,#888] ; [0x14f8] = 0x20000190
        0x00001180:    7020         p      STRB     r0,[r4,#0]
        0x00001182:    2201        ."      MOVS     r2,#1
        0x00001184:    3910        .9      SUBS     r1,r1,#0x10
        0x00001186:    4638        8F      MOV      r0,r7
        0x00001188:    f000fece    ....    BL       UART_Write ; 0x1f28
        0x0000118c:    7928        (y      LDRB     r0,[r5,#4]
        0x0000118e:    49da        .I      LDR      r1,[pc,#872] ; [0x14f8] = 0x20000190
        0x00001190:    7020         p      STRB     r0,[r4,#0]
        0x00001192:    2201        ."      MOVS     r2,#1
        0x00001194:    3910        .9      SUBS     r1,r1,#0x10
        0x00001196:    4638        8F      MOV      r0,r7
        0x00001198:    f000fec6    ....    BL       UART_Write ; 0x1f28
        0x0000119c:    49d6        .I      LDR      r1,[pc,#856] ; [0x14f8] = 0x20000190
        0x0000119e:    2622        "&      MOVS     r6,#0x22
        0x000011a0:    7026        &p      STRB     r6,[r4,#0]
        0x000011a2:    2201        ."      MOVS     r2,#1
        0x000011a4:    3910        .9      SUBS     r1,r1,#0x10
        0x000011a6:    46b8        .F      MOV      r8,r7
        0x000011a8:    4638        8F      MOV      r0,r7
        0x000011aa:    f000febd    ....    BL       UART_Write ; 0x1f28
        0x000011ae:    2203        ."      MOVS     r2,#3
        0x000011b0:    49d2        .I      LDR      r1,[pc,#840] ; [0x14fc] = 0x2000002c
        0x000011b2:    4640        @F      MOV      r0,r8
        0x000011b4:    f000feb8    ....    BL       UART_Write ; 0x1f28
        0x000011b8:    49cf        .I      LDR      r1,[pc,#828] ; [0x14f8] = 0x20000190
        0x000011ba:    2207        ."      MOVS     r2,#7
        0x000011bc:    3113        .1      ADDS     r1,r1,#0x13
        0x000011be:    4640        @F      MOV      r0,r8
        0x000011c0:    f000feb2    ....    BL       UART_Write ; 0x1f28
        0x000011c4:    f7fffa1f    ....    BL       read_freq_max ; 0x606
        0x000011c8:    f7fffd80    ....    BL       binary_to_bcd_array ; 0xccc
        0x000011cc:    2205        ."      MOVS     r2,#5
        0x000011ce:    49ca        .I      LDR      r1,[pc,#808] ; [0x14f8] = 0x20000190
        0x000011d0:    4640        @F      MOV      r0,r8
        0x000011d2:    f000fea9    ....    BL       UART_Write ; 0x1f28
        0x000011d6:    2203        ."      MOVS     r2,#3
        0x000011d8:    49c8        .I      LDR      r1,[pc,#800] ; [0x14fc] = 0x2000002c
        0x000011da:    4640        @F      MOV      r0,r8
        0x000011dc:    f000fea4    ....    BL       UART_Write ; 0x1f28
        0x000011e0:    49c5        .I      LDR      r1,[pc,#788] ; [0x14f8] = 0x20000190
        0x000011e2:    2207        ."      MOVS     r2,#7
        0x000011e4:    311a        .1      ADDS     r1,r1,#0x1a
        0x000011e6:    4640        @F      MOV      r0,r8
        0x000011e8:    f000fe9e    ....    BL       UART_Write ; 0x1f28
        0x000011ec:    f7fffa07    ....    BL       read_freq_min ; 0x5fe
        0x000011f0:    f7fffd6c    ..l.    BL       binary_to_bcd_array ; 0xccc
        0x000011f4:    2205        ."      MOVS     r2,#5
        0x000011f6:    49c0        .I      LDR      r1,[pc,#768] ; [0x14f8] = 0x20000190
        0x000011f8:    4640        @F      MOV      r0,r8
        0x000011fa:    f000fe95    ....    BL       UART_Write ; 0x1f28
        0x000011fe:    2203        ."      MOVS     r2,#3
        0x00001200:    49be        .I      LDR      r1,[pc,#760] ; [0x14fc] = 0x2000002c
        0x00001202:    4640        @F      MOV      r0,r8
        0x00001204:    f000fe90    ....    BL       UART_Write ; 0x1f28
        0x00001208:    49bb        .I      LDR      r1,[pc,#748] ; [0x14f8] = 0x20000190
        0x0000120a:    2207        ."      MOVS     r2,#7
        0x0000120c:    3121        !1      ADDS     r1,r1,#0x21
        0x0000120e:    4640        @F      MOV      r0,r8
        0x00001210:    f000fe8a    ....    BL       UART_Write ; 0x1f28
        0x00001214:    f7fffa0a    ....    BL       read_P_max ; 0x62c
        0x00001218:    f7fffd58    ..X.    BL       binary_to_bcd_array ; 0xccc
        0x0000121c:    2205        ."      MOVS     r2,#5
        0x0000121e:    49b6        .I      LDR      r1,[pc,#728] ; [0x14f8] = 0x20000190
        0x00001220:    4640        @F      MOV      r0,r8
        0x00001222:    f000fe81    ....    BL       UART_Write ; 0x1f28
        0x00001226:    2203        ."      MOVS     r2,#3
        0x00001228:    49b4        .I      LDR      r1,[pc,#720] ; [0x14fc] = 0x2000002c
        0x0000122a:    4640        @F      MOV      r0,r8
        0x0000122c:    f000fe7c    ..|.    BL       UART_Write ; 0x1f28
        0x00001230:    49b1        .I      LDR      r1,[pc,#708] ; [0x14f8] = 0x20000190
        0x00001232:    2207        ."      MOVS     r2,#7
        0x00001234:    3128        (1      ADDS     r1,r1,#0x28
        0x00001236:    4640        @F      MOV      r0,r8
        0x00001238:    f000fe76    ..v.    BL       UART_Write ; 0x1f28
        0x0000123c:    f7fffa1a    ....    BL       read_energy_display ; 0x674
        0x00001240:    f7fffd44    ..D.    BL       binary_to_bcd_array ; 0xccc
        0x00001244:    2205        ."      MOVS     r2,#5
        0x00001246:    49ac        .I      LDR      r1,[pc,#688] ; [0x14f8] = 0x20000190
        0x00001248:    4640        @F      MOV      r0,r8
        0x0000124a:    f000fe6d    ..m.    BL       UART_Write ; 0x1f28
        0x0000124e:    2203        ."      MOVS     r2,#3
        0x00001250:    49aa        .I      LDR      r1,[pc,#680] ; [0x14fc] = 0x2000002c
        0x00001252:    4640        @F      MOV      r0,r8
        0x00001254:    e000        ..      B        0x1258 ; print_page_weld_record + 436
        0x00001256:    e15c        \.      B        0x1512 ; print_page_weld_record + 1134
        0x00001258:    f000fe66    ..f.    BL       UART_Write ; 0x1f28
        0x0000125c:    49a6        .I      LDR      r1,[pc,#664] ; [0x14f8] = 0x20000190
        0x0000125e:    2207        ."      MOVS     r2,#7
        0x00001260:    313d        =1      ADDS     r1,r1,#0x3d
        0x00001262:    4640        @F      MOV      r0,r8
        0x00001264:    f000fe60    ..`.    BL       UART_Write ; 0x1f28
        0x00001268:    f7fff9ec    ....    BL       read_timeout_occured ; 0x644
        0x0000126c:    f7fffd2e    ....    BL       binary_to_bcd_array ; 0xccc
        0x00001270:    2205        ."      MOVS     r2,#5
        0x00001272:    49a1        .I      LDR      r1,[pc,#644] ; [0x14f8] = 0x20000190
        0x00001274:    4640        @F      MOV      r0,r8
        0x00001276:    f000fe57    ..W.    BL       UART_Write ; 0x1f28
        0x0000127a:    2203        ."      MOVS     r2,#3
        0x0000127c:    499f        .I      LDR      r1,[pc,#636] ; [0x14fc] = 0x2000002c
        0x0000127e:    4640        @F      MOV      r0,r8
        0x00001280:    f000fe52    ..R.    BL       UART_Write ; 0x1f28
        0x00001284:    2209        ."      MOVS     r2,#9
        0x00001286:    499e        .I      LDR      r1,[pc,#632] ; [0x1500] = 0x200004ba
        0x00001288:    4640        @F      MOV      r0,r8
        0x0000128a:    f000fe4d    ..M.    BL       UART_Write ; 0x1f28
        0x0000128e:    f7fff9d6    ....    BL       read_time_on ; 0x63e
        0x00001292:    f7fffd1b    ....    BL       binary_to_bcd_array ; 0xccc
        0x00001296:    2202        ."      MOVS     r2,#2
        0x00001298:    4997        .I      LDR      r1,[pc,#604] ; [0x14f8] = 0x20000190
        0x0000129a:    4640        @F      MOV      r0,r8
        0x0000129c:    f000fe44    ..D.    BL       UART_Write ; 0x1f28
        0x000012a0:    4995        .I      LDR      r1,[pc,#596] ; [0x14f8] = 0x20000190
        0x000012a2:    272e        .'      MOVS     r7,#0x2e
        0x000012a4:    7027        'p      STRB     r7,[r4,#0]
        0x000012a6:    2201        ."      MOVS     r2,#1
        0x000012a8:    3910        .9      SUBS     r1,r1,#0x10
        0x000012aa:    4640        @F      MOV      r0,r8
        0x000012ac:    f000fe3c    ..<.    BL       UART_Write ; 0x1f28
        0x000012b0:    78a8        .x      LDRB     r0,[r5,#2]
        0x000012b2:    4991        .I      LDR      r1,[pc,#580] ; [0x14f8] = 0x20000190
        0x000012b4:    7020         p      STRB     r0,[r4,#0]
        0x000012b6:    2201        ."      MOVS     r2,#1
        0x000012b8:    3910        .9      SUBS     r1,r1,#0x10
        0x000012ba:    4640        @F      MOV      r0,r8
        0x000012bc:    f000fe34    ..4.    BL       UART_Write ; 0x1f28
        0x000012c0:    78e8        .x      LDRB     r0,[r5,#3]
        0x000012c2:    498d        .I      LDR      r1,[pc,#564] ; [0x14f8] = 0x20000190
        0x000012c4:    7020         p      STRB     r0,[r4,#0]
        0x000012c6:    2201        ."      MOVS     r2,#1
        0x000012c8:    3910        .9      SUBS     r1,r1,#0x10
        0x000012ca:    4640        @F      MOV      r0,r8
        0x000012cc:    f000fe2c    ..,.    BL       UART_Write ; 0x1f28
        0x000012d0:    7928        (y      LDRB     r0,[r5,#4]
        0x000012d2:    4989        .I      LDR      r1,[pc,#548] ; [0x14f8] = 0x20000190
        0x000012d4:    7020         p      STRB     r0,[r4,#0]
        0x000012d6:    2201        ."      MOVS     r2,#1
        0x000012d8:    3910        .9      SUBS     r1,r1,#0x10
        0x000012da:    4640        @F      MOV      r0,r8
        0x000012dc:    f000fe24    ..$.    BL       UART_Write ; 0x1f28
        0x000012e0:    4985        .I      LDR      r1,[pc,#532] ; [0x14f8] = 0x20000190
        0x000012e2:    7026        &p      STRB     r6,[r4,#0]
        0x000012e4:    2201        ."      MOVS     r2,#1
        0x000012e6:    3910        .9      SUBS     r1,r1,#0x10
        0x000012e8:    4640        @F      MOV      r0,r8
        0x000012ea:    f000fe1d    ....    BL       UART_Write ; 0x1f28
        0x000012ee:    2203        ."      MOVS     r2,#3
        0x000012f0:    4982        .I      LDR      r1,[pc,#520] ; [0x14fc] = 0x2000002c
        0x000012f2:    4640        @F      MOV      r0,r8
        0x000012f4:    f000fe18    ....    BL       UART_Write ; 0x1f28
        0x000012f8:    4981        .I      LDR      r1,[pc,#516] ; [0x1500] = 0x200004ba
        0x000012fa:    2209        ."      MOVS     r2,#9
        0x000012fc:    3109        .1      ADDS     r1,r1,#9
        0x000012fe:    4640        @F      MOV      r0,r8
        0x00001300:    f000fe12    ....    BL       UART_Write ; 0x1f28
        0x00001304:    f7fff995    ....    BL       read_distance_travelled ; 0x632
        0x00001308:    f7fffce0    ....    BL       binary_to_bcd_array ; 0xccc
        0x0000130c:    2203        ."      MOVS     r2,#3
        0x0000130e:    497a        zI      LDR      r1,[pc,#488] ; [0x14f8] = 0x20000190
        0x00001310:    4640        @F      MOV      r0,r8
        0x00001312:    f000fe09    ....    BL       UART_Write ; 0x1f28
        0x00001316:    4978        xI      LDR      r1,[pc,#480] ; [0x14f8] = 0x20000190
        0x00001318:    7027        'p      STRB     r7,[r4,#0]
        0x0000131a:    2201        ."      MOVS     r2,#1
        0x0000131c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000131e:    4640        @F      MOV      r0,r8
        0x00001320:    f000fe02    ....    BL       UART_Write ; 0x1f28
        0x00001324:    78e8        .x      LDRB     r0,[r5,#3]
        0x00001326:    4974        tI      LDR      r1,[pc,#464] ; [0x14f8] = 0x20000190
        0x00001328:    7020         p      STRB     r0,[r4,#0]
        0x0000132a:    2201        ."      MOVS     r2,#1
        0x0000132c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000132e:    4640        @F      MOV      r0,r8
        0x00001330:    f000fdfa    ....    BL       UART_Write ; 0x1f28
        0x00001334:    7928        (y      LDRB     r0,[r5,#4]
        0x00001336:    4970        pI      LDR      r1,[pc,#448] ; [0x14f8] = 0x20000190
        0x00001338:    7020         p      STRB     r0,[r4,#0]
        0x0000133a:    2201        ."      MOVS     r2,#1
        0x0000133c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000133e:    4640        @F      MOV      r0,r8
        0x00001340:    f000fdf2    ....    BL       UART_Write ; 0x1f28
        0x00001344:    496c        lI      LDR      r1,[pc,#432] ; [0x14f8] = 0x20000190
        0x00001346:    7026        &p      STRB     r6,[r4,#0]
        0x00001348:    2201        ."      MOVS     r2,#1
        0x0000134a:    3910        .9      SUBS     r1,r1,#0x10
        0x0000134c:    4640        @F      MOV      r0,r8
        0x0000134e:    f000fdeb    ....    BL       UART_Write ; 0x1f28
        0x00001352:    2203        ."      MOVS     r2,#3
        0x00001354:    4969        iI      LDR      r1,[pc,#420] ; [0x14fc] = 0x2000002c
        0x00001356:    4640        @F      MOV      r0,r8
        0x00001358:    f000fde6    ....    BL       UART_Write ; 0x1f28
        0x0000135c:    4968        hI      LDR      r1,[pc,#416] ; [0x1500] = 0x200004ba
        0x0000135e:    2209        ."      MOVS     r2,#9
        0x00001360:    3112        .1      ADDS     r1,r1,#0x12
        0x00001362:    4640        @F      MOV      r0,r8
        0x00001364:    f000fde0    ....    BL       UART_Write ; 0x1f28
        0x00001368:    f7fff966    ..f.    BL       read_distance_reached ; 0x638
        0x0000136c:    f7fffcae    ....    BL       binary_to_bcd_array ; 0xccc
        0x00001370:    2203        ."      MOVS     r2,#3
        0x00001372:    4961        aI      LDR      r1,[pc,#388] ; [0x14f8] = 0x20000190
        0x00001374:    4640        @F      MOV      r0,r8
        0x00001376:    f000fdd7    ....    BL       UART_Write ; 0x1f28
        0x0000137a:    495f        _I      LDR      r1,[pc,#380] ; [0x14f8] = 0x20000190
        0x0000137c:    7027        'p      STRB     r7,[r4,#0]
        0x0000137e:    2201        ."      MOVS     r2,#1
        0x00001380:    3910        .9      SUBS     r1,r1,#0x10
        0x00001382:    4640        @F      MOV      r0,r8
        0x00001384:    f000fdd0    ....    BL       UART_Write ; 0x1f28
        0x00001388:    78e8        .x      LDRB     r0,[r5,#3]
        0x0000138a:    495b        [I      LDR      r1,[pc,#364] ; [0x14f8] = 0x20000190
        0x0000138c:    7020         p      STRB     r0,[r4,#0]
        0x0000138e:    2201        ."      MOVS     r2,#1
        0x00001390:    3910        .9      SUBS     r1,r1,#0x10
        0x00001392:    4640        @F      MOV      r0,r8
        0x00001394:    f000fdc8    ....    BL       UART_Write ; 0x1f28
        0x00001398:    7928        (y      LDRB     r0,[r5,#4]
        0x0000139a:    4957        WI      LDR      r1,[pc,#348] ; [0x14f8] = 0x20000190
        0x0000139c:    7020         p      STRB     r0,[r4,#0]
        0x0000139e:    2201        ."      MOVS     r2,#1
        0x000013a0:    3910        .9      SUBS     r1,r1,#0x10
        0x000013a2:    4640        @F      MOV      r0,r8
        0x000013a4:    f000fdc0    ....    BL       UART_Write ; 0x1f28
        0x000013a8:    4953        SI      LDR      r1,[pc,#332] ; [0x14f8] = 0x20000190
        0x000013aa:    7026        &p      STRB     r6,[r4,#0]
        0x000013ac:    2201        ."      MOVS     r2,#1
        0x000013ae:    3910        .9      SUBS     r1,r1,#0x10
        0x000013b0:    4640        @F      MOV      r0,r8
        0x000013b2:    f000fdb9    ....    BL       UART_Write ; 0x1f28
        0x000013b6:    2203        ."      MOVS     r2,#3
        0x000013b8:    4950        PI      LDR      r1,[pc,#320] ; [0x14fc] = 0x2000002c
        0x000013ba:    4640        @F      MOV      r0,r8
        0x000013bc:    f000fdb4    ....    BL       UART_Write ; 0x1f28
        0x000013c0:    494d        MI      LDR      r1,[pc,#308] ; [0x14f8] = 0x20000190
        0x000013c2:    2207        ."      MOVS     r2,#7
        0x000013c4:    312f        /1      ADDS     r1,r1,#0x2f
        0x000013c6:    4640        @F      MOV      r0,r8
        0x000013c8:    f000fdae    ....    BL       UART_Write ; 0x1f28
        0x000013cc:    f7fff927    ..'.    BL       read_F_start ; 0x61e
        0x000013d0:    f7fffc7c    ..|.    BL       binary_to_bcd_array ; 0xccc
        0x000013d4:    2205        ."      MOVS     r2,#5
        0x000013d6:    4948        HI      LDR      r1,[pc,#288] ; [0x14f8] = 0x20000190
        0x000013d8:    4640        @F      MOV      r0,r8
        0x000013da:    f000fda5    ....    BL       UART_Write ; 0x1f28
        0x000013de:    2203        ."      MOVS     r2,#3
        0x000013e0:    4946        FI      LDR      r1,[pc,#280] ; [0x14fc] = 0x2000002c
        0x000013e2:    4640        @F      MOV      r0,r8
        0x000013e4:    f000fda0    ....    BL       UART_Write ; 0x1f28
        0x000013e8:    4943        CI      LDR      r1,[pc,#268] ; [0x14f8] = 0x20000190
        0x000013ea:    2207        ."      MOVS     r2,#7
        0x000013ec:    3136        61      ADDS     r1,r1,#0x36
        0x000013ee:    4640        @F      MOV      r0,r8
        0x000013f0:    f000fd9a    ....    BL       UART_Write ; 0x1f28
        0x000013f4:    f7fff830    ..0.    BL       read_force_set_display ; 0x458
        0x000013f8:    f7fffc68    ..h.    BL       binary_to_bcd_array ; 0xccc
        0x000013fc:    2205        ."      MOVS     r2,#5
        0x000013fe:    493e        >I      LDR      r1,[pc,#248] ; [0x14f8] = 0x20000190
        0x00001400:    4640        @F      MOV      r0,r8
        0x00001402:    f000fd91    ....    BL       UART_Write ; 0x1f28
        0x00001406:    2203        ."      MOVS     r2,#3
        0x00001408:    493c        <I      LDR      r1,[pc,#240] ; [0x14fc] = 0x2000002c
        0x0000140a:    4640        @F      MOV      r0,r8
        0x0000140c:    f000fd8c    ....    BL       UART_Write ; 0x1f28
        0x00001410:    4939        9I      LDR      r1,[pc,#228] ; [0x14f8] = 0x20000190
        0x00001412:    2208        ."      MOVS     r2,#8
        0x00001414:    3152        R1      ADDS     r1,r1,#0x52
        0x00001416:    4640        @F      MOV      r0,r8
        0x00001418:    f000fd86    ....    BL       UART_Write ; 0x1f28
        0x0000141c:    f7fff903    ....    BL       read_F_max ; 0x626
        0x00001420:    f7fffc54    ..T.    BL       binary_to_bcd_array ; 0xccc
        0x00001424:    2205        ."      MOVS     r2,#5
        0x00001426:    4934        4I      LDR      r1,[pc,#208] ; [0x14f8] = 0x20000190
        0x00001428:    4640        @F      MOV      r0,r8
        0x0000142a:    f000fd7d    ..}.    BL       UART_Write ; 0x1f28
        0x0000142e:    2203        ."      MOVS     r2,#3
        0x00001430:    4932        2I      LDR      r1,[pc,#200] ; [0x14fc] = 0x2000002c
        0x00001432:    4640        @F      MOV      r0,r8
        0x00001434:    f000fd78    ..x.    BL       UART_Write ; 0x1f28
        0x00001438:    4931        1I      LDR      r1,[pc,#196] ; [0x1500] = 0x200004ba
        0x0000143a:    2209        ."      MOVS     r2,#9
        0x0000143c:    3124        $1      ADDS     r1,r1,#0x24
        0x0000143e:    4640        @F      MOV      r0,r8
        0x00001440:    f000fd72    ..r.    BL       UART_Write ; 0x1f28
        0x00001444:    f7fff901    ....    BL       read_collapse_hold ; 0x64a
        0x00001448:    f7fffc40    ..@.    BL       binary_to_bcd_array ; 0xccc
        0x0000144c:    2203        ."      MOVS     r2,#3
        0x0000144e:    492a        *I      LDR      r1,[pc,#168] ; [0x14f8] = 0x20000190
        0x00001450:    4640        @F      MOV      r0,r8
        0x00001452:    f000fd69    ..i.    BL       UART_Write ; 0x1f28
        0x00001456:    4928        (I      LDR      r1,[pc,#160] ; [0x14f8] = 0x20000190
        0x00001458:    7027        'p      STRB     r7,[r4,#0]
        0x0000145a:    2201        ."      MOVS     r2,#1
        0x0000145c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000145e:    4640        @F      MOV      r0,r8
        0x00001460:    f000fd62    ..b.    BL       UART_Write ; 0x1f28
        0x00001464:    78e8        .x      LDRB     r0,[r5,#3]
        0x00001466:    4924        $I      LDR      r1,[pc,#144] ; [0x14f8] = 0x20000190
        0x00001468:    7020         p      STRB     r0,[r4,#0]
        0x0000146a:    2201        ."      MOVS     r2,#1
        0x0000146c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000146e:    4640        @F      MOV      r0,r8
        0x00001470:    f000fd5a    ..Z.    BL       UART_Write ; 0x1f28
        0x00001474:    7928        (y      LDRB     r0,[r5,#4]
        0x00001476:    4920         I      LDR      r1,[pc,#128] ; [0x14f8] = 0x20000190
        0x00001478:    7020         p      STRB     r0,[r4,#0]
        0x0000147a:    2201        ."      MOVS     r2,#1
        0x0000147c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000147e:    4640        @F      MOV      r0,r8
        0x00001480:    f000fd52    ..R.    BL       UART_Write ; 0x1f28
        0x00001484:    491c        .I      LDR      r1,[pc,#112] ; [0x14f8] = 0x20000190
        0x00001486:    7026        &p      STRB     r6,[r4,#0]
        0x00001488:    2201        ."      MOVS     r2,#1
        0x0000148a:    3910        .9      SUBS     r1,r1,#0x10
        0x0000148c:    4640        @F      MOV      r0,r8
        0x0000148e:    f000fd4b    ..K.    BL       UART_Write ; 0x1f28
        0x00001492:    2203        ."      MOVS     r2,#3
        0x00001494:    4919        .I      LDR      r1,[pc,#100] ; [0x14fc] = 0x2000002c
        0x00001496:    4640        @F      MOV      r0,r8
        0x00001498:    f000fd46    ..F.    BL       UART_Write ; 0x1f28
        0x0000149c:    4918        .I      LDR      r1,[pc,#96] ; [0x1500] = 0x200004ba
        0x0000149e:    2209        ."      MOVS     r2,#9
        0x000014a0:    311b        .1      ADDS     r1,r1,#0x1b
        0x000014a2:    4640        @F      MOV      r0,r8
        0x000014a4:    f000fd40    ..@.    BL       UART_Write ; 0x1f28
        0x000014a8:    f7fff8d4    ....    BL       read_absolute_hold ; 0x654
        0x000014ac:    f7fffc0e    ....    BL       binary_to_bcd_array ; 0xccc
        0x000014b0:    2203        ."      MOVS     r2,#3
        0x000014b2:    4911        .I      LDR      r1,[pc,#68] ; [0x14f8] = 0x20000190
        0x000014b4:    4640        @F      MOV      r0,r8
        0x000014b6:    f000fd37    ..7.    BL       UART_Write ; 0x1f28
        0x000014ba:    490f        .I      LDR      r1,[pc,#60] ; [0x14f8] = 0x20000190
        0x000014bc:    7027        'p      STRB     r7,[r4,#0]
        0x000014be:    2201        ."      MOVS     r2,#1
        0x000014c0:    3910        .9      SUBS     r1,r1,#0x10
        0x000014c2:    4640        @F      MOV      r0,r8
        0x000014c4:    f000fd30    ..0.    BL       UART_Write ; 0x1f28
        0x000014c8:    78e8        .x      LDRB     r0,[r5,#3]
        0x000014ca:    490b        .I      LDR      r1,[pc,#44] ; [0x14f8] = 0x20000190
        0x000014cc:    7020         p      STRB     r0,[r4,#0]
        0x000014ce:    2201        ."      MOVS     r2,#1
        0x000014d0:    3910        .9      SUBS     r1,r1,#0x10
        0x000014d2:    4640        @F      MOV      r0,r8
        0x000014d4:    f000fd28    ..(.    BL       UART_Write ; 0x1f28
        0x000014d8:    7928        (y      LDRB     r0,[r5,#4]
        0x000014da:    4907        .I      LDR      r1,[pc,#28] ; [0x14f8] = 0x20000190
        0x000014dc:    7020         p      STRB     r0,[r4,#0]
        0x000014de:    2201        ."      MOVS     r2,#1
        0x000014e0:    3910        .9      SUBS     r1,r1,#0x10
        0x000014e2:    4640        @F      MOV      r0,r8
        0x000014e4:    f000fd20    .. .    BL       UART_Write ; 0x1f28
        0x000014e8:    4903        .I      LDR      r1,[pc,#12] ; [0x14f8] = 0x20000190
        0x000014ea:    7026        &p      STRB     r6,[r4,#0]
        0x000014ec:    2201        ."      MOVS     r2,#1
        0x000014ee:    3910        .9      SUBS     r1,r1,#0x10
        0x000014f0:    4640        @F      MOV      r0,r8
        0x000014f2:    f000fd19    ....    BL       UART_Write ; 0x1f28
        0x000014f6:    e005        ..      B        0x1504 ; print_page_weld_record + 1120
    $d
        0x000014f8:    20000190    ...     DCD    536871312
        0x000014fc:    2000002c    ,..     DCD    536870956
        0x00001500:    200004ba    ...     DCD    536872122
    $t
        0x00001504:    4640        @F      MOV      r0,r8
        0x00001506:    e8bd41f0    ...A    POP      {r4-r8,lr}
        0x0000150a:    2203        ."      MOVS     r2,#3
        0x0000150c:    49df        .I      LDR      r1,[pc,#892] ; [0x188c] = 0x2000002c
        0x0000150e:    f000bd0b    ....    B.W      UART_Write ; 0x1f28
        0x00001512:    2030        0       MOVS     r0,#0x30
        0x00001514:    e63b        ;.      B        0x118e ; print_page_weld_record + 234
    print_page_head_test
        0x00001516:    b510        ..      PUSH     {r4,lr}
        0x00001518:    4cde        .L      LDR      r4,[pc,#888] ; [0x1894] = 0x40071000
        0x0000151a:    220c        ."      MOVS     r2,#0xc
        0x0000151c:    49dc        .I      LDR      r1,[pc,#880] ; [0x1890] = 0x200004f0
        0x0000151e:    4620         F      MOV      r0,r4
        0x00001520:    f000fd02    ....    BL       UART_Write ; 0x1f28
        0x00001524:    f7feff92    ....    BL       read_amplitude_set_display ; 0x44c
        0x00001528:    f7fffbd0    ....    BL       binary_to_bcd_array ; 0xccc
        0x0000152c:    2205        ."      MOVS     r2,#5
        0x0000152e:    49da        .I      LDR      r1,[pc,#872] ; [0x1898] = 0x20000190
        0x00001530:    4620         F      MOV      r0,r4
        0x00001532:    f000fcf9    ....    BL       UART_Write ; 0x1f28
        0x00001536:    2203        ."      MOVS     r2,#3
        0x00001538:    49d4        .I      LDR      r1,[pc,#848] ; [0x188c] = 0x2000002c
        0x0000153a:    4620         F      MOV      r0,r4
        0x0000153c:    f000fcf4    ....    BL       UART_Write ; 0x1f28
        0x00001540:    49d5        .I      LDR      r1,[pc,#852] ; [0x1898] = 0x20000190
        0x00001542:    2207        ."      MOVS     r2,#7
        0x00001544:    314b        K1      ADDS     r1,r1,#0x4b
        0x00001546:    4620         F      MOV      r0,r4
        0x00001548:    f000fcee    ....    BL       UART_Write ; 0x1f28
        0x0000154c:    f7fff887    ....    BL       read_freq_display ; 0x65e
        0x00001550:    f7fffbbc    ....    BL       binary_to_bcd_array ; 0xccc
        0x00001554:    2205        ."      MOVS     r2,#5
        0x00001556:    49d0        .I      LDR      r1,[pc,#832] ; [0x1898] = 0x20000190
        0x00001558:    4620         F      MOV      r0,r4
        0x0000155a:    f000fce5    ....    BL       UART_Write ; 0x1f28
        0x0000155e:    2203        ."      MOVS     r2,#3
        0x00001560:    49ca        .I      LDR      r1,[pc,#808] ; [0x188c] = 0x2000002c
        0x00001562:    4620         F      MOV      r0,r4
        0x00001564:    f000fce0    ....    BL       UART_Write ; 0x1f28
        0x00001568:    49cb        .I      LDR      r1,[pc,#812] ; [0x1898] = 0x20000190
        0x0000156a:    2207        ."      MOVS     r2,#7
        0x0000156c:    3144        D1      ADDS     r1,r1,#0x44
        0x0000156e:    4620         F      MOV      r0,r4
        0x00001570:    f000fcda    ....    BL       UART_Write ; 0x1f28
        0x00001574:    f7fff83f    ..?.    BL       read_power_read_display ; 0x5f6
        0x00001578:    f7fffba8    ....    BL       binary_to_bcd_array ; 0xccc
        0x0000157c:    2205        ."      MOVS     r2,#5
        0x0000157e:    49c6        .I      LDR      r1,[pc,#792] ; [0x1898] = 0x20000190
        0x00001580:    4620         F      MOV      r0,r4
        0x00001582:    f000fcd1    ....    BL       UART_Write ; 0x1f28
        0x00001586:    4620         F      MOV      r0,r4
        0x00001588:    e8bd4010    ...@    POP      {r4,lr}
        0x0000158c:    2203        ."      MOVS     r2,#3
        0x0000158e:    49bf        .I      LDR      r1,[pc,#764] ; [0x188c] = 0x2000002c
        0x00001590:    f000bcca    ....    B.W      UART_Write ; 0x1f28
    print_page_early_after_trigger
        0x00001594:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00001598:    48c0        .H      LDR      r0,[pc,#768] ; [0x189c] = 0x20000031
        0x0000159a:    4cbf        .L      LDR      r4,[pc,#764] ; [0x1898] = 0x20000190
        0x0000159c:    4bbd        .K      LDR      r3,[pc,#756] ; [0x1894] = 0x40071000
        0x0000159e:    7800        .x      LDRB     r0,[r0,#0]
        0x000015a0:    3c10        .<      SUBS     r4,r4,#0x10
        0x000015a2:    2631        1&      MOVS     r6,#0x31
        0x000015a4:    2730        0'      MOVS     r7,#0x30
        0x000015a6:    250a        .%      MOVS     r5,#0xa
        0x000015a8:    2805        .(      CMP      r0,#5
        0x000015aa:    f04f0211    O...    MOV      r2,#0x11
        0x000015ae:    f504715f    .._q    ADD      r1,r4,#0x37c
        0x000015b2:    4698        .F      MOV      r8,r3
        0x000015b4:    4618        .F      MOV      r0,r3
        0x000015b6:    d058        X.      BEQ      0x166a ; print_page_early_after_trigger + 214
        0x000015b8:    f000fcb6    ....    BL       UART_Write ; 0x1f28
        0x000015bc:    f7fff801    ....    BL       read_mode_after_stage_display ; 0x5c2
        0x000015c0:    2805        .(      CMP      r0,#5
        0x000015c2:    d07d        }.      BEQ      0x16c0 ; print_page_early_after_trigger + 300
        0x000015c4:    7027        'p      STRB     r7,[r4,#0]
        0x000015c6:    49b4        .I      LDR      r1,[pc,#720] ; [0x1898] = 0x20000190
        0x000015c8:    2201        ."      MOVS     r2,#1
        0x000015ca:    3910        .9      SUBS     r1,r1,#0x10
        0x000015cc:    4644        DF      MOV      r4,r8
        0x000015ce:    4640        @F      MOV      r0,r8
        0x000015d0:    f000fcaa    ....    BL       UART_Write ; 0x1f28
        0x000015d4:    2203        ."      MOVS     r2,#3
        0x000015d6:    49ad        .I      LDR      r1,[pc,#692] ; [0x188c] = 0x2000002c
        0x000015d8:    4620         F      MOV      r0,r4
        0x000015da:    f000fca5    ....    BL       UART_Write ; 0x1f28
        0x000015de:    49ac        .I      LDR      r1,[pc,#688] ; [0x1890] = 0x200004f0
        0x000015e0:    220a        ."      MOVS     r2,#0xa
        0x000015e2:    311d        .1      ADDS     r1,r1,#0x1d
        0x000015e4:    4620         F      MOV      r0,r4
        0x000015e6:    f000fc9f    ....    BL       UART_Write ; 0x1f28
        0x000015ea:    f7feffea    ....    BL       read_mode_after_stage_display ; 0x5c2
        0x000015ee:    2805        .(      CMP      r0,#5
        0x000015f0:    d07b        {.      BEQ      0x16ea ; print_page_early_after_trigger + 342
        0x000015f2:    f7feffea    ....    BL       read_time_after_trigger_display ; 0x5ca
        0x000015f6:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x000015fa:    f7fffb67    ..g.    BL       binary_to_bcd_array ; 0xccc
        0x000015fe:    2205        ."      MOVS     r2,#5
        0x00001600:    49a5        .I      LDR      r1,[pc,#660] ; [0x1898] = 0x20000190
        0x00001602:    4620         F      MOV      r0,r4
        0x00001604:    f000fc90    ....    BL       UART_Write ; 0x1f28
        0x00001608:    2203        ."      MOVS     r2,#3
        0x0000160a:    49a0        .I      LDR      r1,[pc,#640] ; [0x188c] = 0x2000002c
        0x0000160c:    4620         F      MOV      r0,r4
        0x0000160e:    f000fc8b    ....    BL       UART_Write ; 0x1f28
        0x00001612:    499f        .I      LDR      r1,[pc,#636] ; [0x1890] = 0x200004f0
        0x00001614:    220c        ."      MOVS     r2,#0xc
        0x00001616:    3127        '1      ADDS     r1,r1,#0x27
        0x00001618:    4620         F      MOV      r0,r4
        0x0000161a:    f000fc85    ....    BL       UART_Write ; 0x1f28
        0x0000161e:    f7feffcc    ....    BL       read_power_after_stage_display ; 0x5ba
        0x00001622:    f7fffb53    ..S.    BL       binary_to_bcd_array ; 0xccc
        0x00001626:    2205        ."      MOVS     r2,#5
        0x00001628:    499b        .I      LDR      r1,[pc,#620] ; [0x1898] = 0x20000190
        0x0000162a:    4620         F      MOV      r0,r4
        0x0000162c:    f000fc7c    ..|.    BL       UART_Write ; 0x1f28
        0x00001630:    2203        ."      MOVS     r2,#3
        0x00001632:    4996        .I      LDR      r1,[pc,#600] ; [0x188c] = 0x2000002c
        0x00001634:    4620         F      MOV      r0,r4
        0x00001636:    f000fc77    ..w.    BL       UART_Write ; 0x1f28
        0x0000163a:    4995        .I      LDR      r1,[pc,#596] ; [0x1890] = 0x200004f0
        0x0000163c:    2212        ."      MOVS     r2,#0x12
        0x0000163e:    3133        31      ADDS     r1,r1,#0x33
        0x00001640:    4620         F      MOV      r0,r4
        0x00001642:    f000fc71    ..q.    BL       UART_Write ; 0x1f28
        0x00001646:    f7feffd2    ....    BL       read_time_on_after_stage_display ; 0x5ee
        0x0000164a:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x0000164e:    f7fffb3d    ..=.    BL       binary_to_bcd_array ; 0xccc
        0x00001652:    2205        ."      MOVS     r2,#5
        0x00001654:    4990        .I      LDR      r1,[pc,#576] ; [0x1898] = 0x20000190
        0x00001656:    4620         F      MOV      r0,r4
        0x00001658:    f000fc66    ..f.    BL       UART_Write ; 0x1f28
        0x0000165c:    4620         F      MOV      r0,r4
        0x0000165e:    e8bd41f0    ...A    POP      {r4-r8,lr}
        0x00001662:    2203        ."      MOVS     r2,#3
        0x00001664:    4989        .I      LDR      r1,[pc,#548] ; [0x188c] = 0x2000002c
        0x00001666:    f000bc5f    .._.    B.W      UART_Write ; 0x1f28
        0x0000166a:    f000fc5d    ..].    BL       UART_Write ; 0x1f28
        0x0000166e:    f7feff7a    ..z.    BL       read_mode_early_stage_display ; 0x566
        0x00001672:    2802        .(      CMP      r0,#2
        0x00001674:    d032        2.      BEQ      0x16dc ; print_page_early_after_trigger + 328
        0x00001676:    7027        'p      STRB     r7,[r4,#0]
        0x00001678:    4987        .I      LDR      r1,[pc,#540] ; [0x1898] = 0x20000190
        0x0000167a:    2201        ."      MOVS     r2,#1
        0x0000167c:    3910        .9      SUBS     r1,r1,#0x10
        0x0000167e:    4644        DF      MOV      r4,r8
        0x00001680:    4640        @F      MOV      r0,r8
        0x00001682:    f000fc51    ..Q.    BL       UART_Write ; 0x1f28
        0x00001686:    2203        ."      MOVS     r2,#3
        0x00001688:    4980        .I      LDR      r1,[pc,#512] ; [0x188c] = 0x2000002c
        0x0000168a:    4620         F      MOV      r0,r4
        0x0000168c:    f000fc4c    ..L.    BL       UART_Write ; 0x1f28
        0x00001690:    497f        .I      LDR      r1,[pc,#508] ; [0x1890] = 0x200004f0
        0x00001692:    220a        ."      MOVS     r2,#0xa
        0x00001694:    311d        .1      ADDS     r1,r1,#0x1d
        0x00001696:    4620         F      MOV      r0,r4
        0x00001698:    f000fc46    ..F.    BL       UART_Write ; 0x1f28
        0x0000169c:    f7feff63    ..c.    BL       read_mode_early_stage_display ; 0x566
        0x000016a0:    2802        .(      CMP      r0,#2
        0x000016a2:    d01d        ..      BEQ      0x16e0 ; print_page_early_after_trigger + 332
        0x000016a4:    f7feff63    ..c.    BL       read_time_early_trigger_display ; 0x56e
        0x000016a8:    fbb0f0f5    ....    UDIV     r0,r0,r5
        0x000016ac:    f7fffb0e    ....    BL       binary_to_bcd_array ; 0xccc
        0x000016b0:    2205        ."      MOVS     r2,#5
        0x000016b2:    4979        yI      LDR      r1,[pc,#484] ; [0x1898] = 0x20000190
        0x000016b4:    4620         F      MOV      r0,r4
        0x000016b6:    f000fc37    ..7.    BL       UART_Write ; 0x1f28
        0x000016ba:    2203        ."      MOVS     r2,#3
        0x000016bc:    4973        sI      LDR      r1,[pc,#460] ; [0x188c] = 0x2000002c
        0x000016be:    e001        ..      B        0x16c4 ; print_page_early_after_trigger + 304
        0x000016c0:    e011        ..      B        0x16e6 ; print_page_early_after_trigger + 338
        0x000016c2:    e012        ..      B        0x16ea ; print_page_early_after_trigger + 342
        0x000016c4:    4620         F      MOV      r0,r4
        0x000016c6:    f000fc2f    ../.    BL       UART_Write ; 0x1f28
        0x000016ca:    4971        qI      LDR      r1,[pc,#452] ; [0x1890] = 0x200004f0
        0x000016cc:    220c        ."      MOVS     r2,#0xc
        0x000016ce:    3127        '1      ADDS     r1,r1,#0x27
        0x000016d0:    4620         F      MOV      r0,r4
        0x000016d2:    f000fc29    ..).    BL       UART_Write ; 0x1f28
        0x000016d6:    f7feff42    ..B.    BL       read_power_early_stage_display ; 0x55e
        0x000016da:    e7b8        ..      B        0x164e ; print_page_early_after_trigger + 186
        0x000016dc:    7026        &p      STRB     r6,[r4,#0]
        0x000016de:    e7cb        ..      B        0x1678 ; print_page_early_after_trigger + 228
        0x000016e0:    f7feff4e    ..N.    BL       read_distance_early_trigger_display ; 0x580
        0x000016e4:    e7e2        ..      B        0x16ac ; print_page_early_after_trigger + 280
        0x000016e6:    7026        &p      STRB     r6,[r4,#0]
        0x000016e8:    e76d        m.      B        0x15c6 ; print_page_early_after_trigger + 50
        0x000016ea:    f7feff77    ..w.    BL       read_distance_after_trigger_display ; 0x5dc
        0x000016ee:    e784        ..      B        0x15fa ; print_page_early_after_trigger + 102
    display_to_mcu
        0x000016f0:    b570        p.      PUSH     {r4-r6,lr}
        0x000016f2:    4c6b        kL      LDR      r4,[pc,#428] ; [0x18a0] = 0x20000040
        0x000016f4:    2500        .%      MOVS     r5,#0
        0x000016f6:    78a6        .x      LDRB     r6,[r4,#2]
        0x000016f8:    2eff        ..      CMP      r6,#0xff
        0x000016fa:    d002        ..      BEQ      0x1702 ; display_to_mcu + 18
        0x000016fc:    78e0        .x      LDRB     r0,[r4,#3]
        0x000016fe:    28ff        .(      CMP      r0,#0xff
        0x00001700:    d138        8.      BNE      0x1774 ; display_to_mcu + 132
        0x00001702:    4867        gH      LDR      r0,[pc,#412] ; [0x18a0] = 0x20000040
        0x00001704:    7822        "x      LDRB     r2,[r4,#0]
        0x00001706:    f8b01001    ....    LDRH     r1,[r0,#1]
        0x0000170a:    7840        @x      LDRB     r0,[r0,#1]
        0x0000170c:    eb010381    ....    ADD      r3,r1,r1,LSL #2
        0x00001710:    005b        [.      LSLS     r3,r3,#1
        0x00001712:    2ad1        .*      CMP      r2,#0xd1
        0x00001714:    d05d        ].      BEQ      0x17d2 ; display_to_mcu + 226
        0x00001716:    dc1b        ..      BGT      0x1750 ; display_to_mcu + 96
        0x00001718:    2ac6        .*      CMP      r2,#0xc6
        0x0000171a:    d03e        >.      BEQ      0x179a ; display_to_mcu + 170
        0x0000171c:    dc0e        ..      BGT      0x173c ; display_to_mcu + 76
        0x0000171e:    2ac3        .*      CMP      r2,#0xc3
        0x00001720:    d02f        /.      BEQ      0x1782 ; display_to_mcu + 146
        0x00001722:    dc06        ..      BGT      0x1732 ; display_to_mcu + 66
        0x00001724:    2aaa        .*      CMP      r2,#0xaa
        0x00001726:    d023        #.      BEQ      0x1770 ; display_to_mcu + 128
        0x00001728:    2ac0        .*      CMP      r2,#0xc0
        0x0000172a:    d024        $.      BEQ      0x1776 ; display_to_mcu + 134
        0x0000172c:    2ac2        .*      CMP      r2,#0xc2
        0x0000172e:    d16f        o.      BNE      0x1810 ; display_to_mcu + 288
        0x00001730:    e024        $.      B        0x177c ; display_to_mcu + 140
        0x00001732:    2ac4        .*      CMP      r2,#0xc4
        0x00001734:    d029        ).      BEQ      0x178a ; display_to_mcu + 154
        0x00001736:    2ac5        .*      CMP      r2,#0xc5
        0x00001738:    d16a        j.      BNE      0x1810 ; display_to_mcu + 288
        0x0000173a:    e02a        *.      B        0x1792 ; display_to_mcu + 162
        0x0000173c:    3ac7        .:      SUBS     r2,r2,#0xc7
        0x0000173e:    2a0a        .*      CMP      r2,#0xa
        0x00001740:    d266        f.      BCS      0x1810 ; display_to_mcu + 288
        0x00001742:    e8dff002    ....    TBB      [pc,r2]
    $d
        0x00001746:    362e        .6      DCW    13870
        0x00001748:    9b9b322b    +2..    DCD    2610639403
        0x0000174c:    449b9b3e    >..D    DCD    1151048510
    $t
        0x00001750:    3ad2        .:      SUBS     r2,r2,#0xd2
        0x00001752:    2a16        .*      CMP      r2,#0x16
        0x00001754:    d25c        \.      BCS      0x1810 ; display_to_mcu + 288
        0x00001756:    e8dff002    ....    TBB      [pc,r2]
    $d
        0x0000175a:    423f        ?B      DCW    16959
        0x0000175c:    91504c47    GLP.    DCD    2437958727
        0x00001760:    91919191    ....    DCD    2442236305
        0x00001764:    91919191    ....    DCD    2442236305
        0x00001768:    635c5778    xW\c    DCD    1666996088
        0x0000176c:    74716a66    fjqt    DCD    1953589862
    $t
        0x00001770:    494a        JI      LDR      r1,[pc,#296] ; [0x189c] = 0x20000031
        0x00001772:    7008        .p      STRB     r0,[r1,#0]
        0x00001774:    e085        ..      B        0x1882 ; display_to_mcu + 402
        0x00001776:    f7fefe5d    ..].    BL       write_amplitude_set ; 0x434
        0x0000177a:    e082        ..      B        0x1882 ; display_to_mcu + 402
        0x0000177c:    f7fefe72    ..r.    BL       write_mode_set ; 0x464
        0x00001780:    e07f        ..      B        0x1882 ; display_to_mcu + 402
        0x00001782:    4618        .F      MOV      r0,r3
        0x00001784:    f7fefe7a    ..z.    BL       write_time_set_stage_one_set ; 0x47c
        0x00001788:    e07b        {.      B        0x1882 ; display_to_mcu + 402
        0x0000178a:    4608        .F      MOV      r0,r1
        0x0000178c:    f7fefe70    ..p.    BL       write_distance_relative_set ; 0x470
        0x00001790:    e077        w.      B        0x1882 ; display_to_mcu + 402
        0x00001792:    4608        .F      MOV      r0,r1
        0x00001794:    f7fefe69    ..i.    BL       write_distance_absolute_set ; 0x46a
        0x00001798:    e073        s.      B        0x1882 ; display_to_mcu + 402
        0x0000179a:    4608        .F      MOV      r0,r1
        0x0000179c:    f7fefe71    ..q.    BL       write_power_stage_one_set ; 0x482
        0x000017a0:    e06f        o.      B        0x1882 ; display_to_mcu + 402
        0x000017a2:    4608        .F      MOV      r0,r1
        0x000017a4:    f7fefe67    ..g.    BL       write_energy_set ; 0x476
        0x000017a8:    e06b        k.      B        0x1882 ; display_to_mcu + 402
        0x000017aa:    4608        .F      MOV      r0,r1
        0x000017ac:    f7fefe48    ..H.    BL       write_force_set ; 0x440
        0x000017b0:    e067        g.      B        0x1882 ; display_to_mcu + 402
        0x000017b2:    0231        1.      LSLS     r1,r6,#8
        0x000017b4:    eb000080    ....    ADD      r0,r0,r0,LSL #2
        0x000017b8:    ea410040    A.@.    ORR      r0,r1,r0,LSL #1
        0x000017bc:    f7fefe43    ..C.    BL       write_hold_time_set ; 0x446
        0x000017c0:    e05f        _.      B        0x1882 ; display_to_mcu + 402
        0x000017c2:    f44f707a    O.zp    MOV      r0,#0x3e8
        0x000017c6:    4348        HC      MULS     r0,r1,r0
        0x000017c8:    f7fefe37    ..7.    BL       write_timeout_set ; 0x43a
        0x000017cc:    e059        Y.      B        0x1882 ; display_to_mcu + 402
        0x000017ce:    b1c0        ..      CBZ      r0,0x1802 ; display_to_mcu + 274
        0x000017d0:    e057        W.      B        0x1882 ; display_to_mcu + 402
        0x000017d2:    f7fefe6b    ..k.    BL       write_amplitudeA_set_stage2 ; 0x4ac
        0x000017d6:    e054        T.      B        0x1882 ; display_to_mcu + 402
        0x000017d8:    f7fefe6b    ..k.    BL       write_amplitudeB_set_stage2 ; 0x4b2
        0x000017dc:    e051        Q.      B        0x1882 ; display_to_mcu + 402
        0x000017de:    4618        .F      MOV      r0,r3
        0x000017e0:    f7fefe73    ..s.    BL       write_time_set_stage2 ; 0x4ca
        0x000017e4:    2003        .       MOVS     r0,#3
        0x000017e6:    e00c        ..      B        0x1802 ; display_to_mcu + 274
        0x000017e8:    4608        .F      MOV      r0,r1
        0x000017ea:    f7fefe65    ..e.    BL       write_distance_set_stage2 ; 0x4b8
        0x000017ee:    2004        .       MOVS     r0,#4
        0x000017f0:    e007        ..      B        0x1802 ; display_to_mcu + 274
        0x000017f2:    f7fefe64    ..d.    BL       write_power_set_stage2 ; 0x4be
        0x000017f6:    2005        .       MOVS     r0,#5
        0x000017f8:    e003        ..      B        0x1802 ; display_to_mcu + 274
        0x000017fa:    4608        .F      MOV      r0,r1
        0x000017fc:    f7fefe62    ..b.    BL       write_energy_set_stage2 ; 0x4c4
        0x00001800:    2006        .       MOVS     r0,#6
        0x00001802:    f7fefe65    ..e.    BL       write_stage2_mode_address_set ; 0x4d0
        0x00001806:    e03c        <.      B        0x1882 ; display_to_mcu + 402
        0x00001808:    4618        .F      MOV      r0,r3
        0x0000180a:    f7fefea0    ....    BL       write_time_early_trigger_set ; 0x54e
        0x0000180e:    e02b        +.      B        0x1868 ; display_to_mcu + 376
        0x00001810:    e034        4.      B        0x187c ; display_to_mcu + 396
        0x00001812:    4608        .F      MOV      r0,r1
        0x00001814:    f7fefe9f    ....    BL       write_distance_early_trigger_set ; 0x556
        0x00001818:    e028        (.      B        0x186c ; display_to_mcu + 380
        0x0000181a:    f7fefe94    ....    BL       write_mode_early_stage_set ; 0x546
        0x0000181e:    e030        0.      B        0x1882 ; display_to_mcu + 402
        0x00001820:    f7fefe8d    ....    BL       write_power_early_stage_set ; 0x53e
        0x00001824:    e02d        -.      B        0x1882 ; display_to_mcu + 402
        0x00001826:    4618        .F      MOV      r0,r3
        0x00001828:    f7fefebb    ....    BL       write_time_after_trigger_set ; 0x5a2
        0x0000182c:    e022        ".      B        0x1874 ; display_to_mcu + 388
        0x0000182e:    4608        .F      MOV      r0,r1
        0x00001830:    f7fefebb    ....    BL       write_distance_after_trigger_set ; 0x5aa
        0x00001834:    e020         .      B        0x1878 ; display_to_mcu + 392
        0x00001836:    f7fefeb0    ....    BL       write_mode_after_stage_set ; 0x59a
        0x0000183a:    e022        ".      B        0x1882 ; display_to_mcu + 402
        0x0000183c:    f7fefea9    ....    BL       write_power_after_stage_set ; 0x592
        0x00001840:    e01f        ..      B        0x1882 ; display_to_mcu + 402
        0x00001842:    4618        .F      MOV      r0,r3
        0x00001844:    f7fefeb5    ....    BL       write_time_on_after_stage_set ; 0x5b2
        0x00001848:    e01b        ..      B        0x1882 ; display_to_mcu + 402
        0x0000184a:    2801        .(      CMP      r0,#1
        0x0000184c:    d00a        ..      BEQ      0x1864 ; display_to_mcu + 372
        0x0000184e:    2802        .(      CMP      r0,#2
        0x00001850:    d00a        ..      BEQ      0x1868 ; display_to_mcu + 376
        0x00001852:    2803        .(      CMP      r0,#3
        0x00001854:    d00a        ..      BEQ      0x186c ; display_to_mcu + 380
        0x00001856:    2804        .(      CMP      r0,#4
        0x00001858:    d00a        ..      BEQ      0x1870 ; display_to_mcu + 384
        0x0000185a:    2805        .(      CMP      r0,#5
        0x0000185c:    d00a        ..      BEQ      0x1874 ; display_to_mcu + 388
        0x0000185e:    2806        .(      CMP      r0,#6
        0x00001860:    d00a        ..      BEQ      0x1878 ; display_to_mcu + 392
        0x00001862:    e00e        ..      B        0x1882 ; display_to_mcu + 402
        0x00001864:    2000        .       MOVS     r0,#0
        0x00001866:    e7d8        ..      B        0x181a ; display_to_mcu + 298
        0x00001868:    2001        .       MOVS     r0,#1
        0x0000186a:    e7d6        ..      B        0x181a ; display_to_mcu + 298
        0x0000186c:    2002        .       MOVS     r0,#2
        0x0000186e:    e7d4        ..      B        0x181a ; display_to_mcu + 298
        0x00001870:    2000        .       MOVS     r0,#0
        0x00001872:    e7e0        ..      B        0x1836 ; display_to_mcu + 326
        0x00001874:    2004        .       MOVS     r0,#4
        0x00001876:    e7de        ..      B        0x1836 ; display_to_mcu + 326
        0x00001878:    2005        .       MOVS     r0,#5
        0x0000187a:    e7dc        ..      B        0x1836 ; display_to_mcu + 326
        0x0000187c:    4806        .H      LDR      r0,[pc,#24] ; [0x1898] = 0x20000190
        0x0000187e:    3810        .8      SUBS     r0,r0,#0x10
        0x00001880:    60c5        .`      STR      r5,[r0,#0xc]
        0x00001882:    7025        %p      STRB     r5,[r4,#0]
        0x00001884:    7065        ep      STRB     r5,[r4,#1]
        0x00001886:    70a5        .p      STRB     r5,[r4,#2]
        0x00001888:    70e5        .p      STRB     r5,[r4,#3]
        0x0000188a:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x0000188c:    2000002c    ,..     DCD    536870956
        0x00001890:    200004f0    ...     DCD    536872176
        0x00001894:    40071000    ...@    DCD    1074204672
        0x00001898:    20000190    ...     DCD    536871312
        0x0000189c:    20000031    1..     DCD    536870961
        0x000018a0:    20000040    @..     DCD    536870976
    $t
    .text
    Hard_Fault_Handler
    __tagsym$$used
        0x000018a4:    4604        .F      MOV      r4,r0
        0x000018a6:    a01f        ..      ADR      r0,{pc}+0x7e ; 0x1924
        0x000018a8:    f000fca8    ....    BL       __0printf$5 ; 0x21fc
        0x000018ac:    4620         F      MOV      r0,r4
        0x000018ae:    f000f807    ....    BL       stackDump ; 0x18c0
        0x000018b2:    e7fe        ..      B        0x18b2 ; Hard_Fault_Handler + 14
    fputc
        0x000018b4:    b510        ..      PUSH     {r4,lr}
        0x000018b6:    4604        .F      MOV      r4,r0
        0x000018b8:    f000f826    ..&.    BL       SendChar ; 0x1908
        0x000018bc:    4620         F      MOV      r0,r4
        0x000018be:    bd10        ..      POP      {r4,pc}
    stackDump
        0x000018c0:    b510        ..      PUSH     {r4,lr}
        0x000018c2:    4604        .F      MOV      r4,r0
        0x000018c4:    6801        .h      LDR      r1,[r0,#0]
        0x000018c6:    a01d        ..      ADR      r0,{pc}+0x76 ; 0x193c
        0x000018c8:    f000fc98    ....    BL       __0printf$5 ; 0x21fc
        0x000018cc:    a01e        ..      ADR      r0,{pc}+0x7c ; 0x1948
        0x000018ce:    6861        ah      LDR      r1,[r4,#4]
        0x000018d0:    f000fc94    ....    BL       __0printf$5 ; 0x21fc
        0x000018d4:    a01f        ..      ADR      r0,{pc}+0x80 ; 0x1954
        0x000018d6:    68a1        .h      LDR      r1,[r4,#8]
        0x000018d8:    f000fc90    ....    BL       __0printf$5 ; 0x21fc
        0x000018dc:    a020         .      ADR      r0,{pc}+0x84 ; 0x1960
        0x000018de:    68e1        .h      LDR      r1,[r4,#0xc]
        0x000018e0:    f000fc8c    ....    BL       __0printf$5 ; 0x21fc
        0x000018e4:    a021        !.      ADR      r0,{pc}+0x88 ; 0x196c
        0x000018e6:    6921        !i      LDR      r1,[r4,#0x10]
        0x000018e8:    f000fc88    ....    BL       __0printf$5 ; 0x21fc
        0x000018ec:    a022        ".      ADR      r0,{pc}+0x8c ; 0x1978
        0x000018ee:    6961        ai      LDR      r1,[r4,#0x14]
        0x000018f0:    f000fc84    ....    BL       __0printf$5 ; 0x21fc
        0x000018f4:    a023        #.      ADR      r0,{pc}+0x90 ; 0x1984
        0x000018f6:    69a1        .i      LDR      r1,[r4,#0x18]
        0x000018f8:    f000fc80    ....    BL       __0printf$5 ; 0x21fc
        0x000018fc:    69e1        .i      LDR      r1,[r4,#0x1c]
        0x000018fe:    e8bd4010    ...@    POP      {r4,lr}
        0x00001902:    a023        #.      ADR      r0,{pc}+0x8e ; 0x1990
        0x00001904:    f000bc7a    ..z.    B.W      __0printf$5 ; 0x21fc
    SendChar
        0x00001908:    4924        $I      LDR      r1,[pc,#144] ; [0x199c] = 0x40070000
        0x0000190a:    698a        .i      LDR      r2,[r1,#0x18]
        0x0000190c:    0212        ..      LSLS     r2,r2,#8
        0x0000190e:    d4fc        ..      BMI      0x190a ; SendChar + 2
        0x00001910:    280a        .(      CMP      r0,#0xa
        0x00001912:    d104        ..      BNE      0x191e ; SendChar + 22
        0x00001914:    220d        ."      MOVS     r2,#0xd
        0x00001916:    600a        .`      STR      r2,[r1,#0]
        0x00001918:    698a        .i      LDR      r2,[r1,#0x18]
        0x0000191a:    0212        ..      LSLS     r2,r2,#8
        0x0000191c:    d4fc        ..      BMI      0x1918 ; SendChar + 16
        0x0000191e:    6008        .`      STR      r0,[r1,#0]
        0x00001920:    4770        pG      BX       lr
    $d
        0x00001922:    0000        ..      DCW    0
        0x00001924:    48206e49    In H    DCD    1210084937
        0x00001928:    20647261    ard     DCD    543453793
        0x0000192c:    6c756146    Faul    DCD    1819631942
        0x00001930:    61482074    t Ha    DCD    1632116852
        0x00001934:    656c646e    ndle    DCD    1701602414
        0x00001938:    00000a72    r...    DCD    2674
        0x0000193c:    20203072    r0      DCD    538980466
        0x00001940:    7830203d    = 0x    DCD    2016419901
        0x00001944:    000a7825    %x..    DCD    686117
        0x00001948:    20203172    r1      DCD    538980722
        0x0000194c:    7830203d    = 0x    DCD    2016419901
        0x00001950:    000a7825    %x..    DCD    686117
        0x00001954:    20203272    r2      DCD    538980978
        0x00001958:    7830203d    = 0x    DCD    2016419901
        0x0000195c:    000a7825    %x..    DCD    686117
        0x00001960:    20203372    r3      DCD    538981234
        0x00001964:    7830203d    = 0x    DCD    2016419901
        0x00001968:    000a7825    %x..    DCD    686117
        0x0000196c:    20323172    r12     DCD    540160370
        0x00001970:    7830203d    = 0x    DCD    2016419901
        0x00001974:    000a7825    %x..    DCD    686117
        0x00001978:    2020726c    lr      DCD    538997356
        0x0000197c:    7830203d    = 0x    DCD    2016419901
        0x00001980:    000a7825    %x..    DCD    686117
        0x00001984:    20206370    pc      DCD    538993520
        0x00001988:    7830203d    = 0x    DCD    2016419901
        0x0000198c:    000a7825    %x..    DCD    686117
        0x00001990:    20727370    psr     DCD    544371568
        0x00001994:    7830203d    = 0x    DCD    2016419901
        0x00001998:    000a7825    %x..    DCD    686117
        0x0000199c:    40070000    ...@    DCD    1074200576
    $t
    .text
    CLK_SetModuleClock
        0x000019a0:    b5f0        ..      PUSH     {r4-r7,lr}
        0x000019a2:    f4103f7f    ...?    TST      r0,#0x3fc00
        0x000019a6:    d02e        ..      BEQ      0x1a06 ; CLK_SetModuleClock + 102
        0x000019a8:    f04f4380    O..C    MOV      r3,#0x40000000
        0x000019ac:    f8d331f4    ...1    LDR      r3,[r3,#0x1f4]
        0x000019b0:    f8dfc3e8    ....    LDR      r12,[pc,#1000] ; [0x1d9c] = 0x4000022c
        0x000019b4:    b2df        ..      UXTB     r7,r3
        0x000019b6:    4bf9        .K      LDR      r3,[pc,#996] ; [0x1d9c] = 0x4000022c
        0x000019b8:    f3c04481    ...D    UBFX     r4,r0,#18,#2
        0x000019bc:    3b0c        .;      SUBS     r3,r3,#0xc
        0x000019be:    ea6f4590    o..E    MVN      r5,r0,LSR #18
        0x000019c2:    f10c0604    ....    ADD      r6,r12,#4
        0x000019c6:    eb030384    ....    ADD      r3,r3,r4,LSL #2
        0x000019ca:    2f01        ./      CMP      r7,#1
        0x000019cc:    d002        ..      BEQ      0x19d4 ; CLK_SetModuleClock + 52
        0x000019ce:    2c02        .,      CMP      r4,#2
        0x000019d0:    d00d        ..      BEQ      0x19ee ; CLK_SetModuleClock + 78
        0x000019d2:    e001        ..      B        0x19d8 ; CLK_SetModuleClock + 56
        0x000019d4:    2c02        .,      CMP      r4,#2
        0x000019d6:    d002        ..      BEQ      0x19de ; CLK_SetModuleClock + 62
        0x000019d8:    07ac        ..      LSLS     r4,r5,#30
        0x000019da:    d00a        ..      BEQ      0x19f2 ; CLK_SetModuleClock + 82
        0x000019dc:    e00a        ..      B        0x19f4 ; CLK_SetModuleClock + 84
        0x000019de:    43c3        .C      MVNS     r3,r0
        0x000019e0:    06dc        ..      LSLS     r4,r3,#27
        0x000019e2:    4bef        .K      LDR      r3,[pc,#956] ; [0x1da0] = 0x40000228
        0x000019e4:    d006        ..      BEQ      0x19f4 ; CLK_SetModuleClock + 84
        0x000019e6:    f000041f    ....    AND      r4,r0,#0x1f
        0x000019ea:    2c1d        .,      CMP      r4,#0x1d
        0x000019ec:    d002        ..      BEQ      0x19f4 ; CLK_SetModuleClock + 84
        0x000019ee:    4663        cF      MOV      r3,r12
        0x000019f0:    e000        ..      B        0x19f4 ; CLK_SetModuleClock + 84
        0x000019f2:    4633        3F      MOV      r3,r6
        0x000019f4:    681c        .h      LDR      r4,[r3,#0]
        0x000019f6:    f3c02587    ...%    UBFX     r5,r0,#10,#8
        0x000019fa:    f3c01644    ..D.    UBFX     r6,r0,#5,#5
        0x000019fe:    40b5        .@      LSLS     r5,r5,r6
        0x00001a00:    43ac        .C      BICS     r4,r4,r5
        0x00001a02:    4314        .C      ORRS     r4,r4,r2
        0x00001a04:    601c        .`      STR      r4,[r3,#0]
        0x00001a06:    0e42        B.      LSRS     r2,r0,#25
        0x00001a08:    0752        R.      LSLS     r2,r2,#29
        0x00001a0a:    d00e        ..      BEQ      0x1a2a ; CLK_SetModuleClock + 138
        0x00001a0c:    4be4        .K      LDR      r3,[pc,#912] ; [0x1da0] = 0x40000228
        0x00001a0e:    f3c07201    ...r    UBFX     r2,r0,#28,#2
        0x00001a12:    3b18        .;      SUBS     r3,r3,#0x18
        0x00001a14:    eb030282    ....    ADD      r2,r3,r2,LSL #2
        0x00001a18:    6813        .h      LDR      r3,[r2,#0]
        0x00001a1a:    f3c06442    ..Bd    UBFX     r4,r0,#25,#3
        0x00001a1e:    f3c05004    ...P    UBFX     r0,r0,#20,#5
        0x00001a22:    4084        .@      LSLS     r4,r4,r0
        0x00001a24:    43a3        .C      BICS     r3,r3,r4
        0x00001a26:    430b        .C      ORRS     r3,r3,r1
        0x00001a28:    6013        .`      STR      r3,[r2,#0]
        0x00001a2a:    bdf0        ..      POP      {r4-r7,pc}
    CLK_EnableModuleClock
        0x00001a2c:    f000021f    ....    AND      r2,r0,#0x1f
        0x00001a30:    2101        .!      MOVS     r1,#1
        0x00001a32:    4091        .@      LSLS     r1,r1,r2
        0x00001a34:    4ada        .J      LDR      r2,[pc,#872] ; [0x1da0] = 0x40000228
        0x00001a36:    3a24        $:      SUBS     r2,r2,#0x24
        0x00001a38:    0f80        ..      LSRS     r0,r0,#30
        0x00001a3a:    eb020080    ....    ADD      r0,r2,r0,LSL #2
        0x00001a3e:    6802        .h      LDR      r2,[r0,#0]
        0x00001a40:    430a        .C      ORRS     r2,r2,r1
        0x00001a42:    6002        .`      STR      r2,[r0,#0]
        0x00001a44:    4770        pG      BX       lr
    CLK_GetPCLK0Freq
        0x00001a46:    b510        ..      PUSH     {r4,lr}
        0x00001a48:    f7fefbee    ....    BL       SystemCoreClockUpdate ; 0x228
        0x00001a4c:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001a50:    f8d10234    ..4.    LDR      r0,[r1,#0x234]
        0x00001a54:    0742        B.      LSLS     r2,r0,#29
        0x00001a56:    48d3        .H      LDR      r0,[pc,#844] ; [0x1da4] = 0x20000000
        0x00001a58:    d017        ..      BEQ      0x1a8a ; CLK_GetPCLK0Freq + 68
        0x00001a5a:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001a5e:    f0020207    ....    AND      r2,r2,#7
        0x00001a62:    2a01        .*      CMP      r2,#1
        0x00001a64:    d013        ..      BEQ      0x1a8e ; CLK_GetPCLK0Freq + 72
        0x00001a66:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001a6a:    f0020207    ....    AND      r2,r2,#7
        0x00001a6e:    2a02        .*      CMP      r2,#2
        0x00001a70:    d010        ..      BEQ      0x1a94 ; CLK_GetPCLK0Freq + 78
        0x00001a72:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001a76:    f0020207    ....    AND      r2,r2,#7
        0x00001a7a:    2a03        .*      CMP      r2,#3
        0x00001a7c:    d00d        ..      BEQ      0x1a9a ; CLK_GetPCLK0Freq + 84
        0x00001a7e:    f8d11234    ..4.    LDR      r1,[r1,#0x234]
        0x00001a82:    f0010107    ....    AND      r1,r1,#7
        0x00001a86:    2904        .)      CMP      r1,#4
        0x00001a88:    d00a        ..      BEQ      0x1aa0 ; CLK_GetPCLK0Freq + 90
        0x00001a8a:    6800        .h      LDR      r0,[r0,#0]
        0x00001a8c:    bd10        ..      POP      {r4,pc}
        0x00001a8e:    6800        .h      LDR      r0,[r0,#0]
        0x00001a90:    0840        @.      LSRS     r0,r0,#1
        0x00001a92:    bd10        ..      POP      {r4,pc}
        0x00001a94:    6800        .h      LDR      r0,[r0,#0]
        0x00001a96:    0880        ..      LSRS     r0,r0,#2
        0x00001a98:    bd10        ..      POP      {r4,pc}
        0x00001a9a:    6800        .h      LDR      r0,[r0,#0]
        0x00001a9c:    08c0        ..      LSRS     r0,r0,#3
        0x00001a9e:    bd10        ..      POP      {r4,pc}
        0x00001aa0:    6800        .h      LDR      r0,[r0,#0]
        0x00001aa2:    0900        ..      LSRS     r0,r0,#4
        0x00001aa4:    bd10        ..      POP      {r4,pc}
    CLK_GetPCLK1Freq
        0x00001aa6:    b510        ..      PUSH     {r4,lr}
        0x00001aa8:    f7fefbbe    ....    BL       SystemCoreClockUpdate ; 0x228
        0x00001aac:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001ab0:    f8d10234    ..4.    LDR      r0,[r1,#0x234]
        0x00001ab4:    f0100f70    ..p.    TST      r0,#0x70
        0x00001ab8:    48ba        .H      LDR      r0,[pc,#744] ; [0x1da4] = 0x20000000
        0x00001aba:    d017        ..      BEQ      0x1aec ; CLK_GetPCLK1Freq + 70
        0x00001abc:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001ac0:    f3c21202    ....    UBFX     r2,r2,#4,#3
        0x00001ac4:    2a01        .*      CMP      r2,#1
        0x00001ac6:    d013        ..      BEQ      0x1af0 ; CLK_GetPCLK1Freq + 74
        0x00001ac8:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001acc:    f3c21202    ....    UBFX     r2,r2,#4,#3
        0x00001ad0:    2a02        .*      CMP      r2,#2
        0x00001ad2:    d010        ..      BEQ      0x1af6 ; CLK_GetPCLK1Freq + 80
        0x00001ad4:    f8d12234    ..4"    LDR      r2,[r1,#0x234]
        0x00001ad8:    f3c21202    ....    UBFX     r2,r2,#4,#3
        0x00001adc:    2a03        .*      CMP      r2,#3
        0x00001ade:    d00d        ..      BEQ      0x1afc ; CLK_GetPCLK1Freq + 86
        0x00001ae0:    f8d11234    ..4.    LDR      r1,[r1,#0x234]
        0x00001ae4:    f3c11102    ....    UBFX     r1,r1,#4,#3
        0x00001ae8:    2904        .)      CMP      r1,#4
        0x00001aea:    d00a        ..      BEQ      0x1b02 ; CLK_GetPCLK1Freq + 92
        0x00001aec:    6800        .h      LDR      r0,[r0,#0]
        0x00001aee:    bd10        ..      POP      {r4,pc}
        0x00001af0:    6800        .h      LDR      r0,[r0,#0]
        0x00001af2:    0840        @.      LSRS     r0,r0,#1
        0x00001af4:    bd10        ..      POP      {r4,pc}
        0x00001af6:    6800        .h      LDR      r0,[r0,#0]
        0x00001af8:    0880        ..      LSRS     r0,r0,#2
        0x00001afa:    bd10        ..      POP      {r4,pc}
        0x00001afc:    6800        .h      LDR      r0,[r0,#0]
        0x00001afe:    08c0        ..      LSRS     r0,r0,#3
        0x00001b00:    bd10        ..      POP      {r4,pc}
        0x00001b02:    6800        .h      LDR      r0,[r0,#0]
        0x00001b04:    0900        ..      LSRS     r0,r0,#4
        0x00001b06:    bd10        ..      POP      {r4,pc}
    CLK_WaitClockReady
        0x00001b08:    b570        p.      PUSH     {r4-r6,lr}
        0x00001b0a:    4605        .F      MOV      r5,r0
        0x00001b0c:    48a5        .H      LDR      r0,[pc,#660] ; [0x1da4] = 0x20000000
        0x00001b0e:    4ea6        .N      LDR      r6,[pc,#664] ; [0x1da8] = 0x2000053c
        0x00001b10:    2401        .$      MOVS     r4,#1
        0x00001b12:    6800        .h      LDR      r0,[r0,#0]
        0x00001b14:    0841        A.      LSRS     r1,r0,#1
        0x00001b16:    2000        .       MOVS     r0,#0
        0x00001b18:    07a2        ..      LSLS     r2,r4,#30
        0x00001b1a:    6030        0`      STR      r0,[r6,#0]
        0x00001b1c:    e001        ..      B        0x1b22 ; CLK_WaitClockReady + 26
        0x00001b1e:    1e49        I.      SUBS     r1,r1,#1
        0x00001b20:    d006        ..      BEQ      0x1b30 ; CLK_WaitClockReady + 40
        0x00001b22:    f8d23250    ..P2    LDR      r3,[r2,#0x250]
        0x00001b26:    ea350003    5...    BICS     r0,r5,r3
        0x00001b2a:    d1f8        ..      BNE      0x1b1e ; CLK_WaitClockReady + 22
        0x00001b2c:    b109        ..      CBZ      r1,0x1b32 ; CLK_WaitClockReady + 42
        0x00001b2e:    e003        ..      B        0x1b38 ; CLK_WaitClockReady + 48
        0x00001b30:    2400        .$      MOVS     r4,#0
        0x00001b32:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x00001b36:    6030        0`      STR      r0,[r6,#0]
        0x00001b38:    4620         F      MOV      r0,r4
        0x00001b3a:    bd70        p.      POP      {r4-r6,pc}
    CLK_SetHCLK
        0x00001b3c:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00001b40:    f04f4480    O..D    MOV      r4,#0x40000000
        0x00001b44:    4607        .F      MOV      r7,r0
        0x00001b46:    f8d40250    ..P.    LDR      r0,[r4,#0x250]
        0x00001b4a:    460e        .F      MOV      r6,r1
        0x00001b4c:    f0000510    ....    AND      r5,r0,#0x10
        0x00001b50:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00001b54:    f0400004    @...    ORR      r0,r0,#4
        0x00001b58:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00001b5c:    2010        .       MOVS     r0,#0x10
        0x00001b5e:    f5047400    ...t    ADD      r4,r4,#0x200
        0x00001b62:    f7ffffd1    ....    BL       CLK_WaitClockReady ; 0x1b08
        0x00001b66:    6920         i      LDR      r0,[r4,#0x10]
        0x00001b68:    f0400007    @...    ORR      r0,r0,#7
        0x00001b6c:    6120         a      STR      r0,[r4,#0x10]
        0x00001b6e:    6a20         j      LDR      r0,[r4,#0x20]
        0x00001b70:    f020000f     ...    BIC      r0,r0,#0xf
        0x00001b74:    4330        0C      ORRS     r0,r0,r6
        0x00001b76:    6220         b      STR      r0,[r4,#0x20]
        0x00001b78:    6920         i      LDR      r0,[r4,#0x10]
        0x00001b7a:    f0200007     ...    BIC      r0,r0,#7
        0x00001b7e:    4338        8C      ORRS     r0,r0,r7
        0x00001b80:    6120         a      STR      r0,[r4,#0x10]
        0x00001b82:    f5a47400    ...t    SUB      r4,r4,#0x200
        0x00001b86:    f7fefb4f    ..O.    BL       SystemCoreClockUpdate ; 0x228
        0x00001b8a:    2d00        .-      CMP      r5,#0
        0x00001b8c:    d105        ..      BNE      0x1b9a ; CLK_SetHCLK + 94
        0x00001b8e:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00001b92:    f0200004     ...    BIC      r0,r0,#4
        0x00001b96:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00001b9a:    e8bd81f0    ....    POP      {r4-r8,pc}
    CLK_GetPLLClockFreq
        0x00001b9e:    b508        ..      PUSH     {r3,lr}
        0x00001ba0:    a182        ..      ADR      r1,{pc}+0x20c ; 0x1dac
        0x00001ba2:    2000        .       MOVS     r0,#0
        0x00001ba4:    6809        .h      LDR      r1,[r1,#0]
        0x00001ba6:    9100        ..      STR      r1,[sp,#0]
        0x00001ba8:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001bac:    f8d11240    ..@.    LDR      r1,[r1,#0x240]
        0x00001bb0:    f4112fa0    .../    TST      r1,#0x50000
        0x00001bb4:    d113        ..      BNE      0x1bde ; CLK_GetPLLClockFreq + 64
        0x00001bb6:    487e        ~H      LDR      r0,[pc,#504] ; [0x1db0] = 0xb71b00
        0x00001bb8:    038a        ..      LSLS     r2,r1,#14
        0x00001bba:    d410        ..      BMI      0x1bde ; CLK_GetPLLClockFreq + 64
        0x00001bbc:    f3c10008    ....    UBFX     r0,r1,#0,#9
        0x00001bc0:    f3c13281    ...2    UBFX     r2,r1,#14,#2
        0x00001bc4:    4b7b        {K      LDR      r3,[pc,#492] ; [0x1db4] = 0x2dc6c0
        0x00001bc6:    1c80        ..      ADDS     r0,r0,#2
        0x00001bc8:    f81d2002    ...     LDRB     r2,[sp,r2]
        0x00001bcc:    f3c12144    ..D!    UBFX     r1,r1,#9,#5
        0x00001bd0:    4358        XC      MULS     r0,r3,r0
        0x00001bd2:    1c49        I.      ADDS     r1,r1,#1
        0x00001bd4:    fb11f102    ....    SMULBB   r1,r1,r2
        0x00001bd8:    fbb0f0f1    ....    UDIV     r0,r0,r1
        0x00001bdc:    00c0        ..      LSLS     r0,r0,#3
        0x00001bde:    bd08        ..      POP      {r3,pc}
    CLK_DisablePLL
        0x00001be0:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00001be4:    f8d01240    ..@.    LDR      r1,[r0,#0x240]
        0x00001be8:    f4413180    A..1    ORR      r1,r1,#0x10000
        0x00001bec:    f8c01240    ..@.    STR      r1,[r0,#0x240]
        0x00001bf0:    4770        pG      BX       lr
    CLK_EnablePLL
        0x00001bf2:    e92d4ff8    -..O    PUSH     {r3-r11,lr}
        0x00001bf6:    460e        .F      MOV      r6,r1
        0x00001bf8:    4604        .F      MOV      r4,r0
        0x00001bfa:    f7fffff1    ....    BL       CLK_DisablePLL ; 0x1be0
        0x00001bfe:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00001c02:    4d6b        kM      LDR      r5,[pc,#428] ; [0x1db0] = 0xb71b00
        0x00001c04:    f8d01200    ....    LDR      r1,[r0,#0x200]
        0x00001c08:    b1c4        ..      CBZ      r4,0x1c3c ; CLK_EnablePLL + 74
        0x00001c0a:    f0410104    A...    ORR      r1,r1,#4
        0x00001c0e:    f8c01200    ....    STR      r1,[r0,#0x200]
        0x00001c12:    2010        .       MOVS     r0,#0x10
        0x00001c14:    f7ffff78    ..x.    BL       CLK_WaitClockReady ; 0x1b08
        0x00001c18:    f44f2000    O..     MOV      r0,#0x80000
        0x00001c1c:    9000        ..      STR      r0,[sp,#0]
        0x00001c1e:    4866        fH      LDR      r0,[pc,#408] ; [0x1db8] = 0xfd050f80
        0x00001c20:    4966        fI      LDR      r1,[pc,#408] ; [0x1dbc] = 0x1ad27480
        0x00001c22:    4430        0D      ADD      r0,r0,r6
        0x00001c24:    46ab        .F      MOV      r11,r5
        0x00001c26:    4288        .B      CMP      r0,r1
        0x00001c28:    d869        i.      BHI      0x1cfe ; CLK_EnablePLL + 268
        0x00001c2a:    f04f0900    O...    MOV      r9,#0
        0x00001c2e:    f04f31ff    O..1    MOV      r1,#0xffffffff
        0x00001c32:    46cc        .F      MOV      r12,r9
        0x00001c34:    464f        OF      MOV      r7,r9
        0x00001c36:    46b6        .F      MOV      lr,r6
        0x00001c38:    2501        .%      MOVS     r5,#1
        0x00001c3a:    e015        ..      B        0x1c68 ; CLK_EnablePLL + 118
        0x00001c3c:    f0410101    A...    ORR      r1,r1,#1
        0x00001c40:    f8c01200    ....    STR      r1,[r0,#0x200]
        0x00001c44:    2001        .       MOVS     r0,#1
        0x00001c46:    f7ffff5f    .._.    BL       CLK_WaitClockReady ; 0x1b08
        0x00001c4a:    2000        .       MOVS     r0,#0
        0x00001c4c:    e7e6        ..      B        0x1c1c ; CLK_EnablePLL + 42
        0x00001c4e:    b3d1        ..      CBZ      r1,0x1cc6 ; CLK_EnablePLL + 212
        0x00001c50:    2d03        .-      CMP      r5,#3
        0x00001c52:    d035        5.      BEQ      0x1cc0 ; CLK_EnablePLL + 206
        0x00001c54:    2d04        .-      CMP      r5,#4
        0x00001c56:    d002        ..      BEQ      0x1c5e ; CLK_EnablePLL + 108
        0x00001c58:    2d02        .-      CMP      r5,#2
        0x00001c5a:    d105        ..      BNE      0x1c68 ; CLK_EnablePLL + 118
        0x00001c5c:    e002        ..      B        0x1c64 ; CLK_EnablePLL + 114
        0x00001c5e:    ea4f068e    O...    LSL      r6,lr,#2
        0x00001c62:    e001        ..      B        0x1c68 ; CLK_EnablePLL + 118
        0x00001c64:    ea4f064e    O.N.    LSL      r6,lr,#1
        0x00001c68:    2202        ."      MOVS     r2,#2
        0x00001c6a:    b349        I.      CBZ      r1,0x1cc0 ; CLK_EnablePLL + 206
        0x00001c6c:    fbbbf0f2    ....    UDIV     r0,r11,r2
        0x00001c70:    4b53        SK      LDR      r3,[pc,#332] ; [0x1dc0] = 0xffc2f700
        0x00001c72:    4c53        SL      LDR      r4,[pc,#332] ; [0x1dc0] = 0xffc2f700
        0x00001c74:    4403        .D      ADD      r3,r3,r0
        0x00001c76:    4264        dB      RSBS     r4,r4,#0
        0x00001c78:    42a3        .B      CMP      r3,r4
        0x00001c7a:    d81e        ..      BHI      0x1cba ; CLK_EnablePLL + 200
        0x00001c7c:    2402        .$      MOVS     r4,#2
        0x00001c7e:    f3c00a5d    ..].    UBFX     r10,r0,#1,#30
        0x00001c82:    4b4d        MK      LDR      r3,[pc,#308] ; [0x1db8] = 0xfd050f80
        0x00001c84:    fb0af004    ....    MUL      r0,r10,r4
        0x00001c88:    eb000803    ....    ADD      r8,r0,r3
        0x00001c8c:    4b4d        MK      LDR      r3,[pc,#308] ; [0x1dc4] = 0x47868c0
        0x00001c8e:    4598        .E      CMP      r8,r3
        0x00001c90:    d80e        ..      BHI      0x1cb0 ; CLK_EnablePLL + 190
        0x00001c92:    ebb00f96    ....    CMP      r0,r6,LSR #2
        0x00001c96:    d902        ..      BLS      0x1c9e ; CLK_EnablePLL + 172
        0x00001c98:    eba00096    ....    SUB      r0,r0,r6,LSR #2
        0x00001c9c:    e001        ..      B        0x1ca2 ; CLK_EnablePLL + 176
        0x00001c9e:    ebc00096    ....    RSB      r0,r0,r6,LSR #2
        0x00001ca2:    4288        .B      CMP      r0,r1
        0x00001ca4:    d204        ..      BCS      0x1cb0 ; CLK_EnablePLL + 190
        0x00001ca6:    0001        ..      MOVS     r1,r0
        0x00001ca8:    4691        .F      MOV      r9,r2
        0x00001caa:    46a4        .F      MOV      r12,r4
        0x00001cac:    462f        /F      MOV      r7,r5
        0x00001cae:    d004        ..      BEQ      0x1cba ; CLK_EnablePLL + 200
        0x00001cb0:    f2402001    @..     MOV      r0,#0x201
        0x00001cb4:    1c64        d.      ADDS     r4,r4,#1
        0x00001cb6:    4284        .B      CMP      r4,r0
        0x00001cb8:    d9e3        ..      BLS      0x1c82 ; CLK_EnablePLL + 144
        0x00001cba:    1c52        R.      ADDS     r2,r2,#1
        0x00001cbc:    2a20         *      CMP      r2,#0x20
        0x00001cbe:    d9d4        ..      BLS      0x1c6a ; CLK_EnablePLL + 120
        0x00001cc0:    1c6d        m.      ADDS     r5,r5,#1
        0x00001cc2:    2d04        .-      CMP      r5,#4
        0x00001cc4:    d9c3        ..      BLS      0x1c4e ; CLK_EnablePLL + 92
        0x00001cc6:    4840        @H      LDR      r0,[pc,#256] ; [0x1dc8] = 0xffffc000
        0x00001cc8:    9900        ..      LDR      r1,[sp,#0]
        0x00001cca:    eb003087    ...0    ADD      r0,r0,r7,LSL #14
        0x00001cce:    4a3f        ?J      LDR      r2,[pc,#252] ; [0x1dcc] = 0xfffffe00
        0x00001cd0:    4308        .C      ORRS     r0,r0,r1
        0x00001cd2:    eb022149    ..I!    ADD      r1,r2,r9,LSL #9
        0x00001cd6:    4308        .C      ORRS     r0,r0,r1
        0x00001cd8:    f1ac0102    ....    SUB      r1,r12,#2
        0x00001cdc:    4308        .C      ORRS     r0,r0,r1
        0x00001cde:    f04f4180    O..A    MOV      r1,#0x40000000
        0x00001ce2:    f8c10240    ..@.    STR      r0,[r1,#0x240]
        0x00001ce6:    2004        .       MOVS     r0,#4
        0x00001ce8:    f7ffff0e    ....    BL       CLK_WaitClockReady ; 0x1b08
        0x00001cec:    fb07f709    ....    MUL      r7,r7,r9
        0x00001cf0:    fbbbf0f7    ....    UDIV     r0,r11,r7
        0x00001cf4:    fb00f00c    ....    MUL      r0,r0,r12
        0x00001cf8:    0040        @.      LSLS     r0,r0,#1
        0x00001cfa:    e8bd8ff8    ....    POP      {r3-r11,pc}
        0x00001cfe:    b154        T.      CBZ      r4,0x1d16 ; CLK_EnablePLL + 292
        0x00001d00:    4933        3I      LDR      r1,[pc,#204] ; [0x1dd0] = 0x8421e
        0x00001d02:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00001d06:    f8c01240    ..@.    STR      r1,[r0,#0x240]
        0x00001d0a:    2004        .       MOVS     r0,#4
        0x00001d0c:    f7fffefc    ....    BL       CLK_WaitClockReady ; 0x1b08
        0x00001d10:    e8bd4ff8    ...O    POP      {r3-r11,lr}
        0x00001d14:    e743        C.      B        CLK_GetPLLClockFreq ; 0x1b9e
        0x00001d16:    f244211e    D..!    MOV      r1,#0x421e
        0x00001d1a:    e7f2        ..      B        0x1d02 ; CLK_EnablePLL + 272
    CLK_SetCoreClock
        0x00001d1c:    b570        p.      PUSH     {r4-r6,lr}
        0x00001d1e:    f04f4480    O..D    MOV      r4,#0x40000000
        0x00001d22:    4606        .F      MOV      r6,r0
        0x00001d24:    f8d40250    ..P.    LDR      r0,[r4,#0x250]
        0x00001d28:    f0000510    ....    AND      r5,r0,#0x10
        0x00001d2c:    4829        )H      LDR      r0,[pc,#164] ; [0x1dd4] = 0xb71b000
        0x00001d2e:    4286        .B      CMP      r6,r0
        0x00001d30:    d900        ..      BLS      0x1d34 ; CLK_SetCoreClock + 24
        0x00001d32:    4606        .F      MOV      r6,r0
        0x00001d34:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00001d38:    f0400004    @...    ORR      r0,r0,#4
        0x00001d3c:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00001d40:    2010        .       MOVS     r0,#0x10
        0x00001d42:    f5047400    ...t    ADD      r4,r4,#0x200
        0x00001d46:    f7fffedf    ....    BL       CLK_WaitClockReady ; 0x1b08
        0x00001d4a:    6920         i      LDR      r0,[r4,#0x10]
        0x00001d4c:    f0400007    @...    ORR      r0,r0,#7
        0x00001d50:    6120         a      STR      r0,[r4,#0x10]
        0x00001d52:    6a20         j      LDR      r0,[r4,#0x20]
        0x00001d54:    f020000f     ...    BIC      r0,r0,#0xf
        0x00001d58:    6220         b      STR      r0,[r4,#0x20]
        0x00001d5a:    6820         h      LDR      r0,[r4,#0]
        0x00001d5c:    f5a47400    ...t    SUB      r4,r4,#0x200
        0x00001d60:    07c0        ..      LSLS     r0,r0,#31
        0x00001d62:    4631        1F      MOV      r1,r6
        0x00001d64:    d004        ..      BEQ      0x1d70 ; CLK_SetCoreClock + 84
        0x00001d66:    2000        .       MOVS     r0,#0
        0x00001d68:    f7ffff43    ..C.    BL       CLK_EnablePLL ; 0x1bf2
        0x00001d6c:    4606        .F      MOV      r6,r0
        0x00001d6e:    e008        ..      B        0x1d82 ; CLK_SetCoreClock + 102
        0x00001d70:    f44f2000    O..     MOV      r0,#0x80000
        0x00001d74:    f7ffff3d    ..=.    BL       CLK_EnablePLL ; 0x1bf2
        0x00001d78:    4606        .F      MOV      r6,r0
        0x00001d7a:    f8d40250    ..P.    LDR      r0,[r4,#0x250]
        0x00001d7e:    f0000510    ....    AND      r5,r0,#0x10
        0x00001d82:    2100        .!      MOVS     r1,#0
        0x00001d84:    2002        .       MOVS     r0,#2
        0x00001d86:    f7fffed9    ....    BL       CLK_SetHCLK ; 0x1b3c
        0x00001d8a:    b92d        -.      CBNZ     r5,0x1d98 ; CLK_SetCoreClock + 124
        0x00001d8c:    f8d40200    ....    LDR      r0,[r4,#0x200]
        0x00001d90:    f0200004     ...    BIC      r0,r0,#4
        0x00001d94:    f8c40200    ....    STR      r0,[r4,#0x200]
        0x00001d98:    4630        0F      MOV      r0,r6
        0x00001d9a:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x00001d9c:    4000022c    ,..@    DCD    1073742380
        0x00001da0:    40000228    (..@    DCD    1073742376
        0x00001da4:    20000000    ...     DCD    536870912
        0x00001da8:    2000053c    <..     DCD    536872252
        0x00001dac:    04020201    ....    DCD    67240449
        0x00001db0:    00b71b00    ....    DCD    12000000
        0x00001db4:    002dc6c0    ..-.    DCD    3000000
        0x00001db8:    fd050f80    ....    DCD    4244967296
        0x00001dbc:    1ad27480    .t..    DCD    450000000
        0x00001dc0:    ffc2f700    ....    DCD    4290967296
        0x00001dc4:    047868c0    .hx.    DCD    75000000
        0x00001dc8:    ffffc000    ....    DCD    4294950912
        0x00001dcc:    fffffe00    ....    DCD    4294966784
        0x00001dd0:    0008421e    .B..    DCD    541214
        0x00001dd4:    0b71b000    ..q.    DCD    192000000
    $t
    .text
    UART_Open
        0x00001dd8:    e92d41ff    -..A    PUSH     {r0-r8,lr}
        0x00001ddc:    4604        .F      MOV      r4,r0
        0x00001dde:    485e        ^H      LDR      r0,[pc,#376] ; [0x1f58] = 0x24fc
        0x00001de0:    460f        .F      MOV      r7,r1
        0x00001de2:    2500        .%      MOVS     r5,#0
        0x00001de4:    c80f        ..      LDM      r0,{r0-r3}
        0x00001de6:    e88d000f    ....    STM      sp,{r0-r3}
        0x00001dea:    495c        \I      LDR      r1,[pc,#368] ; [0x1f5c] = 0x40070000
        0x00001dec:    462e        .F      MOV      r6,r5
        0x00001dee:    f04f4080    O..@    MOV      r0,#0x40000000
        0x00001df2:    428c        .B      CMP      r4,r1
        0x00001df4:    d106        ..      BNE      0x1e04 ; UART_Open + 44
        0x00001df6:    f8d01214    ....    LDR      r1,[r0,#0x214]
        0x00001dfa:    f8d00220    .. .    LDR      r0,[r0,#0x220]
        0x00001dfe:    f3c16501    ...e    UBFX     r5,r1,#24,#2
        0x00001e02:    e02a        *.      B        0x1e5a ; UART_Open + 130
        0x00001e04:    4956        VI      LDR      r1,[pc,#344] ; [0x1f60] = 0x40071000
        0x00001e06:    428c        .B      CMP      r4,r1
        0x00001e08:    d106        ..      BNE      0x1e18 ; UART_Open + 64
        0x00001e0a:    f8d01214    ....    LDR      r1,[r0,#0x214]
        0x00001e0e:    f8d00220    .. .    LDR      r0,[r0,#0x220]
        0x00001e12:    f3c16581    ...e    UBFX     r5,r1,#26,#2
        0x00001e16:    e02b        +.      B        0x1e70 ; UART_Open + 152
        0x00001e18:    4952        RI      LDR      r1,[pc,#328] ; [0x1f64] = 0x40072000
        0x00001e1a:    428c        .B      CMP      r4,r1
        0x00001e1c:    d108        ..      BNE      0x1e30 ; UART_Open + 88
        0x00001e1e:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00001e22:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00001e26:    f3c16501    ...e    UBFX     r5,r1,#24,#2
        0x00001e2a:    f000060f    ....    AND      r6,r0,#0xf
        0x00001e2e:    e044        D.      B        0x1eba ; UART_Open + 226
        0x00001e30:    494d        MI      LDR      r1,[pc,#308] ; [0x1f68] = 0x40073000
        0x00001e32:    428c        .B      CMP      r4,r1
        0x00001e34:    d108        ..      BNE      0x1e48 ; UART_Open + 112
        0x00001e36:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00001e3a:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00001e3e:    f3c16581    ...e    UBFX     r5,r1,#26,#2
        0x00001e42:    f3c01603    ....    UBFX     r6,r0,#4,#4
        0x00001e46:    e038        8.      B        0x1eba ; UART_Open + 226
        0x00001e48:    4948        HI      LDR      r1,[pc,#288] ; [0x1f6c] = 0x40074000
        0x00001e4a:    428c        .B      CMP      r4,r1
        0x00001e4c:    d108        ..      BNE      0x1e60 ; UART_Open + 136
        0x00001e4e:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00001e52:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00001e56:    f3c17501    ...u    UBFX     r5,r1,#28,#2
        0x00001e5a:    f3c02603    ...&    UBFX     r6,r0,#8,#4
        0x00001e5e:    e02c        ,.      B        0x1eba ; UART_Open + 226
        0x00001e60:    4943        CI      LDR      r1,[pc,#268] ; [0x1f70] = 0x40075000
        0x00001e62:    428c        .B      CMP      r4,r1
        0x00001e64:    d107        ..      BNE      0x1e76 ; UART_Open + 158
        0x00001e66:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00001e6a:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00001e6e:    0f8d        ..      LSRS     r5,r1,#30
        0x00001e70:    f3c03603    ...6    UBFX     r6,r0,#12,#4
        0x00001e74:    e021        !.      B        0x1eba ; UART_Open + 226
        0x00001e76:    493f        ?I      LDR      r1,[pc,#252] ; [0x1f74] = 0x40076000
        0x00001e78:    428c        .B      CMP      r4,r1
        0x00001e7a:    d104        ..      BNE      0x1e86 ; UART_Open + 174
        0x00001e7c:    f8d011f4    ....    LDR      r1,[r0,#0x1f4]
        0x00001e80:    b2c9        ..      UXTB     r1,r1
        0x00001e82:    2901        .)      CMP      r1,#1
        0x00001e84:    d008        ..      BEQ      0x1e98 ; UART_Open + 192
        0x00001e86:    493c        <I      LDR      r1,[pc,#240] ; [0x1f78] = 0x40077000
        0x00001e88:    428c        .B      CMP      r4,r1
        0x00001e8a:    d116        ..      BNE      0x1eba ; UART_Open + 226
        0x00001e8c:    f8d011f4    ....    LDR      r1,[r0,#0x1f4]
        0x00001e90:    b2c9        ..      UXTB     r1,r1
        0x00001e92:    2901        .)      CMP      r1,#1
        0x00001e94:    d009        ..      BEQ      0x1eaa ; UART_Open + 210
        0x00001e96:    e010        ..      B        0x1eba ; UART_Open + 226
        0x00001e98:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00001e9c:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00001ea0:    f3c15501    ...U    UBFX     r5,r1,#20,#2
        0x00001ea4:    f3c04603    ...F    UBFX     r6,r0,#16,#4
        0x00001ea8:    e007        ..      B        0x1eba ; UART_Open + 226
        0x00001eaa:    f8d0121c    ....    LDR      r1,[r0,#0x21c]
        0x00001eae:    f8d00230    ..0.    LDR      r0,[r0,#0x230]
        0x00001eb2:    f3c15581    ...U    UBFX     r5,r1,#22,#2
        0x00001eb6:    f3c05603    ...V    UBFX     r6,r0,#20,#4
        0x00001eba:    2000        .       MOVS     r0,#0
        0x00001ebc:    6320         c      STR      r0,[r4,#0x30]
        0x00001ebe:    2003        .       MOVS     r0,#3
        0x00001ec0:    60e0        .`      STR      r0,[r4,#0xc]
        0x00001ec2:    68a0        .h      LDR      r0,[r4,#8]
        0x00001ec4:    492d        -I      LDR      r1,[pc,#180] ; [0x1f7c] = 0xfff0ff0f
        0x00001ec6:    4008        .@      ANDS     r0,r0,r1
        0x00001ec8:    60a0        .`      STR      r0,[r4,#8]
        0x00001eca:    46e8        .F      MOV      r8,sp
        0x00001ecc:    2d01        .-      CMP      r5,#1
        0x00001ece:    d102        ..      BNE      0x1ed6 ; UART_Open + 254
        0x00001ed0:    f7fffe65    ..e.    BL       CLK_GetPLLClockFreq ; 0x1b9e
        0x00001ed4:    9001        ..      STR      r0,[sp,#4]
        0x00001ed6:    2f00        ./      CMP      r7,#0
        0x00001ed8:    d01a        ..      BEQ      0x1f10 ; UART_Open + 312
        0x00001eda:    f8581025    X.%.    LDR      r1,[r8,r5,LSL #2]
        0x00001ede:    1c76        v.      ADDS     r6,r6,#1
        0x00001ee0:    fbb1f0f6    ....    UDIV     r0,r1,r6
        0x00001ee4:    eb000057    ..W.    ADD      r0,r0,r7,LSR #1
        0x00001ee8:    fbb0f0f7    ....    UDIV     r0,r0,r7
        0x00001eec:    1e80        ..      SUBS     r0,r0,#2
        0x00001eee:    f5b03f80    ...?    CMP      r0,#0x10000
        0x00001ef2:    d30a        ..      BCC      0x1f0a ; UART_Open + 306
        0x00001ef4:    fbb1f0f6    ....    UDIV     r0,r1,r6
        0x00001ef8:    eb0000c7    ....    ADD      r0,r0,r7,LSL #3
        0x00001efc:    fbb0f0f7    ....    UDIV     r0,r0,r7
        0x00001f00:    f06f0101    o...    MVN      r1,#1
        0x00001f04:    eb011010    ....    ADD      r0,r1,r0,LSR #4
        0x00001f08:    e001        ..      B        0x1f0e ; UART_Open + 310
        0x00001f0a:    f0405040    @.@P    ORR      r0,r0,#0x30000000
        0x00001f0e:    6260        `b      STR      r0,[r4,#0x24]
        0x00001f10:    e8bd81ff    ....    POP      {r0-r8,pc}
    UART_SetTimeoutCnt
        0x00001f14:    6a02        .j      LDR      r2,[r0,#0x20]
        0x00001f16:    f02202ff    "...    BIC      r2,r2,#0xff
        0x00001f1a:    430a        .C      ORRS     r2,r2,r1
        0x00001f1c:    6202        .b      STR      r2,[r0,#0x20]
        0x00001f1e:    6841        Ah      LDR      r1,[r0,#4]
        0x00001f20:    f4416100    A..a    ORR      r1,r1,#0x800
        0x00001f24:    6041        A`      STR      r1,[r0,#4]
        0x00001f26:    4770        pG      BX       lr
    UART_Write
        0x00001f28:    b5f0        ..      PUSH     {r4-r7,lr}
        0x00001f2a:    4604        .F      MOV      r4,r0
        0x00001f2c:    2600        .&      MOVS     r6,#0
        0x00001f2e:    4630        0F      MOV      r0,r6
        0x00001f30:    f04f4580    O..E    MOV      r5,#0x40000000
        0x00001f34:    e00c        ..      B        0x1f50 ; UART_Write + 40
        0x00001f36:    2300        .#      MOVS     r3,#0
        0x00001f38:    e002        ..      B        0x1f40 ; UART_Write + 24
        0x00001f3a:    1c5b        [.      ADDS     r3,r3,#1
        0x00001f3c:    42ab        .B      CMP      r3,r5
        0x00001f3e:    d209        ..      BCS      0x1f54 ; UART_Write + 44
        0x00001f40:    69a7        .i      LDR      r7,[r4,#0x18]
        0x00001f42:    023f        ?.      LSLS     r7,r7,#8
        0x00001f44:    d4f9        ..      BMI      0x1f3a ; UART_Write + 18
        0x00001f46:    2e00        ..      CMP      r6,#0
        0x00001f48:    d104        ..      BNE      0x1f54 ; UART_Write + 44
        0x00001f4a:    5c0b        .\      LDRB     r3,[r1,r0]
        0x00001f4c:    6023        #`      STR      r3,[r4,#0]
        0x00001f4e:    1c40        @.      ADDS     r0,r0,#1
        0x00001f50:    4290        .B      CMP      r0,r2
        0x00001f52:    d1f0        ..      BNE      0x1f36 ; UART_Write + 14
        0x00001f54:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x00001f56:    0000        ..      DCW    0
        0x00001f58:    000024fc    .$..    DCD    9468
        0x00001f5c:    40070000    ...@    DCD    1074200576
        0x00001f60:    40071000    ...@    DCD    1074204672
        0x00001f64:    40072000    . .@    DCD    1074208768
        0x00001f68:    40073000    .0.@    DCD    1074212864
        0x00001f6c:    40074000    .@.@    DCD    1074216960
        0x00001f70:    40075000    .P.@    DCD    1074221056
        0x00001f74:    40076000    .`.@    DCD    1074225152
        0x00001f78:    40077000    .p.@    DCD    1074229248
        0x00001f7c:    fff0ff0f    ....    DCD    4293984015
    $t
    .text
    TIMER_GetModuleClock
        0x00001f80:    b510        ..      PUSH     {r4,lr}
        0x00001f82:    b088        ..      SUB      sp,sp,#0x20
        0x00001f84:    4604        .F      MOV      r4,r0
        0x00001f86:    2220         "      MOVS     r2,#0x20
        0x00001f88:    494f        OI      LDR      r1,[pc,#316] ; [0x20c8] = 0x252c
        0x00001f8a:    4668        hF      MOV      r0,sp
        0x00001f8c:    f000f8c0    ....    BL       __aeabi_memcpy ; 0x2110
        0x00001f90:    4a4e        NJ      LDR      r2,[pc,#312] ; [0x20cc] = 0x40050000
        0x00001f92:    4b4f        OK      LDR      r3,[pc,#316] ; [0x20d0] = 0x40050100
        0x00001f94:    0390        ..      LSLS     r0,r2,#14
        0x00001f96:    4294        .B      CMP      r4,r2
        0x00001f98:    d104        ..      BNE      0x1fa4 ; TIMER_GetModuleClock + 36
        0x00001f9a:    f8d00214    ....    LDR      r0,[r0,#0x214]
        0x00001f9e:    f3c02102    ...!    UBFX     r1,r0,#8,#3
        0x00001fa2:    e010        ..      B        0x1fc6 ; TIMER_GetModuleClock + 70
        0x00001fa4:    429c        .B      CMP      r4,r3
        0x00001fa6:    d104        ..      BNE      0x1fb2 ; TIMER_GetModuleClock + 50
        0x00001fa8:    f8d00214    ....    LDR      r0,[r0,#0x214]
        0x00001fac:    f3c03102    ...1    UBFX     r1,r0,#12,#3
        0x00001fb0:    e009        ..      B        0x1fc6 ; TIMER_GetModuleClock + 70
        0x00001fb2:    4948        HI      LDR      r1,[pc,#288] ; [0x20d4] = 0x40051000
        0x00001fb4:    f8d00214    ....    LDR      r0,[r0,#0x214]
        0x00001fb8:    428c        .B      CMP      r4,r1
        0x00001fba:    d102        ..      BNE      0x1fc2 ; TIMER_GetModuleClock + 66
        0x00001fbc:    f3c04102    ...A    UBFX     r1,r0,#16,#3
        0x00001fc0:    e001        ..      B        0x1fc6 ; TIMER_GetModuleClock + 70
        0x00001fc2:    f3c05102    ...Q    UBFX     r1,r0,#20,#3
        0x00001fc6:    2902        .)      CMP      r1,#2
        0x00001fc8:    d003        ..      BEQ      0x1fd2 ; TIMER_GetModuleClock + 82
        0x00001fca:    f85d0021    ].!.    LDR      r0,[sp,r1,LSL #2]
        0x00001fce:    b008        ..      ADD      sp,sp,#0x20
        0x00001fd0:    bd10        ..      POP      {r4,pc}
        0x00001fd2:    4294        .B      CMP      r4,r2
        0x00001fd4:    d001        ..      BEQ      0x1fda ; TIMER_GetModuleClock + 90
        0x00001fd6:    429c        .B      CMP      r4,r3
        0x00001fd8:    d102        ..      BNE      0x1fe0 ; TIMER_GetModuleClock + 96
        0x00001fda:    f7fffd34    ..4.    BL       CLK_GetPCLK0Freq ; 0x1a46
        0x00001fde:    e7f6        ..      B        0x1fce ; TIMER_GetModuleClock + 78
        0x00001fe0:    f7fffd61    ..a.    BL       CLK_GetPCLK1Freq ; 0x1aa6
        0x00001fe4:    e7f3        ..      B        0x1fce ; TIMER_GetModuleClock + 78
    TIMER_Open
        0x00001fe6:    b570        p.      PUSH     {r4-r6,lr}
        0x00001fe8:    4616        .F      MOV      r6,r2
        0x00001fea:    460d        .F      MOV      r5,r1
        0x00001fec:    4604        .F      MOV      r4,r0
        0x00001fee:    f7ffffc7    ....    BL       TIMER_GetModuleClock ; 0x1f80
        0x00001ff2:    2300        .#      MOVS     r3,#0
        0x00001ff4:    ebb60f50    ..P.    CMP      r6,r0,LSR #1
        0x00001ff8:    d901        ..      BLS      0x1ffe ; TIMER_Open + 24
        0x00001ffa:    2202        ."      MOVS     r2,#2
        0x00001ffc:    e006        ..      B        0x200c ; TIMER_Open + 38
        0x00001ffe:    fbb0f2f6    ....    UDIV     r2,r0,r6
        0x00002002:    0e13        ..      LSRS     r3,r2,#24
        0x00002004:    d002        ..      BEQ      0x200c ; TIMER_Open + 38
        0x00002006:    1c59        Y.      ADDS     r1,r3,#1
        0x00002008:    fbb2f2f1    ....    UDIV     r2,r2,r1
        0x0000200c:    431d        .C      ORRS     r5,r5,r3
        0x0000200e:    6025        %`      STR      r5,[r4,#0]
        0x00002010:    6062        b`      STR      r2,[r4,#4]
        0x00002012:    1c5b        [.      ADDS     r3,r3,#1
        0x00002014:    435a        ZC      MULS     r2,r3,r2
        0x00002016:    fbb0f0f2    ....    UDIV     r0,r0,r2
        0x0000201a:    bd70        p.      POP      {r4-r6,pc}
    TIMER_Delay
        0x0000201c:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x00002020:    460d        .F      MOV      r5,r1
        0x00002022:    4604        .F      MOV      r4,r0
        0x00002024:    f7ffffac    ....    BL       TIMER_GetModuleClock ; 0x1f80
        0x00002028:    2700        .'      MOVS     r7,#0
        0x0000202a:    463e        >F      MOV      r6,r7
        0x0000202c:    6027        '`      STR      r7,[r4,#0]
        0x0000202e:    6167        ga      STR      r7,[r4,#0x14]
        0x00002030:    4929        )I      LDR      r1,[pc,#164] ; [0x20d8] = 0xf4240
        0x00002032:    4288        .B      CMP      r0,r1
        0x00002034:    d805        ..      BHI      0x2042 ; TIMER_Delay + 38
        0x00002036:    f44f727a    O.zr    MOV      r2,#0x3e8
        0x0000203a:    4295        .B      CMP      r5,r2
        0x0000203c:    d205        ..      BCS      0x204a ; TIMER_Delay + 46
        0x0000203e:    4615        .F      MOV      r5,r2
        0x00002040:    e006        ..      B        0x2050 ; TIMER_Delay + 52
        0x00002042:    2d64        d-      CMP      r5,#0x64
        0x00002044:    d201        ..      BCS      0x204a ; TIMER_Delay + 46
        0x00002046:    2564        d%      MOVS     r5,#0x64
        0x00002048:    e002        ..      B        0x2050 ; TIMER_Delay + 52
        0x0000204a:    428d        .B      CMP      r5,r1
        0x0000204c:    d900        ..      BLS      0x2050 ; TIMER_Delay + 52
        0x0000204e:    460d        .F      MOV      r5,r1
        0x00002050:    4288        .B      CMP      r0,r1
        0x00002052:    d808        ..      BHI      0x2066 ; TIMER_Delay + 74
        0x00002054:    4921        !I      LDR      r1,[pc,#132] ; [0x20dc] = 0x3b9aca00
        0x00002056:    f44f727a    O.zr    MOV      r2,#0x3e8
        0x0000205a:    fbb1f1f0    ....    UDIV     r1,r1,r0
        0x0000205e:    4355        UC      MULS     r5,r2,r5
        0x00002060:    fbb5f1f1    ....    UDIV     r1,r5,r1
        0x00002064:    e007        ..      B        0x2076 ; TIMER_Delay + 90
        0x00002066:    fbb0f1f1    ....    UDIV     r1,r0,r1
        0x0000206a:    4369        iC      MULS     r1,r5,r1
        0x0000206c:    0e0f        ..      LSRS     r7,r1,#24
        0x0000206e:    d002        ..      BEQ      0x2076 ; TIMER_Delay + 90
        0x00002070:    1c7a        z.      ADDS     r2,r7,#1
        0x00002072:    fbb1f1f2    ....    UDIV     r1,r1,r2
        0x00002076:    6061        a`      STR      r1,[r4,#4]
        0x00002078:    f0474180    G..A    ORR      r1,r7,#0x40000000
        0x0000207c:    6021        !`      STR      r1,[r4,#0]
        0x0000207e:    4d18        .M      LDR      r5,[pc,#96] ; [0x20e0] = 0x20000000
        0x00002080:    6829        )h      LDR      r1,[r5,#0]
        0x00002082:    fbb1f0f0    ....    UDIV     r0,r1,r0
        0x00002086:    1c40        @.      ADDS     r0,r0,#1
        0x00002088:    d002        ..      BEQ      0x2090 ; TIMER_Delay + 116
        0x0000208a:    bf00        ..      NOP      
        0x0000208c:    1e40        @.      SUBS     r0,r0,#1
        0x0000208e:    d1fc        ..      BNE      0x208a ; TIMER_Delay + 110
        0x00002090:    4620         F      MOV      r0,r4
        0x00002092:    f7ffff75    ..u.    BL       TIMER_GetModuleClock ; 0x1f80
        0x00002096:    6829        )h      LDR      r1,[r5,#0]
        0x00002098:    1c7f        ..      ADDS     r7,r7,#1
        0x0000209a:    fbb1f1f0    ....    UDIV     r1,r1,r0
        0x0000209e:    4379        yC      MULS     r1,r7,r1
        0x000020a0:    e00b        ..      B        0x20ba ; TIMER_Delay + 158
        0x000020a2:    68e2        .h      LDR      r2,[r4,#0xc]
        0x000020a4:    4282        .B      CMP      r2,r0
        0x000020a6:    d107        ..      BNE      0x20b8 ; TIMER_Delay + 156
        0x000020a8:    4632        2F      MOV      r2,r6
        0x000020aa:    1c76        v.      ADDS     r6,r6,#1
        0x000020ac:    428a        .B      CMP      r2,r1
        0x000020ae:    d905        ..      BLS      0x20bc ; TIMER_Delay + 160
        0x000020b0:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x000020b4:    e8bd81f0    ....    POP      {r4-r8,pc}
        0x000020b8:    2600        .&      MOVS     r6,#0
        0x000020ba:    68e0        .h      LDR      r0,[r4,#0xc]
        0x000020bc:    6822        "h      LDR      r2,[r4,#0]
        0x000020be:    0192        ..      LSLS     r2,r2,#6
        0x000020c0:    d4ef        ..      BMI      0x20a2 ; TIMER_Delay + 134
        0x000020c2:    2000        .       MOVS     r0,#0
        0x000020c4:    e7f6        ..      B        0x20b4 ; TIMER_Delay + 152
    $d
        0x000020c6:    0000        ..      DCW    0
        0x000020c8:    0000252c    ,%..    DCD    9516
        0x000020cc:    40050000    ...@    DCD    1074069504
        0x000020d0:    40050100    ...@    DCD    1074069760
        0x000020d4:    40051000    ...@    DCD    1074073600
        0x000020d8:    000f4240    @B..    DCD    1000000
        0x000020dc:    3b9aca00    ...;    DCD    1000000000
        0x000020e0:    20000000    ...     DCD    536870912
    $t
    .text
    GPIO_SetMode
        0x000020e4:    b5f0        ..      PUSH     {r4-r7,lr}
        0x000020e6:    2300        .#      MOVS     r3,#0
        0x000020e8:    2701        .'      MOVS     r7,#1
        0x000020ea:    2503        .%      MOVS     r5,#3
        0x000020ec:    fa07f403    ....    LSL      r4,r7,r3
        0x000020f0:    438c        .C      BICS     r4,r4,r1
        0x000020f2:    d109        ..      BNE      0x2108 ; GPIO_SetMode + 36
        0x000020f4:    6806        .h      LDR      r6,[r0,#0]
        0x000020f6:    005c        \.      LSLS     r4,r3,#1
        0x000020f8:    fa05fc04    ....    LSL      r12,r5,r4
        0x000020fc:    ea26060c    &...    BIC      r6,r6,r12
        0x00002100:    fa02f404    ....    LSL      r4,r2,r4
        0x00002104:    4326        &C      ORRS     r6,r6,r4
        0x00002106:    6006        .`      STR      r6,[r0,#0]
        0x00002108:    1c5b        [.      ADDS     r3,r3,#1
        0x0000210a:    2b10        .+      CMP      r3,#0x10
        0x0000210c:    d3ee        ..      BCC      0x20ec ; GPIO_SetMode + 8
        0x0000210e:    bdf0        ..      POP      {r4-r7,pc}
    .text
    __aeabi_memcpy
    __aeabi_memcpy4
    __aeabi_memcpy8
        0x00002110:    ea400301    @...    ORR      r3,r0,r1
        0x00002114:    079b        ..      LSLS     r3,r3,#30
        0x00002116:    d003        ..      BEQ      0x2120 ; __aeabi_memcpy + 16
        0x00002118:    e009        ..      B        0x212e ; __aeabi_memcpy + 30
        0x0000211a:    c908        ..      LDM      r1!,{r3}
        0x0000211c:    1f12        ..      SUBS     r2,r2,#4
        0x0000211e:    c008        ..      STM      r0!,{r3}
        0x00002120:    2a04        .*      CMP      r2,#4
        0x00002122:    d2fa        ..      BCS      0x211a ; __aeabi_memcpy + 10
        0x00002124:    e003        ..      B        0x212e ; __aeabi_memcpy + 30
        0x00002126:    f8113b01    ...;    LDRB     r3,[r1],#1
        0x0000212a:    f8003b01    ...;    STRB     r3,[r0],#1
        0x0000212e:    1e52        R.      SUBS     r2,r2,#1
        0x00002130:    d2f9        ..      BCS      0x2126 ; __aeabi_memcpy + 22
        0x00002132:    4770        pG      BX       lr
    .text
    __aeabi_uldivmod
        0x00002134:    e92d5ff0    -.._    PUSH     {r4-r12,lr}
        0x00002138:    4605        .F      MOV      r5,r0
        0x0000213a:    2000        .       MOVS     r0,#0
        0x0000213c:    4692        .F      MOV      r10,r2
        0x0000213e:    469b        .F      MOV      r11,r3
        0x00002140:    4688        .F      MOV      r8,r1
        0x00002142:    4606        .F      MOV      r6,r0
        0x00002144:    4681        .F      MOV      r9,r0
        0x00002146:    2440        @$      MOVS     r4,#0x40
        0x00002148:    e01b        ..      B        0x2182 ; __aeabi_uldivmod + 78
        0x0000214a:    4628        (F      MOV      r0,r5
        0x0000214c:    4641        AF      MOV      r1,r8
        0x0000214e:    4647        GF      MOV      r7,r8
        0x00002150:    4622        "F      MOV      r2,r4
        0x00002152:    f000f842    ..B.    BL       __aeabi_llsr ; 0x21da
        0x00002156:    4653        SF      MOV      r3,r10
        0x00002158:    465a        ZF      MOV      r2,r11
        0x0000215a:    1ac0        ..      SUBS     r0,r0,r3
        0x0000215c:    4191        .A      SBCS     r1,r1,r2
        0x0000215e:    d310        ..      BCC      0x2182 ; __aeabi_uldivmod + 78
        0x00002160:    4611        .F      MOV      r1,r2
        0x00002162:    4618        .F      MOV      r0,r3
        0x00002164:    4622        "F      MOV      r2,r4
        0x00002166:    f000f829    ..).    BL       __aeabi_llsl ; 0x21bc
        0x0000216a:    1a2d        -.      SUBS     r5,r5,r0
        0x0000216c:    eb670801    g...    SBC      r8,r7,r1
        0x00002170:    464f        OF      MOV      r7,r9
        0x00002172:    4622        "F      MOV      r2,r4
        0x00002174:    2001        .       MOVS     r0,#1
        0x00002176:    2100        .!      MOVS     r1,#0
        0x00002178:    f000f820    .. .    BL       __aeabi_llsl ; 0x21bc
        0x0000217c:    eb170900    ....    ADDS     r9,r7,r0
        0x00002180:    414e        NA      ADCS     r6,r6,r1
        0x00002182:    1e20         .      SUBS     r0,r4,#0
        0x00002184:    f1a40401    ....    SUB      r4,r4,#1
        0x00002188:    dcdf        ..      BGT      0x214a ; __aeabi_uldivmod + 22
        0x0000218a:    4648        HF      MOV      r0,r9
        0x0000218c:    4631        1F      MOV      r1,r6
        0x0000218e:    462a        *F      MOV      r2,r5
        0x00002190:    4643        CF      MOV      r3,r8
        0x00002192:    e8bd9ff0    ....    POP      {r4-r12,pc}
        0x00002196:    0000        ..      MOVS     r0,r0
    .text
    __scatterload
    __scatterload_rt2
        0x00002198:    4c06        .L      LDR      r4,[pc,#24] ; [0x21b4] = 0x254c
        0x0000219a:    4d07        .M      LDR      r5,[pc,#28] ; [0x21b8] = 0x256c
        0x0000219c:    e006        ..      B        0x21ac ; __scatterload + 20
        0x0000219e:    68e0        .h      LDR      r0,[r4,#0xc]
        0x000021a0:    f0400301    @...    ORR      r3,r0,#1
        0x000021a4:    e8940007    ....    LDM      r4,{r0-r2}
        0x000021a8:    4798        .G      BLX      r3
        0x000021aa:    3410        .4      ADDS     r4,r4,#0x10
        0x000021ac:    42ac        .B      CMP      r4,r5
        0x000021ae:    d3f6        ..      BCC      0x219e ; __scatterload + 6
        0x000021b0:    f7fef824    ..$.    BL       __main_after_scatterload ; 0x1fc
    $d
        0x000021b4:    0000254c    L%..    DCD    9548
        0x000021b8:    0000256c    l%..    DCD    9580
    $t
    .text
    __aeabi_llsl
    _ll_shift_l
        0x000021bc:    2a20         *      CMP      r2,#0x20
        0x000021be:    db04        ..      BLT      0x21ca ; __aeabi_llsl + 14
        0x000021c0:    3a20         :      SUBS     r2,r2,#0x20
        0x000021c2:    fa00f102    ....    LSL      r1,r0,r2
        0x000021c6:    2000        .       MOVS     r0,#0
        0x000021c8:    4770        pG      BX       lr
        0x000021ca:    4091        .@      LSLS     r1,r1,r2
        0x000021cc:    f1c20320    .. .    RSB      r3,r2,#0x20
        0x000021d0:    fa20f303     ...    LSR      r3,r0,r3
        0x000021d4:    4319        .C      ORRS     r1,r1,r3
        0x000021d6:    4090        .@      LSLS     r0,r0,r2
        0x000021d8:    4770        pG      BX       lr
    .text
    __aeabi_llsr
    _ll_ushift_r
        0x000021da:    2a20         *      CMP      r2,#0x20
        0x000021dc:    db04        ..      BLT      0x21e8 ; __aeabi_llsr + 14
        0x000021de:    3a20         :      SUBS     r2,r2,#0x20
        0x000021e0:    fa21f002    !...    LSR      r0,r1,r2
        0x000021e4:    2100        .!      MOVS     r1,#0
        0x000021e6:    4770        pG      BX       lr
        0x000021e8:    fa21f302    !...    LSR      r3,r1,r2
        0x000021ec:    40d0        .@      LSRS     r0,r0,r2
        0x000021ee:    f1c20220    .. .    RSB      r2,r2,#0x20
        0x000021f2:    4091        .@      LSLS     r1,r1,r2
        0x000021f4:    4308        .C      ORRS     r0,r0,r1
        0x000021f6:    4619        .F      MOV      r1,r3
        0x000021f8:    4770        pG      BX       lr
        0x000021fa:    0000        ..      MOVS     r0,r0
    i.__0printf$5
    __0printf$5
    __1printf$5
    __2printf
        0x000021fc:    b40f        ..      PUSH     {r0-r3}
        0x000021fe:    4b05        .K      LDR      r3,[pc,#20] ; [0x2214] = 0x18b5
        0x00002200:    b510        ..      PUSH     {r4,lr}
        0x00002202:    a903        ..      ADD      r1,sp,#0xc
        0x00002204:    4a04        .J      LDR      r2,[pc,#16] ; [0x2218] = 0x20000538
        0x00002206:    9802        ..      LDR      r0,[sp,#8]
        0x00002208:    f000f818    ....    BL       _printf_core ; 0x223c
        0x0000220c:    bc10        ..      POP      {r4}
        0x0000220e:    f85dfb14    ]...    LDR      pc,[sp],#0x14
    $d
        0x00002212:    0000        ..      DCW    0
        0x00002214:    000018b5    ....    DCD    6325
        0x00002218:    20000538    8..     DCD    536872248
    $t
    i.__scatterload_copy
    __scatterload_copy
        0x0000221c:    e002        ..      B        0x2224 ; __scatterload_copy + 8
        0x0000221e:    c808        ..      LDM      r0!,{r3}
        0x00002220:    1f12        ..      SUBS     r2,r2,#4
        0x00002222:    c108        ..      STM      r1!,{r3}
        0x00002224:    2a00        .*      CMP      r2,#0
        0x00002226:    d1fa        ..      BNE      0x221e ; __scatterload_copy + 2
        0x00002228:    4770        pG      BX       lr
    i.__scatterload_null
    __scatterload_null
        0x0000222a:    4770        pG      BX       lr
    i.__scatterload_zeroinit
    __scatterload_zeroinit
        0x0000222c:    2000        .       MOVS     r0,#0
        0x0000222e:    e001        ..      B        0x2234 ; __scatterload_zeroinit + 8
        0x00002230:    c101        ..      STM      r1!,{r0}
        0x00002232:    1f12        ..      SUBS     r2,r2,#4
        0x00002234:    2a00        .*      CMP      r2,#0
        0x00002236:    d1fb        ..      BNE      0x2230 ; __scatterload_zeroinit + 4
        0x00002238:    4770        pG      BX       lr
        0x0000223a:    0000        ..      MOVS     r0,r0
    i._printf_core
    _printf_core
        0x0000223c:    e92d4fff    -..O    PUSH     {r0-r11,lr}
        0x00002240:    b08d        ..      SUB      sp,sp,#0x34
        0x00002242:    469b        .F      MOV      r11,r3
        0x00002244:    460f        .F      MOV      r7,r1
        0x00002246:    4604        .F      MOV      r4,r0
        0x00002248:    2600        .&      MOVS     r6,#0
        0x0000224a:    e006        ..      B        0x225a ; _printf_core + 30
        0x0000224c:    2825        %(      CMP      r0,#0x25
        0x0000224e:    d00b        ..      BEQ      0x2268 ; _printf_core + 44
        0x00002250:    465a        ZF      MOV      r2,r11
        0x00002252:    990f        ..      LDR      r1,[sp,#0x3c]
        0x00002254:    4790        .G      BLX      r2
        0x00002256:    1c64        d.      ADDS     r4,r4,#1
        0x00002258:    1c76        v.      ADDS     r6,r6,#1
        0x0000225a:    7820         x      LDRB     r0,[r4,#0]
        0x0000225c:    2800        .(      CMP      r0,#0
        0x0000225e:    d1f5        ..      BNE      0x224c ; _printf_core + 16
        0x00002260:    b011        ..      ADD      sp,sp,#0x44
        0x00002262:    4630        0F      MOV      r0,r6
        0x00002264:    e8bd8ff0    ....    POP      {r4-r11,pc}
        0x00002268:    2500        .%      MOVS     r5,#0
        0x0000226a:    46a8        .F      MOV      r8,r5
        0x0000226c:    2201        ."      MOVS     r2,#1
        0x0000226e:    4998        .I      LDR      r1,[pc,#608] ; [0x24d0] = 0x12809
        0x00002270:    e000        ..      B        0x2274 ; _printf_core + 56
        0x00002272:    4305        .C      ORRS     r5,r5,r0
        0x00002274:    f8143f01    ...?    LDRB     r3,[r4,#1]!
        0x00002278:    3b20         ;      SUBS     r3,r3,#0x20
        0x0000227a:    fa02f003    ....    LSL      r0,r2,r3
        0x0000227e:    4208        .B      TST      r0,r1
        0x00002280:    d1f7        ..      BNE      0x2272 ; _printf_core + 54
        0x00002282:    7820         x      LDRB     r0,[r4,#0]
        0x00002284:    282e        .(      CMP      r0,#0x2e
        0x00002286:    d117        ..      BNE      0x22b8 ; _printf_core + 124
        0x00002288:    f8140f01    ....    LDRB     r0,[r4,#1]!
        0x0000228c:    f0450504    E...    ORR      r5,r5,#4
        0x00002290:    282a        *(      CMP      r0,#0x2a
        0x00002292:    d00e        ..      BEQ      0x22b2 ; _printf_core + 118
        0x00002294:    f06f022f    o./.    MVN      r2,#0x2f
        0x00002298:    7820         x      LDRB     r0,[r4,#0]
        0x0000229a:    f1a00130    ..0.    SUB      r1,r0,#0x30
        0x0000229e:    2909        .)      CMP      r1,#9
        0x000022a0:    d80a        ..      BHI      0x22b8 ; _printf_core + 124
        0x000022a2:    eb080188    ....    ADD      r1,r8,r8,LSL #2
        0x000022a6:    eb020141    ..A.    ADD      r1,r2,r1,LSL #1
        0x000022aa:    eb000801    ....    ADD      r8,r0,r1
        0x000022ae:    1c64        d.      ADDS     r4,r4,#1
        0x000022b0:    e7f2        ..      B        0x2298 ; _printf_core + 92
        0x000022b2:    f8578b04    W...    LDR      r8,[r7],#4
        0x000022b6:    1c64        d.      ADDS     r4,r4,#1
        0x000022b8:    7820         x      LDRB     r0,[r4,#0]
        0x000022ba:    286c        l(      CMP      r0,#0x6c
        0x000022bc:    d00d        ..      BEQ      0x22da ; _printf_core + 158
        0x000022be:    dc04        ..      BGT      0x22ca ; _printf_core + 142
        0x000022c0:    284c        L(      CMP      r0,#0x4c
        0x000022c2:    d012        ..      BEQ      0x22ea ; _printf_core + 174
        0x000022c4:    286a        j(      CMP      r0,#0x6a
        0x000022c6:    d111        ..      BNE      0x22ec ; _printf_core + 176
        0x000022c8:    e004        ..      B        0x22d4 ; _printf_core + 152
        0x000022ca:    2874        t(      CMP      r0,#0x74
        0x000022cc:    d00d        ..      BEQ      0x22ea ; _printf_core + 174
        0x000022ce:    287a        z(      CMP      r0,#0x7a
        0x000022d0:    d10c        ..      BNE      0x22ec ; _printf_core + 176
        0x000022d2:    e00a        ..      B        0x22ea ; _printf_core + 174
        0x000022d4:    f4451500    E...    ORR      r5,r5,#0x200000
        0x000022d8:    e007        ..      B        0x22ea ; _printf_core + 174
        0x000022da:    7861        ax      LDRB     r1,[r4,#1]
        0x000022dc:    f4451580    E...    ORR      r5,r5,#0x100000
        0x000022e0:    4281        .B      CMP      r1,r0
        0x000022e2:    d102        ..      BNE      0x22ea ; _printf_core + 174
        0x000022e4:    1c64        d.      ADDS     r4,r4,#1
        0x000022e6:    f5051580    ....    ADD      r5,r5,#0x100000
        0x000022ea:    1c64        d.      ADDS     r4,r4,#1
        0x000022ec:    7820         x      LDRB     r0,[r4,#0]
        0x000022ee:    2869        i(      CMP      r0,#0x69
        0x000022f0:    d044        D.      BEQ      0x237c ; _printf_core + 320
        0x000022f2:    dc08        ..      BGT      0x2306 ; _printf_core + 202
        0x000022f4:    2800        .(      CMP      r0,#0
        0x000022f6:    d0b3        ..      BEQ      0x2260 ; _printf_core + 36
        0x000022f8:    2858        X(      CMP      r0,#0x58
        0x000022fa:    d067        g.      BEQ      0x23cc ; _printf_core + 400
        0x000022fc:    2863        c(      CMP      r0,#0x63
        0x000022fe:    d00f        ..      BEQ      0x2320 ; _printf_core + 228
        0x00002300:    2864        d(      CMP      r0,#0x64
        0x00002302:    d108        ..      BNE      0x2316 ; _printf_core + 218
        0x00002304:    e03a        :.      B        0x237c ; _printf_core + 320
        0x00002306:    2870        p(      CMP      r0,#0x70
        0x00002308:    d065        e.      BEQ      0x23d6 ; _printf_core + 410
        0x0000230a:    2873        s(      CMP      r0,#0x73
        0x0000230c:    d012        ..      BEQ      0x2334 ; _printf_core + 248
        0x0000230e:    2875        u(      CMP      r0,#0x75
        0x00002310:    d05a        Z.      BEQ      0x23c8 ; _printf_core + 396
        0x00002312:    2878        x(      CMP      r0,#0x78
        0x00002314:    d05a        Z.      BEQ      0x23cc ; _printf_core + 400
        0x00002316:    465a        ZF      MOV      r2,r11
        0x00002318:    990f        ..      LDR      r1,[sp,#0x3c]
        0x0000231a:    4790        .G      BLX      r2
        0x0000231c:    1c76        v.      ADDS     r6,r6,#1
        0x0000231e:    e0d5        ..      B        0x24cc ; _printf_core + 656
        0x00002320:    f8170b04    ....    LDRB     r0,[r7],#4
        0x00002324:    f88d0000    ....    STRB     r0,[sp,#0]
        0x00002328:    2000        .       MOVS     r0,#0
        0x0000232a:    f88d0001    ....    STRB     r0,[sp,#1]
        0x0000232e:    46e9        .F      MOV      r9,sp
        0x00002330:    2001        .       MOVS     r0,#1
        0x00002332:    e003        ..      B        0x233c ; _printf_core + 256
        0x00002334:    f8579b04    W...    LDR      r9,[r7],#4
        0x00002338:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x0000233c:    0769        i.      LSLS     r1,r5,#29
        0x0000233e:    f04f0500    O...    MOV      r5,#0
        0x00002342:    d401        ..      BMI      0x2348 ; _printf_core + 268
        0x00002344:    e00a        ..      B        0x235c ; _printf_core + 288
        0x00002346:    1c6d        m.      ADDS     r5,r5,#1
        0x00002348:    4545        EE      CMP      r5,r8
        0x0000234a:    da0d        ..      BGE      0x2368 ; _printf_core + 300
        0x0000234c:    4285        .B      CMP      r5,r0
        0x0000234e:    dbfa        ..      BLT      0x2346 ; _printf_core + 266
        0x00002350:    f8191005    ....    LDRB     r1,[r9,r5]
        0x00002354:    2900        .)      CMP      r1,#0
        0x00002356:    d1f6        ..      BNE      0x2346 ; _printf_core + 266
        0x00002358:    e006        ..      B        0x2368 ; _printf_core + 300
        0x0000235a:    1c6d        m.      ADDS     r5,r5,#1
        0x0000235c:    4285        .B      CMP      r5,r0
        0x0000235e:    dbfc        ..      BLT      0x235a ; _printf_core + 286
        0x00002360:    f8191005    ....    LDRB     r1,[r9,r5]
        0x00002364:    2900        .)      CMP      r1,#0
        0x00002366:    d1f8        ..      BNE      0x235a ; _printf_core + 286
        0x00002368:    442e        .D      ADD      r6,r6,r5
        0x0000236a:    e004        ..      B        0x2376 ; _printf_core + 314
        0x0000236c:    f8190b01    ....    LDRB     r0,[r9],#1
        0x00002370:    465a        ZF      MOV      r2,r11
        0x00002372:    990f        ..      LDR      r1,[sp,#0x3c]
        0x00002374:    4790        .G      BLX      r2
        0x00002376:    1e6d        m.      SUBS     r5,r5,#1
        0x00002378:    d2f8        ..      BCS      0x236c ; _printf_core + 304
        0x0000237a:    e0a7        ..      B        0x24cc ; _printf_core + 656
        0x0000237c:    200a        .       MOVS     r0,#0xa
        0x0000237e:    2100        .!      MOVS     r1,#0
        0x00002380:    e9cd0108    ....    STRD     r0,r1,[sp,#0x20]
        0x00002384:    f3c55002    ...P    UBFX     r0,r5,#20,#3
        0x00002388:    2802        .(      CMP      r0,#2
        0x0000238a:    d00c        ..      BEQ      0x23a6 ; _printf_core + 362
        0x0000238c:    cf01        ..      LDM      r7!,{r0}
        0x0000238e:    17c1        ..      ASRS     r1,r0,#31
        0x00002390:    1e02        ..      SUBS     r2,r0,#0
        0x00002392:    f1710200    q...    SBCS     r2,r1,#0
        0x00002396:    da0c        ..      BGE      0x23b2 ; _printf_core + 374
        0x00002398:    2300        .#      MOVS     r3,#0
        0x0000239a:    ebd00003    ....    RSBS     r0,r0,r3
        0x0000239e:    eb630101    c...    SBC      r1,r3,r1
        0x000023a2:    222d        -"      MOVS     r2,#0x2d
        0x000023a4:    e008        ..      B        0x23b8 ; _printf_core + 380
        0x000023a6:    1dff        ..      ADDS     r7,r7,#7
        0x000023a8:    f0270707    '...    BIC      r7,r7,#7
        0x000023ac:    e8f70102    ....    LDRD     r0,r1,[r7],#8
        0x000023b0:    e7ee        ..      B        0x2390 ; _printf_core + 340
        0x000023b2:    052a        *.      LSLS     r2,r5,#20
        0x000023b4:    d504        ..      BPL      0x23c0 ; _printf_core + 388
        0x000023b6:    222b        +"      MOVS     r2,#0x2b
        0x000023b8:    f88d2028    ..(     STRB     r2,[sp,#0x28]
        0x000023bc:    2201        ."      MOVS     r2,#1
        0x000023be:    e03c        <.      B        0x243a ; _printf_core + 510
        0x000023c0:    07ea        ..      LSLS     r2,r5,#31
        0x000023c2:    d03a        :.      BEQ      0x243a ; _printf_core + 510
        0x000023c4:    2220         "      MOVS     r2,#0x20
        0x000023c6:    e7f7        ..      B        0x23b8 ; _printf_core + 380
        0x000023c8:    200a        .       MOVS     r0,#0xa
        0x000023ca:    e000        ..      B        0x23ce ; _printf_core + 402
        0x000023cc:    2010        .       MOVS     r0,#0x10
        0x000023ce:    2100        .!      MOVS     r1,#0
        0x000023d0:    e9cd0108    ....    STRD     r0,r1,[sp,#0x20]
        0x000023d4:    e007        ..      B        0x23e6 ; _printf_core + 426
        0x000023d6:    2010        .       MOVS     r0,#0x10
        0x000023d8:    2100        .!      MOVS     r1,#0
        0x000023da:    f0450504    E...    ORR      r5,r5,#4
        0x000023de:    e9cd0108    ....    STRD     r0,r1,[sp,#0x20]
        0x000023e2:    f04f0808    O...    MOV      r8,#8
        0x000023e6:    f3c55002    ...P    UBFX     r0,r5,#20,#3
        0x000023ea:    2802        .(      CMP      r0,#2
        0x000023ec:    d010        ..      BEQ      0x2410 ; _printf_core + 468
        0x000023ee:    cf01        ..      LDM      r7!,{r0}
        0x000023f0:    2100        .!      MOVS     r1,#0
        0x000023f2:    f04f0a00    O...    MOV      r10,#0
        0x000023f6:    072a        *.      LSLS     r2,r5,#28
        0x000023f8:    d520         .      BPL      0x243c ; _printf_core + 512
        0x000023fa:    7822        "x      LDRB     r2,[r4,#0]
        0x000023fc:    2a70        p*      CMP      r2,#0x70
        0x000023fe:    d00d        ..      BEQ      0x241c ; _printf_core + 480
        0x00002400:    e9ddc308    ....    LDRD     r12,r3,[sp,#0x20]
        0x00002404:    f08c0c10    ....    EOR      r12,r12,#0x10
        0x00002408:    ea5c0c03    \...    ORRS     r12,r12,r3
        0x0000240c:    d00c        ..      BEQ      0x2428 ; _printf_core + 492
        0x0000240e:    e015        ..      B        0x243c ; _printf_core + 512
        0x00002410:    1dff        ..      ADDS     r7,r7,#7
        0x00002412:    f0270707    '...    BIC      r7,r7,#7
        0x00002416:    e8f70102    ....    LDRD     r0,r1,[r7],#8
        0x0000241a:    e7ea        ..      B        0x23f2 ; _printf_core + 438
        0x0000241c:    2240        @"      MOVS     r2,#0x40
        0x0000241e:    f88d2028    ..(     STRB     r2,[sp,#0x28]
        0x00002422:    f04f0a01    O...    MOV      r10,#1
        0x00002426:    e00c        ..      B        0x2442 ; _printf_core + 518
        0x00002428:    ea500301    P...    ORRS     r3,r0,r1
        0x0000242c:    d006        ..      BEQ      0x243c ; _printf_core + 512
        0x0000242e:    2330        0#      MOVS     r3,#0x30
        0x00002430:    f88d3028    ..(0    STRB     r3,[sp,#0x28]
        0x00002434:    f88d2029    ..)     STRB     r2,[sp,#0x29]
        0x00002438:    2202        ."      MOVS     r2,#2
        0x0000243a:    4692        .F      MOV      r10,r2
        0x0000243c:    7822        "x      LDRB     r2,[r4,#0]
        0x0000243e:    2a58        X*      CMP      r2,#0x58
        0x00002440:    d004        ..      BEQ      0x244c ; _printf_core + 528
        0x00002442:    a224        $.      ADR      r2,{pc}+0x92 ; 0x24d4
        0x00002444:    f10d0920    .. .    ADD      r9,sp,#0x20
        0x00002448:    920b        ..      STR      r2,[sp,#0x2c]
        0x0000244a:    e009        ..      B        0x2460 ; _printf_core + 548
        0x0000244c:    a226        &.      ADR      r2,{pc}+0x9c ; 0x24e8
        0x0000244e:    e7f9        ..      B        0x2444 ; _printf_core + 520
        0x00002450:    e9dd2308    ...#    LDRD     r2,r3,[sp,#0x20]
        0x00002454:    f7fffe6e    ..n.    BL       __aeabi_uldivmod ; 0x2134
        0x00002458:    9b0b        ..      LDR      r3,[sp,#0x2c]
        0x0000245a:    5c9b        .\      LDRB     r3,[r3,r2]
        0x0000245c:    f8093d01    ...=    STRB     r3,[r9,#-1]!
        0x00002460:    ea500201    P...    ORRS     r2,r0,r1
        0x00002464:    d1f4        ..      BNE      0x2450 ; _printf_core + 532
        0x00002466:    ebad0009    ....    SUB      r0,sp,r9
        0x0000246a:    3020         0      ADDS     r0,r0,#0x20
        0x0000246c:    9008        ..      STR      r0,[sp,#0x20]
        0x0000246e:    0768        h.      LSLS     r0,r5,#29
        0x00002470:    d401        ..      BMI      0x2476 ; _printf_core + 570
        0x00002472:    f04f0801    O...    MOV      r8,#1
        0x00002476:    9908        ..      LDR      r1,[sp,#0x20]
        0x00002478:    4588        .E      CMP      r8,r1
        0x0000247a:    dd03        ..      BLE      0x2484 ; _printf_core + 584
        0x0000247c:    9808        ..      LDR      r0,[sp,#0x20]
        0x0000247e:    eba80000    ....    SUB      r0,r8,r0
        0x00002482:    e000        ..      B        0x2486 ; _printf_core + 586
        0x00002484:    2000        .       MOVS     r0,#0
        0x00002486:    4680        .F      MOV      r8,r0
        0x00002488:    2500        .%      MOVS     r5,#0
        0x0000248a:    e006        ..      B        0x249a ; _printf_core + 606
        0x0000248c:    a80a        ..      ADD      r0,sp,#0x28
        0x0000248e:    465a        ZF      MOV      r2,r11
        0x00002490:    5d40        @]      LDRB     r0,[r0,r5]
        0x00002492:    990f        ..      LDR      r1,[sp,#0x3c]
        0x00002494:    4790        .G      BLX      r2
        0x00002496:    1c6d        m.      ADDS     r5,r5,#1
        0x00002498:    1c76        v.      ADDS     r6,r6,#1
        0x0000249a:    4555        UE      CMP      r5,r10
        0x0000249c:    dbf6        ..      BLT      0x248c ; _printf_core + 592
        0x0000249e:    e004        ..      B        0x24aa ; _printf_core + 622
        0x000024a0:    2030        0       MOVS     r0,#0x30
        0x000024a2:    465a        ZF      MOV      r2,r11
        0x000024a4:    990f        ..      LDR      r1,[sp,#0x3c]
        0x000024a6:    4790        .G      BLX      r2
        0x000024a8:    1c76        v.      ADDS     r6,r6,#1
        0x000024aa:    f1b80100    ....    SUBS     r1,r8,#0
        0x000024ae:    f1a80801    ....    SUB      r8,r8,#1
        0x000024b2:    dcf5        ..      BGT      0x24a0 ; _printf_core + 612
        0x000024b4:    e005        ..      B        0x24c2 ; _printf_core + 646
        0x000024b6:    f8190b01    ....    LDRB     r0,[r9],#1
        0x000024ba:    465a        ZF      MOV      r2,r11
        0x000024bc:    990f        ..      LDR      r1,[sp,#0x3c]
        0x000024be:    4790        .G      BLX      r2
        0x000024c0:    1c76        v.      ADDS     r6,r6,#1
        0x000024c2:    9908        ..      LDR      r1,[sp,#0x20]
        0x000024c4:    1e48        H.      SUBS     r0,r1,#1
        0x000024c6:    9008        ..      STR      r0,[sp,#0x20]
        0x000024c8:    2900        .)      CMP      r1,#0
        0x000024ca:    dcf4        ..      BGT      0x24b6 ; _printf_core + 634
        0x000024cc:    1c64        d.      ADDS     r4,r4,#1
        0x000024ce:    e6c4        ..      B        0x225a ; _printf_core + 30
    $d
        0x000024d0:    00012809    .(..    DCD    75785
        0x000024d4:    33323130    0123    DCD    858927408
        0x000024d8:    37363534    4567    DCD    926299444
        0x000024dc:    62613938    89ab    DCD    1650538808
        0x000024e0:    66656463    cdef    DCD    1717920867
        0x000024e4:    00000000    ....    DCD    0
        0x000024e8:    33323130    0123    DCD    858927408
        0x000024ec:    37363534    4567    DCD    926299444
        0x000024f0:    42413938    89AB    DCD    1111570744
        0x000024f4:    46454443    CDEF    DCD    1178944579
        0x000024f8:    00000000    ....    DCD    0
    $d.realdata
    .constdata
        0x000024fc:    00b71b00    ....    DCD    12000000
        0x00002500:    00000000    ....    DCD    0
        0x00002504:    00008000    ....    DCD    32768
        0x00002508:    00b71b00    ....    DCD    12000000
        0x0000250c:    00b71b00    ....    DCD    12000000
        0x00002510:    00000000    ....    DCD    0
        0x00002514:    00008000    ....    DCD    32768
        0x00002518:    00b71b00    ....    DCD    12000000
        0x0000251c:    00b71b00    ....    DCD    12000000
        0x00002520:    00000000    ....    DCD    0
        0x00002524:    00008000    ....    DCD    32768
        0x00002528:    00b71b00    ....    DCD    12000000
    .constdata
        0x0000252c:    00b71b00    ....    DCD    12000000
        0x00002530:    00008000    ....    DCD    32768
        0x00002534:    00000000    ....    DCD    0
        0x00002538:    00000000    ....    DCD    0
        0x0000253c:    00000000    ....    DCD    0
        0x00002540:    00002710    .'..    DCD    10000
        0x00002544:    00000000    ....    DCD    0
        0x00002548:    00b71b00    ....    DCD    12000000
    Region$$Table$$Base
        0x0000254c:    0000256c    l%..    DCD    9580
        0x00002550:    20000000    ...     DCD    536870912
        0x00002554:    00000540    @...    DCD    1344
        0x00002558:    0000221c    ."..    DCD    8732
        0x0000255c:    00002aac    .*..    DCD    10924
        0x00002560:    20000540    @..     DCD    536872256
        0x00002564:    00000948    H...    DCD    2376
        0x00002568:    0000222c    ,"..    DCD    8748
    Region$$Table$$Limit

** Section #2 'ER_RW' (SHT_PROGBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 1344 bytes (alignment 4)
    Address: 0x20000000


** Section #3 'ER_ZI' (SHT_NOBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 2376 bytes (alignment 8)
    Address: 0x20000540


** Section #4 '.debug_abbrev' (SHT_PROGBITS)
    Size   : 1476 bytes


** Section #5 '.debug_frame' (SHT_PROGBITS)
    Size   : 3904 bytes


** Section #6 '.debug_info' (SHT_PROGBITS)
    Size   : 35324 bytes


** Section #7 '.debug_line' (SHT_PROGBITS)
    Size   : 11860 bytes


** Section #8 '.debug_loc' (SHT_PROGBITS)
    Size   : 5964 bytes


** Section #9 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 182616 bytes


** Section #10 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 7815 bytes


** Section #11 '.symtab' (SHT_SYMTAB)
    Size   : 9696 bytes (alignment 4)
    String table #12 '.strtab'
    Last local symbol no. 162


** Section #12 '.strtab' (SHT_STRTAB)
    Size   : 10788 bytes


** Section #13 '.note' (SHT_NOTE)
    Size   : 28 bytes (alignment 4)


** Section #14 '.comment' (SHT_PROGBITS)
    Size   : 12520 bytes


** Section #15 '.shstrtab' (SHT_STRTAB)
    Size   : 156 bytes


