# Lab 01 â€“ Verilog Basics

This lab introduces:
- Verilog modules
- Combinational logic
- Testbenches
- Simulation and waveforms

You will generate **one or more SVG artefacts** demonstrating correctness.
