ISim log file
Running: C:\Users\u0725062\Desktop\NEWPROJECTFINAL\latestversion\alu_reg_mem_pc\GameSim_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/u0725062/Desktop/NEWPROJECTFINAL/latestversion/alu_reg_mem_pc/GameSim_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/u0725062/Desktop/NEWPROJECTFINAL/latestversion/alu_reg_mem_pc/Game.v" Line 94.  For instance uut/Memory/, width 16 of formal port din is not equal to width 1 of actual signal din.
WARNING: File "C:/Users/u0725062/Desktop/NEWPROJECTFINAL/latestversion/alu_reg_mem_pc/Game.v" Line 97.  For instance uut/Memory/, width 14 of formal port addrA is not equal to width 1 of actual signal addrA.
WARNING: File "C:/Users/u0725062/Desktop/NEWPROJECTFINAL/latestversion/alu_reg_mem_pc/Game.v" Line 98.  For instance uut/Memory/, width 16 of formal port doutA is not equal to width 1 of actual signal doutA.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
