<stg><name>compute_weight_2</name>


<trans_list>

<trans id="757" from="1" to="2">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="2" to="6">
<condition id="317">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="2" to="3">
<condition id="321">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="3" to="4">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="4" to="5">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="5" to="2">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="6" to="7">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="7" to="8">
<condition id="190">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="7" to="106">
<condition id="301">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="8" to="9">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="9" to="10">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="10" to="11">
<condition id="196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="10" to="18">
<condition id="195">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="11" to="12">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="12" to="13">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="13" to="14">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="14" to="15">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="15" to="16">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="16" to="17">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="17" to="10">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="18" to="19">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="19" to="20">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="20" to="21">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="21" to="22">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="22" to="23">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="23" to="24">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="24" to="25">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="25" to="26">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="26" to="27">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="27" to="28">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="28" to="29">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="29" to="30">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="30" to="31">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="31" to="32">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="32" to="33">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="33" to="34">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="34" to="35">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="35" to="36">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="36" to="37">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="37" to="38">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="38" to="39">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="39" to="40">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="40" to="41">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="41" to="42">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="42" to="43">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="43" to="44">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="44" to="45">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="45" to="46">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="46" to="47">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="47" to="48">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="48" to="49">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="49" to="50">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="50" to="51">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="51" to="52">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="52" to="53">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="53" to="54">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="54" to="55">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="55" to="56">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="56" to="57">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="57" to="58">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="58" to="59">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="59" to="60">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="60" to="61">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="61" to="62">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="62" to="63">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="63" to="64">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="64" to="65">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="65" to="66">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="66" to="67">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="67" to="68">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="68" to="69">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="69" to="70">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="70" to="71">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="71" to="72">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="72" to="73">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="73" to="74">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="74" to="75">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="75" to="76">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="76" to="77">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="77" to="78">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="78" to="79">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="79" to="80">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="80" to="81">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="81" to="82">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="82" to="83">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="83" to="84">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="84" to="85">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="85" to="86">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="86" to="87">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="87" to="88">
<condition id="277">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="87" to="7">
<condition id="299">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="88" to="89">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="89" to="90">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="90" to="91">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="91" to="92">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="92" to="93">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="93" to="94">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="94" to="95">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="95" to="96">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="96" to="97">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="97" to="98">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="98" to="99">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="99" to="100">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="100" to="101">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="101" to="102">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="102" to="103">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="103" to="104">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="104" to="105">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="105" to="87">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="106" to="117">
<condition id="322">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="106" to="107">
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="107" to="108">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="108" to="109">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="109" to="110">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="110" to="111">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="111" to="112">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="112" to="113">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="113" to="114">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="114" to="115">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="115" to="116">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="116" to="106">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %input_data), !map !236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last), !map !242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %output_data), !map !246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last), !map !252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @compute_weight_2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:5  %v_in_V = alloca [4096 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_in_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:6  %output_temp_V = alloca [4096 x i32], align 4

]]></Node>
<StgValue><ssdm name="output_temp_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop.preheader:8  call void (...)* @_ssdm_op_SpecInterface(float* %input_data, i1* %input_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop.preheader:9  call void (...)* @_ssdm_op_SpecInterface(float* %output_data, i1* %output_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:10  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %i = phi i13 [ %i_3, %_ifconv ], [ 0, %arrayctor.loop.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %exitcond1 = icmp eq i13 %i, -4096

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_3 = add i13 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader114.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:3  %empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:3  %empty_46 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:4  %input_data_val = extractvalue { float, i1 } %empty_46, 0

]]></Node>
<StgValue><ssdm name="input_data_val"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %d_assign = fpext float %input_data_val to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp_104 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:11  %tmp_106 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:16  %tmp_31 = icmp eq i63 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:10  %tmp_s = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:12  %tmp_66 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:13  %p_Result_s = zext i53 %tmp_66 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:14  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:15  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %F2 = sub i12 1075, %tmp_s

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %tmp_34 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %tmp_35 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %tmp_36 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %sh_amt = select i1 %tmp_34, i12 %tmp_35, i12 %tmp_36

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %tmp_37 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:24  %tmp_107 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_108 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:27  %icmp = icmp eq i7 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %sel_tmp6_demorgan = or i1 %tmp_31, %tmp_37

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %sel_tmp7 = and i1 %tmp_34, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_34

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %sel_tmp21 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %sel_tmp22 = and i1 %icmp, %sel_tmp21

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:2  %tmp = zext i13 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:22  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %tmp_48 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_56 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:29  %tmp_57 = ashr i54 %man_V_2, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:30  %tmp_109 = trunc i54 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %storemerge = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_59 = shl i32 %tmp_107, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %sel_tmp1 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %sel_tmp2 = and i1 %tmp_37, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp8 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %sel_tmp15 = and i1 %sel_tmp7, %tmp_48

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44  %newSel = select i1 %sel_tmp22, i32 %tmp_59, i32 %tmp_109

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %or_cond = or i1 %sel_tmp22, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46  %newSel1 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %or_cond1 = or i1 %sel_tmp9, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:48  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %v_in_V_addr_1 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="v_in_V_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv:52  store i32 %newSel3, i32* %v_in_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:53  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_62)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:54  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader114.preheader:0  br label %.preheader114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader114:0  %indvars_iv = phi i13 [ %indvars_iv_next, %6 ], [ 64, %.preheader114.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader114:1  %i_1 = phi i7 [ %i_5, %6 ], [ 0, %.preheader114.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader114:2  %counter = phi i13 [ %counter_2, %6 ], [ 0, %.preheader114.preheader ]

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader114:3  %exitcond2 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader114:4  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader114:5  %i_5 = add i7 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader114:6  br i1 %exitcond2, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_32 = zext i7 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %v_in_V_addr = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="v_in_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
:3  %v_in_V_load = load i32* %v_in_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
:3  %v_in_V_load = load i32* %v_in_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="203" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %counter_2 = add i13 %counter, 64

]]></Node>
<StgValue><ssdm name="counter_2"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="32">
<![CDATA[
:4  %tmp_67 = sext i32 %v_in_V_load to i48

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:5  %tmp_81_cast = mul i48 %tmp_67, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %norm_V_addr_loc = phi i32 [ 0, %1 ], [ %tmp_93_s, %3 ]

]]></Node>
<StgValue><ssdm name="norm_V_addr_loc"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %counter_s = phi i13 [ %counter, %1 ], [ %tmp_94_s, %3 ]

]]></Node>
<StgValue><ssdm name="counter_s"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %exitcond3 = icmp eq i13 %counter_s, %indvars_iv

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %_ifconv24, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:0  %tmp_82 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %norm_V_addr_loc, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:1  %p_Val2_s = add i48 %tmp_82, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:3  %tmp_90_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_83, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_1"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  %p_Val2_68_1 = add i48 %tmp_90_1, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:48  %tmp_94_s = add i13 %counter_s, 16

]]></Node>
<StgValue><ssdm name="tmp_94_s"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:6  %tmp_90_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_84, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_2"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:7  %p_Val2_68_2 = add i48 %tmp_90_2, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_2"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_86 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:9  %tmp_90_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_86, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_3"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:10  %p_Val2_68_3 = add i48 %tmp_90_3, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_3"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:12  %tmp_90_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_88, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_4"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:13  %p_Val2_68_4 = add i48 %tmp_90_4, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_4"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_89 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:15  %tmp_90_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_89, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_5"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:16  %p_Val2_68_5 = add i48 %tmp_90_5, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_5"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_90 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:18  %tmp_90_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_90, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_6"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:19  %p_Val2_68_6 = add i48 %tmp_90_6, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_6"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:21  %tmp_90_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_91, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_7"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:22  %p_Val2_68_7 = add i48 %tmp_90_7, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_7"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_92 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:24  %tmp_90_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_92, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_8"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:25  %p_Val2_68_8 = add i48 %tmp_90_8, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_8"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_93 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:27  %tmp_90_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_93, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_9"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:28  %p_Val2_68_9 = add i48 %tmp_90_9, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_9"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_94 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:30  %tmp_90_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_94, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_s"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:31  %p_Val2_68_s = add i48 %tmp_90_s, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_s"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_95 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:33  %tmp_90_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_95, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_10"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:34  %p_Val2_68_10 = add i48 %tmp_90_10, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_10"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_96 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:36  %tmp_90_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_96, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_11"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:37  %p_Val2_68_11 = add i48 %tmp_90_11, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_11"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_97 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:39  %tmp_90_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_97, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_12"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:40  %p_Val2_68_12 = add i48 %tmp_90_12, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_12"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %tmp_98 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:42  %tmp_90_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_98, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_13"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:43  %p_Val2_68_13 = add i48 %tmp_90_13, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_13"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_99 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
:45  %tmp_90_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_99, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_90_14"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:46  %p_Val2_68_14 = add i48 %tmp_90_14, %tmp_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_68_14"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %tmp_93_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_68_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_93_s"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="263" st_id="18" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="264" st_id="19" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="265" st_id="20" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="266" st_id="21" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="267" st_id="22" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="269" st_id="24" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="270" st_id="25" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="271" st_id="26" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="272" st_id="27" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="273" st_id="28" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="274" st_id="29" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="275" st_id="30" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="276" st_id="31" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:0  %empty_50 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="278" st_id="32" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:0  %empty_50 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="33">
<![CDATA[
_ifconv24:1  %input_data_val1 = extractvalue { float, i1 } %empty_50, 0

]]></Node>
<StgValue><ssdm name="input_data_val1"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
_ifconv24:2  %d_assign_4 = fpext float %input_data_val1 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
_ifconv24:3  %ireg_V_1 = bitcast double %d_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="63" op_0_bw="64">
<![CDATA[
_ifconv24:4  %tmp_112 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv24:5  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:6  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="52" op_0_bw="64">
<![CDATA[
_ifconv24:8  %tmp_114 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv24:13  %tmp_47 = icmp eq i63 %tmp_112, 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="11">
<![CDATA[
_ifconv24:7  %tmp_45 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv24:9  %tmp_72 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="54" op_0_bw="53">
<![CDATA[
_ifconv24:10  %p_Result_1 = zext i53 %tmp_72 to i54

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv24:11  %man_V_4 = sub i54 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv24:12  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:14  %F2_1 = sub i12 1075, %tmp_45

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:15  %tmp_52 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="295" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:16  %tmp_53 = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="296" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:17  %tmp_54 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:18  %sh_amt_1 = select i1 %tmp_52, i12 %tmp_53, i12 %tmp_54

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:20  %tmp_55 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="54">
<![CDATA[
_ifconv24:21  %tmp_115 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:23  %tmp_116 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv24:24  %icmp1 = icmp eq i7 %tmp_116, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="12">
<![CDATA[
_ifconv24:19  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:22  %tmp_61 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="32">
<![CDATA[
_ifconv24:25  %tmp_64 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv24:26  %tmp_65 = ashr i54 %man_V_5, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:27  %tmp_73 = shl i32 %tmp_115, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:28  %sel_tmp26 = xor i1 %tmp_47, true

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:29  %sel_tmp27 = and i1 %tmp_55, %sel_tmp26

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:30  %sel_tmp31_demorgan = or i1 %tmp_47, %tmp_55

]]></Node>
<StgValue><ssdm name="sel_tmp31_demorgan"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:31  %sel_tmp31 = xor i1 %sel_tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:32  %sel_tmp32 = and i1 %tmp_52, %sel_tmp31

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:33  %sel_tmp33 = xor i1 %tmp_61, true

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:34  %sel_tmp34 = and i1 %sel_tmp32, %sel_tmp33

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:35  %sel_tmp40 = and i1 %sel_tmp32, %tmp_61

]]></Node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:36  %sel_tmp46_demorgan = or i1 %sel_tmp31_demorgan, %tmp_52

]]></Node>
<StgValue><ssdm name="sel_tmp46_demorgan"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:37  %sel_tmp46 = xor i1 %sel_tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:38  %sel_tmp47 = and i1 %icmp1, %sel_tmp46

]]></Node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:39  %or_cond3 = or i1 %sel_tmp47, %sel_tmp40

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:40  %or_cond4 = or i1 %sel_tmp34, %sel_tmp27

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:41  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv24:42  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %norm_V_addr_loc)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="54">
<![CDATA[
_ifconv24:43  %tmp_117 = trunc i54 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:44  %tmp_74 = select i1 %sel_tmp47, i32 %tmp_73, i32 %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:45  %tmp_75 = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:46  %tmp_76 = select i1 %sel_tmp34, i32 %tmp_75, i32 %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:47  %tmp_80 = select i1 %or_cond3, i32 %tmp_74, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:48  %tmp_81 = select i1 %or_cond5, i32 %tmp_80, i32 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv24:49  %tmp_77 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_81, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="48" op_0_bw="24">
<![CDATA[
_ifconv24:50  %tmp_78 = zext i24 %agg_result_V_i to i48

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="52" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="332" st_id="36" stage="51" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="333" st_id="37" stage="50" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="334" st_id="38" stage="49" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="48" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="336" st_id="40" stage="47" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="337" st_id="41" stage="46" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="338" st_id="42" stage="45" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="339" st_id="43" stage="44" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="340" st_id="44" stage="43" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="341" st_id="45" stage="42" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="342" st_id="46" stage="41" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="343" st_id="47" stage="40" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="344" st_id="48" stage="39" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="345" st_id="49" stage="38" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="346" st_id="50" stage="37" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="347" st_id="51" stage="36" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="348" st_id="52" stage="35" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="349" st_id="53" stage="34" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="350" st_id="54" stage="33" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="351" st_id="55" stage="32" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="352" st_id="56" stage="31" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="353" st_id="57" stage="30" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="354" st_id="58" stage="29" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="355" st_id="59" stage="28" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="356" st_id="60" stage="27" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="357" st_id="61" stage="26" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="358" st_id="62" stage="25" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="359" st_id="63" stage="24" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="360" st_id="64" stage="23" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="361" st_id="65" stage="22" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="362" st_id="66" stage="21" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="363" st_id="67" stage="20" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="364" st_id="68" stage="19" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="365" st_id="69" stage="18" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="366" st_id="70" stage="17" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="367" st_id="71" stage="16" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="368" st_id="72" stage="15" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="369" st_id="73" stage="14" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="370" st_id="74" stage="13" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="371" st_id="75" stage="12" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="372" st_id="76" stage="11" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="373" st_id="77" stage="10" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="374" st_id="78" stage="9" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="375" st_id="79" stage="8" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="376" st_id="80" stage="7" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="377" st_id="81" stage="6" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="378" st_id="82" stage="5" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="379" st_id="83" stage="4" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="380" st_id="84" stage="3" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="381" st_id="85" stage="2" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="382" st_id="86" stage="1" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv24:51  %tmp_79 = sdiv i48 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="383" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:52  %tmp_118 = trunc i48 %tmp_79 to i32

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="384" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="32">
<![CDATA[
_ifconv24:53  %OP2_V_1_cast = sext i32 %tmp_118 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="385" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:54  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="386" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %counter2_1 = phi i13 [ %counter, %_ifconv24 ], [ %tmp_124_31, %5 ]

]]></Node>
<StgValue><ssdm name="counter2_1"/></StgValue>
</operation>

<operation id="387" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="388" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %exitcond4 = icmp eq i13 %counter2_1, %indvars_iv

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="389" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="13">
<![CDATA[
:0  %tmp_85 = zext i13 %counter2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="391" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_in_V_addr_2 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="v_in_V_addr_2"/></StgValue>
</operation>

<operation id="392" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12">
<![CDATA[
:2  %v_in_V_load_1 = load i32* %v_in_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_1"/></StgValue>
</operation>

<operation id="393" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="13">
<![CDATA[
:8  %tmp_119 = trunc i13 %counter2_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="394" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_124_s = or i12 %tmp_119, 1

]]></Node>
<StgValue><ssdm name="tmp_124_s"/></StgValue>
</operation>

<operation id="395" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
:10  %tmp_121_1 = zext i12 %tmp_124_s to i64

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="396" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %v_in_V_addr_3 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="v_in_V_addr_3"/></StgValue>
</operation>

<operation id="397" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="12">
<![CDATA[
:12  %v_in_V_load_2 = load i32* %v_in_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_2"/></StgValue>
</operation>

<operation id="398" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:288  %tmp_124_31 = add i13 32, %counter2_1

]]></Node>
<StgValue><ssdm name="tmp_124_31"/></StgValue>
</operation>

<operation id="399" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %indvars_iv_next = add i13 %indvars_iv, 64

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="400" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="401" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12">
<![CDATA[
:2  %v_in_V_load_1 = load i32* %v_in_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_1"/></StgValue>
</operation>

<operation id="402" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="12">
<![CDATA[
:12  %v_in_V_load_2 = load i32* %v_in_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_2"/></StgValue>
</operation>

<operation id="403" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %tmp_124_1 = or i12 %tmp_119, 2

]]></Node>
<StgValue><ssdm name="tmp_124_1"/></StgValue>
</operation>

<operation id="404" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="12">
<![CDATA[
:19  %tmp_121_2 = zext i12 %tmp_124_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_2"/></StgValue>
</operation>

<operation id="405" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %v_in_V_addr_4 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="v_in_V_addr_4"/></StgValue>
</operation>

<operation id="406" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="12">
<![CDATA[
:21  %v_in_V_load_3 = load i32* %v_in_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_3"/></StgValue>
</operation>

<operation id="407" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27  %tmp_124_2 = or i12 %tmp_119, 3

]]></Node>
<StgValue><ssdm name="tmp_124_2"/></StgValue>
</operation>

<operation id="408" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="12">
<![CDATA[
:28  %tmp_121_3 = zext i12 %tmp_124_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_3"/></StgValue>
</operation>

<operation id="409" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %v_in_V_addr_5 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="v_in_V_addr_5"/></StgValue>
</operation>

<operation id="410" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="12">
<![CDATA[
:30  %v_in_V_load_4 = load i32* %v_in_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="411" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="48" op_0_bw="32">
<![CDATA[
:3  %OP1_V_cast = sext i32 %v_in_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="412" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  %p_Val2_5 = mul i48 %OP2_V_1_cast, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="413" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="414" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="48" op_0_bw="32">
<![CDATA[
:13  %OP1_V_1_cast = sext i32 %v_in_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="415" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:14  %p_Val2_75_1 = mul i48 %OP2_V_1_cast, %OP1_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_1"/></StgValue>
</operation>

<operation id="416" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_123_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_1"/></StgValue>
</operation>

<operation id="417" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="12">
<![CDATA[
:21  %v_in_V_load_3 = load i32* %v_in_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_3"/></StgValue>
</operation>

<operation id="418" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="12">
<![CDATA[
:30  %v_in_V_load_4 = load i32* %v_in_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_4"/></StgValue>
</operation>

<operation id="419" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:36  %tmp_124_3 = or i12 %tmp_119, 4

]]></Node>
<StgValue><ssdm name="tmp_124_3"/></StgValue>
</operation>

<operation id="420" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
:37  %tmp_121_4 = zext i12 %tmp_124_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_4"/></StgValue>
</operation>

<operation id="421" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %v_in_V_addr_6 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_4

]]></Node>
<StgValue><ssdm name="v_in_V_addr_6"/></StgValue>
</operation>

<operation id="422" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="12">
<![CDATA[
:39  %v_in_V_load_5 = load i32* %v_in_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_5"/></StgValue>
</operation>

<operation id="423" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:45  %tmp_124_4 = or i12 %tmp_119, 5

]]></Node>
<StgValue><ssdm name="tmp_124_4"/></StgValue>
</operation>

<operation id="424" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
:46  %tmp_121_5 = zext i12 %tmp_124_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_5"/></StgValue>
</operation>

<operation id="425" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %v_in_V_addr_7 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_5

]]></Node>
<StgValue><ssdm name="v_in_V_addr_7"/></StgValue>
</operation>

<operation id="426" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="12">
<![CDATA[
:48  %v_in_V_load_6 = load i32* %v_in_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="427" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_temp_V_addr_1 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:7  store i32 %tmp_87, i32* %output_temp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %output_temp_V_addr_2 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:17  store i32 %tmp_123_1, i32* %output_temp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="32">
<![CDATA[
:22  %OP1_V_cast_52 = sext i32 %v_in_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast_52"/></StgValue>
</operation>

<operation id="432" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:23  %p_Val2_75_2 = mul i48 %OP2_V_1_cast, %OP1_V_cast_52

]]></Node>
<StgValue><ssdm name="p_Val2_75_2"/></StgValue>
</operation>

<operation id="433" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_123_2 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_2"/></StgValue>
</operation>

<operation id="434" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="48" op_0_bw="32">
<![CDATA[
:31  %OP1_V_3_cast = sext i32 %v_in_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="435" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:32  %p_Val2_75_3 = mul i48 %OP2_V_1_cast, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_3"/></StgValue>
</operation>

<operation id="436" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_123_3 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_3"/></StgValue>
</operation>

<operation id="437" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="12">
<![CDATA[
:39  %v_in_V_load_5 = load i32* %v_in_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_5"/></StgValue>
</operation>

<operation id="438" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="12">
<![CDATA[
:48  %v_in_V_load_6 = load i32* %v_in_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_6"/></StgValue>
</operation>

<operation id="439" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:54  %tmp_124_5 = or i12 %tmp_119, 6

]]></Node>
<StgValue><ssdm name="tmp_124_5"/></StgValue>
</operation>

<operation id="440" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="12">
<![CDATA[
:55  %tmp_121_6 = zext i12 %tmp_124_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_6"/></StgValue>
</operation>

<operation id="441" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %v_in_V_addr_8 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_6

]]></Node>
<StgValue><ssdm name="v_in_V_addr_8"/></StgValue>
</operation>

<operation id="442" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="12">
<![CDATA[
:57  %v_in_V_load_7 = load i32* %v_in_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_7"/></StgValue>
</operation>

<operation id="443" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:63  %tmp_124_6 = or i12 %tmp_119, 7

]]></Node>
<StgValue><ssdm name="tmp_124_6"/></StgValue>
</operation>

<operation id="444" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="12">
<![CDATA[
:64  %tmp_121_7 = zext i12 %tmp_124_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_7"/></StgValue>
</operation>

<operation id="445" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %v_in_V_addr_9 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_7

]]></Node>
<StgValue><ssdm name="v_in_V_addr_9"/></StgValue>
</operation>

<operation id="446" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="12">
<![CDATA[
:66  %v_in_V_load_8 = load i32* %v_in_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_8"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="447" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %output_temp_V_addr_3 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_3"/></StgValue>
</operation>

<operation id="448" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:26  store i32 %tmp_123_2, i32* %output_temp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %output_temp_V_addr_4 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_4"/></StgValue>
</operation>

<operation id="450" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:35  store i32 %tmp_123_3, i32* %output_temp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="32">
<![CDATA[
:40  %OP1_V_4_cast = sext i32 %v_in_V_load_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="452" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:41  %p_Val2_75_4 = mul i48 %OP2_V_1_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_4"/></StgValue>
</operation>

<operation id="453" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_123_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_4"/></StgValue>
</operation>

<operation id="454" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="32">
<![CDATA[
:49  %OP1_V_5_cast = sext i32 %v_in_V_load_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="455" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:50  %p_Val2_75_5 = mul i48 %OP2_V_1_cast, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_5"/></StgValue>
</operation>

<operation id="456" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_123_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_5"/></StgValue>
</operation>

<operation id="457" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="12">
<![CDATA[
:57  %v_in_V_load_7 = load i32* %v_in_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_7"/></StgValue>
</operation>

<operation id="458" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="12">
<![CDATA[
:66  %v_in_V_load_8 = load i32* %v_in_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_8"/></StgValue>
</operation>

<operation id="459" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:72  %tmp_124_7 = or i12 %tmp_119, 8

]]></Node>
<StgValue><ssdm name="tmp_124_7"/></StgValue>
</operation>

<operation id="460" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
:73  %tmp_121_8 = zext i12 %tmp_124_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_8"/></StgValue>
</operation>

<operation id="461" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %v_in_V_addr_10 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_8

]]></Node>
<StgValue><ssdm name="v_in_V_addr_10"/></StgValue>
</operation>

<operation id="462" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="12">
<![CDATA[
:75  %v_in_V_load_9 = load i32* %v_in_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_9"/></StgValue>
</operation>

<operation id="463" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:81  %tmp_124_8 = or i12 %tmp_119, 9

]]></Node>
<StgValue><ssdm name="tmp_124_8"/></StgValue>
</operation>

<operation id="464" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="12">
<![CDATA[
:82  %tmp_121_9 = zext i12 %tmp_124_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_9"/></StgValue>
</operation>

<operation id="465" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %v_in_V_addr_11 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_9

]]></Node>
<StgValue><ssdm name="v_in_V_addr_11"/></StgValue>
</operation>

<operation id="466" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="12">
<![CDATA[
:84  %v_in_V_load_10 = load i32* %v_in_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_10"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="467" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %output_temp_V_addr_5 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_4

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_5"/></StgValue>
</operation>

<operation id="468" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:44  store i32 %tmp_123_4, i32* %output_temp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %output_temp_V_addr_6 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_5

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_6"/></StgValue>
</operation>

<operation id="470" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:53  store i32 %tmp_123_5, i32* %output_temp_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="32">
<![CDATA[
:58  %OP1_V_6_cast = sext i32 %v_in_V_load_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="472" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:59  %p_Val2_75_6 = mul i48 %OP2_V_1_cast, %OP1_V_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_6"/></StgValue>
</operation>

<operation id="473" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %tmp_123_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_6"/></StgValue>
</operation>

<operation id="474" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="48" op_0_bw="32">
<![CDATA[
:67  %OP1_V_7_cast = sext i32 %v_in_V_load_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="475" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:68  %p_Val2_75_7 = mul i48 %OP2_V_1_cast, %OP1_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_7"/></StgValue>
</operation>

<operation id="476" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_123_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_7"/></StgValue>
</operation>

<operation id="477" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="12">
<![CDATA[
:75  %v_in_V_load_9 = load i32* %v_in_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_9"/></StgValue>
</operation>

<operation id="478" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="12">
<![CDATA[
:84  %v_in_V_load_10 = load i32* %v_in_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_10"/></StgValue>
</operation>

<operation id="479" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:90  %tmp_124_9 = or i12 %tmp_119, 10

]]></Node>
<StgValue><ssdm name="tmp_124_9"/></StgValue>
</operation>

<operation id="480" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
:91  %tmp_121_s = zext i12 %tmp_124_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_s"/></StgValue>
</operation>

<operation id="481" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %v_in_V_addr_12 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_s

]]></Node>
<StgValue><ssdm name="v_in_V_addr_12"/></StgValue>
</operation>

<operation id="482" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="12">
<![CDATA[
:93  %v_in_V_load_11 = load i32* %v_in_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_11"/></StgValue>
</operation>

<operation id="483" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:99  %tmp_124_10 = or i12 %tmp_119, 11

]]></Node>
<StgValue><ssdm name="tmp_124_10"/></StgValue>
</operation>

<operation id="484" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="12">
<![CDATA[
:100  %tmp_121_10 = zext i12 %tmp_124_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_10"/></StgValue>
</operation>

<operation id="485" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %v_in_V_addr_13 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_10

]]></Node>
<StgValue><ssdm name="v_in_V_addr_13"/></StgValue>
</operation>

<operation id="486" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="12">
<![CDATA[
:102  %v_in_V_load_12 = load i32* %v_in_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_12"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="487" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %output_temp_V_addr_7 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_6

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_7"/></StgValue>
</operation>

<operation id="488" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:62  store i32 %tmp_123_6, i32* %output_temp_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %output_temp_V_addr_8 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_7

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_8"/></StgValue>
</operation>

<operation id="490" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:71  store i32 %tmp_123_7, i32* %output_temp_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="48" op_0_bw="32">
<![CDATA[
:76  %OP1_V_8_cast = sext i32 %v_in_V_load_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="492" st_id="93" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:77  %p_Val2_75_8 = mul i48 %OP2_V_1_cast, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_8"/></StgValue>
</operation>

<operation id="493" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_123_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_8"/></StgValue>
</operation>

<operation id="494" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="48" op_0_bw="32">
<![CDATA[
:85  %OP1_V_9_cast = sext i32 %v_in_V_load_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="495" st_id="93" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:86  %p_Val2_75_9 = mul i48 %OP2_V_1_cast, %OP1_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_9"/></StgValue>
</operation>

<operation id="496" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87  %tmp_123_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_9"/></StgValue>
</operation>

<operation id="497" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="12">
<![CDATA[
:93  %v_in_V_load_11 = load i32* %v_in_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_11"/></StgValue>
</operation>

<operation id="498" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="12">
<![CDATA[
:102  %v_in_V_load_12 = load i32* %v_in_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_12"/></StgValue>
</operation>

<operation id="499" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:108  %tmp_124_11 = or i12 %tmp_119, 12

]]></Node>
<StgValue><ssdm name="tmp_124_11"/></StgValue>
</operation>

<operation id="500" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
:109  %tmp_121_11 = zext i12 %tmp_124_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_11"/></StgValue>
</operation>

<operation id="501" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %v_in_V_addr_14 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_11

]]></Node>
<StgValue><ssdm name="v_in_V_addr_14"/></StgValue>
</operation>

<operation id="502" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="12">
<![CDATA[
:111  %v_in_V_load_13 = load i32* %v_in_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_13"/></StgValue>
</operation>

<operation id="503" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:117  %tmp_124_12 = or i12 %tmp_119, 13

]]></Node>
<StgValue><ssdm name="tmp_124_12"/></StgValue>
</operation>

<operation id="504" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
:118  %tmp_121_12 = zext i12 %tmp_124_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_12"/></StgValue>
</operation>

<operation id="505" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %v_in_V_addr_15 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_12

]]></Node>
<StgValue><ssdm name="v_in_V_addr_15"/></StgValue>
</operation>

<operation id="506" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="12">
<![CDATA[
:120  %v_in_V_load_14 = load i32* %v_in_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_14"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="507" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %output_temp_V_addr_9 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_8

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_9"/></StgValue>
</operation>

<operation id="508" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:80  store i32 %tmp_123_8, i32* %output_temp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %output_temp_V_addr_10 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_9

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_10"/></StgValue>
</operation>

<operation id="510" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:89  store i32 %tmp_123_9, i32* %output_temp_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="48" op_0_bw="32">
<![CDATA[
:94  %OP1_V_2_cast = sext i32 %v_in_V_load_11 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="512" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:95  %p_Val2_75_s = mul i48 %OP2_V_1_cast, %OP1_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_s"/></StgValue>
</operation>

<operation id="513" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:96  %tmp_123_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_s"/></StgValue>
</operation>

<operation id="514" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="48" op_0_bw="32">
<![CDATA[
:103  %OP1_V_10_cast = sext i32 %v_in_V_load_12 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="515" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:104  %p_Val2_75_10 = mul i48 %OP2_V_1_cast, %OP1_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_10"/></StgValue>
</operation>

<operation id="516" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:105  %tmp_123_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_10"/></StgValue>
</operation>

<operation id="517" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="12">
<![CDATA[
:111  %v_in_V_load_13 = load i32* %v_in_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_13"/></StgValue>
</operation>

<operation id="518" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="12">
<![CDATA[
:120  %v_in_V_load_14 = load i32* %v_in_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_14"/></StgValue>
</operation>

<operation id="519" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:126  %tmp_124_13 = or i12 %tmp_119, 14

]]></Node>
<StgValue><ssdm name="tmp_124_13"/></StgValue>
</operation>

<operation id="520" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="12">
<![CDATA[
:127  %tmp_121_13 = zext i12 %tmp_124_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_13"/></StgValue>
</operation>

<operation id="521" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %v_in_V_addr_16 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_13

]]></Node>
<StgValue><ssdm name="v_in_V_addr_16"/></StgValue>
</operation>

<operation id="522" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="12">
<![CDATA[
:129  %v_in_V_load_15 = load i32* %v_in_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_15"/></StgValue>
</operation>

<operation id="523" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:135  %tmp_124_14 = or i12 %tmp_119, 15

]]></Node>
<StgValue><ssdm name="tmp_124_14"/></StgValue>
</operation>

<operation id="524" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="12">
<![CDATA[
:136  %tmp_121_14 = zext i12 %tmp_124_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_14"/></StgValue>
</operation>

<operation id="525" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %v_in_V_addr_17 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_14

]]></Node>
<StgValue><ssdm name="v_in_V_addr_17"/></StgValue>
</operation>

<operation id="526" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="12">
<![CDATA[
:138  %v_in_V_load_16 = load i32* %v_in_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="527" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %output_temp_V_addr_11 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_s

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_11"/></StgValue>
</operation>

<operation id="528" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:98  store i32 %tmp_123_s, i32* %output_temp_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %output_temp_V_addr_12 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_10

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_12"/></StgValue>
</operation>

<operation id="530" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:107  store i32 %tmp_123_10, i32* %output_temp_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="48" op_0_bw="32">
<![CDATA[
:112  %OP1_V_11_cast = sext i32 %v_in_V_load_13 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="532" st_id="95" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:113  %p_Val2_75_11 = mul i48 %OP2_V_1_cast, %OP1_V_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_11"/></StgValue>
</operation>

<operation id="533" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:114  %tmp_123_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_11"/></StgValue>
</operation>

<operation id="534" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="48" op_0_bw="32">
<![CDATA[
:121  %OP1_V_12_cast = sext i32 %v_in_V_load_14 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="535" st_id="95" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:122  %p_Val2_75_12 = mul i48 %OP2_V_1_cast, %OP1_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_12"/></StgValue>
</operation>

<operation id="536" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:123  %tmp_123_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_12"/></StgValue>
</operation>

<operation id="537" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="12">
<![CDATA[
:129  %v_in_V_load_15 = load i32* %v_in_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_15"/></StgValue>
</operation>

<operation id="538" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="12">
<![CDATA[
:138  %v_in_V_load_16 = load i32* %v_in_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_16"/></StgValue>
</operation>

<operation id="539" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:144  %tmp_124_15 = or i12 %tmp_119, 16

]]></Node>
<StgValue><ssdm name="tmp_124_15"/></StgValue>
</operation>

<operation id="540" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="12">
<![CDATA[
:145  %tmp_121_15 = zext i12 %tmp_124_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_15"/></StgValue>
</operation>

<operation id="541" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %v_in_V_addr_18 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_15

]]></Node>
<StgValue><ssdm name="v_in_V_addr_18"/></StgValue>
</operation>

<operation id="542" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
:147  %v_in_V_load_17 = load i32* %v_in_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_17"/></StgValue>
</operation>

<operation id="543" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:153  %tmp_124_16 = or i12 %tmp_119, 17

]]></Node>
<StgValue><ssdm name="tmp_124_16"/></StgValue>
</operation>

<operation id="544" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
:154  %tmp_121_16 = zext i12 %tmp_124_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_16"/></StgValue>
</operation>

<operation id="545" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %v_in_V_addr_19 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_16

]]></Node>
<StgValue><ssdm name="v_in_V_addr_19"/></StgValue>
</operation>

<operation id="546" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="12">
<![CDATA[
:156  %v_in_V_load_18 = load i32* %v_in_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_18"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="547" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %output_temp_V_addr_13 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_11

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_13"/></StgValue>
</operation>

<operation id="548" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:116  store i32 %tmp_123_11, i32* %output_temp_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %output_temp_V_addr_14 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_12

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_14"/></StgValue>
</operation>

<operation id="550" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:125  store i32 %tmp_123_12, i32* %output_temp_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="48" op_0_bw="32">
<![CDATA[
:130  %OP1_V_13_cast = sext i32 %v_in_V_load_15 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="552" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:131  %p_Val2_75_13 = mul i48 %OP2_V_1_cast, %OP1_V_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_13"/></StgValue>
</operation>

<operation id="553" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:132  %tmp_123_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_13"/></StgValue>
</operation>

<operation id="554" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="48" op_0_bw="32">
<![CDATA[
:139  %OP1_V_14_cast = sext i32 %v_in_V_load_16 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_14_cast"/></StgValue>
</operation>

<operation id="555" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:140  %p_Val2_75_14 = mul i48 %OP2_V_1_cast, %OP1_V_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_14"/></StgValue>
</operation>

<operation id="556" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:141  %tmp_123_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_14"/></StgValue>
</operation>

<operation id="557" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
:147  %v_in_V_load_17 = load i32* %v_in_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_17"/></StgValue>
</operation>

<operation id="558" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="12">
<![CDATA[
:156  %v_in_V_load_18 = load i32* %v_in_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_18"/></StgValue>
</operation>

<operation id="559" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:162  %tmp_124_17 = or i12 %tmp_119, 18

]]></Node>
<StgValue><ssdm name="tmp_124_17"/></StgValue>
</operation>

<operation id="560" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
:163  %tmp_121_17 = zext i12 %tmp_124_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_17"/></StgValue>
</operation>

<operation id="561" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %v_in_V_addr_20 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_17

]]></Node>
<StgValue><ssdm name="v_in_V_addr_20"/></StgValue>
</operation>

<operation id="562" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
:165  %v_in_V_load_19 = load i32* %v_in_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_19"/></StgValue>
</operation>

<operation id="563" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:171  %tmp_124_18 = or i12 %tmp_119, 19

]]></Node>
<StgValue><ssdm name="tmp_124_18"/></StgValue>
</operation>

<operation id="564" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="12">
<![CDATA[
:172  %tmp_121_18 = zext i12 %tmp_124_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_18"/></StgValue>
</operation>

<operation id="565" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %v_in_V_addr_21 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_18

]]></Node>
<StgValue><ssdm name="v_in_V_addr_21"/></StgValue>
</operation>

<operation id="566" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="12">
<![CDATA[
:174  %v_in_V_load_20 = load i32* %v_in_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_20"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="567" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %output_temp_V_addr_15 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_13

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_15"/></StgValue>
</operation>

<operation id="568" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:134  store i32 %tmp_123_13, i32* %output_temp_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %output_temp_V_addr_16 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_14

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_16"/></StgValue>
</operation>

<operation id="570" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:143  store i32 %tmp_123_14, i32* %output_temp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="48" op_0_bw="32">
<![CDATA[
:148  %OP1_V_15_cast = sext i32 %v_in_V_load_17 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_15_cast"/></StgValue>
</operation>

<operation id="572" st_id="97" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:149  %p_Val2_75_15 = mul i48 %OP2_V_1_cast, %OP1_V_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_15"/></StgValue>
</operation>

<operation id="573" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:150  %tmp_123_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_15"/></StgValue>
</operation>

<operation id="574" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="48" op_0_bw="32">
<![CDATA[
:157  %OP1_V_16_cast = sext i32 %v_in_V_load_18 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="575" st_id="97" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:158  %p_Val2_75_16 = mul i48 %OP2_V_1_cast, %OP1_V_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_16"/></StgValue>
</operation>

<operation id="576" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:159  %tmp_123_16 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_16"/></StgValue>
</operation>

<operation id="577" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
:165  %v_in_V_load_19 = load i32* %v_in_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_19"/></StgValue>
</operation>

<operation id="578" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="12">
<![CDATA[
:174  %v_in_V_load_20 = load i32* %v_in_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_20"/></StgValue>
</operation>

<operation id="579" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:180  %tmp_124_19 = or i12 %tmp_119, 20

]]></Node>
<StgValue><ssdm name="tmp_124_19"/></StgValue>
</operation>

<operation id="580" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="12">
<![CDATA[
:181  %tmp_121_19 = zext i12 %tmp_124_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_19"/></StgValue>
</operation>

<operation id="581" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %v_in_V_addr_22 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_19

]]></Node>
<StgValue><ssdm name="v_in_V_addr_22"/></StgValue>
</operation>

<operation id="582" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
:183  %v_in_V_load_21 = load i32* %v_in_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_21"/></StgValue>
</operation>

<operation id="583" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:189  %tmp_124_20 = or i12 %tmp_119, 21

]]></Node>
<StgValue><ssdm name="tmp_124_20"/></StgValue>
</operation>

<operation id="584" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
:190  %tmp_121_20 = zext i12 %tmp_124_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_20"/></StgValue>
</operation>

<operation id="585" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %v_in_V_addr_23 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_20

]]></Node>
<StgValue><ssdm name="v_in_V_addr_23"/></StgValue>
</operation>

<operation id="586" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="12">
<![CDATA[
:192  %v_in_V_load_22 = load i32* %v_in_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_22"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="587" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %output_temp_V_addr_17 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_15

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_17"/></StgValue>
</operation>

<operation id="588" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:152  store i32 %tmp_123_15, i32* %output_temp_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %output_temp_V_addr_18 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_16

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_18"/></StgValue>
</operation>

<operation id="590" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:161  store i32 %tmp_123_16, i32* %output_temp_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="48" op_0_bw="32">
<![CDATA[
:166  %OP1_V_17_cast = sext i32 %v_in_V_load_19 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_17_cast"/></StgValue>
</operation>

<operation id="592" st_id="98" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:167  %p_Val2_75_17 = mul i48 %OP2_V_1_cast, %OP1_V_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_17"/></StgValue>
</operation>

<operation id="593" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:168  %tmp_123_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_17, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_17"/></StgValue>
</operation>

<operation id="594" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="48" op_0_bw="32">
<![CDATA[
:175  %OP1_V_18_cast = sext i32 %v_in_V_load_20 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_18_cast"/></StgValue>
</operation>

<operation id="595" st_id="98" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:176  %p_Val2_75_18 = mul i48 %OP2_V_1_cast, %OP1_V_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_18"/></StgValue>
</operation>

<operation id="596" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:177  %tmp_123_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_18"/></StgValue>
</operation>

<operation id="597" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
:183  %v_in_V_load_21 = load i32* %v_in_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_21"/></StgValue>
</operation>

<operation id="598" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="12">
<![CDATA[
:192  %v_in_V_load_22 = load i32* %v_in_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_22"/></StgValue>
</operation>

<operation id="599" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:198  %tmp_124_21 = or i12 %tmp_119, 22

]]></Node>
<StgValue><ssdm name="tmp_124_21"/></StgValue>
</operation>

<operation id="600" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="12">
<![CDATA[
:199  %tmp_121_21 = zext i12 %tmp_124_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_21"/></StgValue>
</operation>

<operation id="601" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %v_in_V_addr_24 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_21

]]></Node>
<StgValue><ssdm name="v_in_V_addr_24"/></StgValue>
</operation>

<operation id="602" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="12">
<![CDATA[
:201  %v_in_V_load_23 = load i32* %v_in_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_23"/></StgValue>
</operation>

<operation id="603" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:207  %tmp_124_22 = or i12 %tmp_119, 23

]]></Node>
<StgValue><ssdm name="tmp_124_22"/></StgValue>
</operation>

<operation id="604" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
:208  %tmp_121_22 = zext i12 %tmp_124_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_22"/></StgValue>
</operation>

<operation id="605" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %v_in_V_addr_25 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_22

]]></Node>
<StgValue><ssdm name="v_in_V_addr_25"/></StgValue>
</operation>

<operation id="606" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="12">
<![CDATA[
:210  %v_in_V_load_24 = load i32* %v_in_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_24"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="607" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %output_temp_V_addr_19 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_17

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_19"/></StgValue>
</operation>

<operation id="608" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:170  store i32 %tmp_123_17, i32* %output_temp_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %output_temp_V_addr_20 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_18

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_20"/></StgValue>
</operation>

<operation id="610" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:179  store i32 %tmp_123_18, i32* %output_temp_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="48" op_0_bw="32">
<![CDATA[
:184  %OP1_V_19_cast = sext i32 %v_in_V_load_21 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_19_cast"/></StgValue>
</operation>

<operation id="612" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:185  %p_Val2_75_19 = mul i48 %OP2_V_1_cast, %OP1_V_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_19"/></StgValue>
</operation>

<operation id="613" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:186  %tmp_123_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_19, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_19"/></StgValue>
</operation>

<operation id="614" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="48" op_0_bw="32">
<![CDATA[
:193  %OP1_V_20_cast = sext i32 %v_in_V_load_22 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_20_cast"/></StgValue>
</operation>

<operation id="615" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:194  %p_Val2_75_20 = mul i48 %OP2_V_1_cast, %OP1_V_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_20"/></StgValue>
</operation>

<operation id="616" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:195  %tmp_123_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_20, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_20"/></StgValue>
</operation>

<operation id="617" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="12">
<![CDATA[
:201  %v_in_V_load_23 = load i32* %v_in_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_23"/></StgValue>
</operation>

<operation id="618" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="12">
<![CDATA[
:210  %v_in_V_load_24 = load i32* %v_in_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_24"/></StgValue>
</operation>

<operation id="619" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:216  %tmp_124_23 = or i12 %tmp_119, 24

]]></Node>
<StgValue><ssdm name="tmp_124_23"/></StgValue>
</operation>

<operation id="620" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="12">
<![CDATA[
:217  %tmp_121_23 = zext i12 %tmp_124_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_23"/></StgValue>
</operation>

<operation id="621" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %v_in_V_addr_26 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_23

]]></Node>
<StgValue><ssdm name="v_in_V_addr_26"/></StgValue>
</operation>

<operation id="622" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
:219  %v_in_V_load_25 = load i32* %v_in_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_25"/></StgValue>
</operation>

<operation id="623" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:225  %tmp_124_24 = or i12 %tmp_119, 25

]]></Node>
<StgValue><ssdm name="tmp_124_24"/></StgValue>
</operation>

<operation id="624" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="12">
<![CDATA[
:226  %tmp_121_24 = zext i12 %tmp_124_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_24"/></StgValue>
</operation>

<operation id="625" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %v_in_V_addr_27 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_24

]]></Node>
<StgValue><ssdm name="v_in_V_addr_27"/></StgValue>
</operation>

<operation id="626" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
:228  %v_in_V_load_26 = load i32* %v_in_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_26"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="627" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %output_temp_V_addr_21 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_19

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_21"/></StgValue>
</operation>

<operation id="628" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:188  store i32 %tmp_123_19, i32* %output_temp_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %output_temp_V_addr_22 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_20

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_22"/></StgValue>
</operation>

<operation id="630" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:197  store i32 %tmp_123_20, i32* %output_temp_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="48" op_0_bw="32">
<![CDATA[
:202  %OP1_V_21_cast = sext i32 %v_in_V_load_23 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_21_cast"/></StgValue>
</operation>

<operation id="632" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:203  %p_Val2_75_21 = mul i48 %OP2_V_1_cast, %OP1_V_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_21"/></StgValue>
</operation>

<operation id="633" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:204  %tmp_123_21 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_21, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_21"/></StgValue>
</operation>

<operation id="634" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="48" op_0_bw="32">
<![CDATA[
:211  %OP1_V_22_cast = sext i32 %v_in_V_load_24 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_22_cast"/></StgValue>
</operation>

<operation id="635" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:212  %p_Val2_75_22 = mul i48 %OP2_V_1_cast, %OP1_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_22"/></StgValue>
</operation>

<operation id="636" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:213  %tmp_123_22 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_22"/></StgValue>
</operation>

<operation id="637" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
:219  %v_in_V_load_25 = load i32* %v_in_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_25"/></StgValue>
</operation>

<operation id="638" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
:228  %v_in_V_load_26 = load i32* %v_in_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_26"/></StgValue>
</operation>

<operation id="639" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:234  %tmp_124_25 = or i12 %tmp_119, 26

]]></Node>
<StgValue><ssdm name="tmp_124_25"/></StgValue>
</operation>

<operation id="640" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="12">
<![CDATA[
:235  %tmp_121_25 = zext i12 %tmp_124_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_25"/></StgValue>
</operation>

<operation id="641" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %v_in_V_addr_28 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_25

]]></Node>
<StgValue><ssdm name="v_in_V_addr_28"/></StgValue>
</operation>

<operation id="642" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
:237  %v_in_V_load_27 = load i32* %v_in_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_27"/></StgValue>
</operation>

<operation id="643" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:243  %tmp_124_26 = or i12 %tmp_119, 27

]]></Node>
<StgValue><ssdm name="tmp_124_26"/></StgValue>
</operation>

<operation id="644" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="12">
<![CDATA[
:244  %tmp_121_26 = zext i12 %tmp_124_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_26"/></StgValue>
</operation>

<operation id="645" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %v_in_V_addr_29 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_26

]]></Node>
<StgValue><ssdm name="v_in_V_addr_29"/></StgValue>
</operation>

<operation id="646" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="12">
<![CDATA[
:246  %v_in_V_load_28 = load i32* %v_in_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_28"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="647" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %output_temp_V_addr_23 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_21

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_23"/></StgValue>
</operation>

<operation id="648" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:206  store i32 %tmp_123_21, i32* %output_temp_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %output_temp_V_addr_24 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_22

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_24"/></StgValue>
</operation>

<operation id="650" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:215  store i32 %tmp_123_22, i32* %output_temp_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="48" op_0_bw="32">
<![CDATA[
:220  %OP1_V_23_cast = sext i32 %v_in_V_load_25 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_23_cast"/></StgValue>
</operation>

<operation id="652" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:221  %p_Val2_75_23 = mul i48 %OP2_V_1_cast, %OP1_V_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_23"/></StgValue>
</operation>

<operation id="653" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:222  %tmp_123_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_23"/></StgValue>
</operation>

<operation id="654" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="48" op_0_bw="32">
<![CDATA[
:229  %OP1_V_24_cast = sext i32 %v_in_V_load_26 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_24_cast"/></StgValue>
</operation>

<operation id="655" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:230  %p_Val2_75_24 = mul i48 %OP2_V_1_cast, %OP1_V_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_24"/></StgValue>
</operation>

<operation id="656" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:231  %tmp_123_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_24, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_24"/></StgValue>
</operation>

<operation id="657" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
:237  %v_in_V_load_27 = load i32* %v_in_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_27"/></StgValue>
</operation>

<operation id="658" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="12">
<![CDATA[
:246  %v_in_V_load_28 = load i32* %v_in_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_28"/></StgValue>
</operation>

<operation id="659" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:252  %tmp_124_27 = or i12 %tmp_119, 28

]]></Node>
<StgValue><ssdm name="tmp_124_27"/></StgValue>
</operation>

<operation id="660" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="12">
<![CDATA[
:253  %tmp_121_27 = zext i12 %tmp_124_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_27"/></StgValue>
</operation>

<operation id="661" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %v_in_V_addr_30 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_27

]]></Node>
<StgValue><ssdm name="v_in_V_addr_30"/></StgValue>
</operation>

<operation id="662" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
:255  %v_in_V_load_29 = load i32* %v_in_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_29"/></StgValue>
</operation>

<operation id="663" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:261  %tmp_124_28 = or i12 %tmp_119, 29

]]></Node>
<StgValue><ssdm name="tmp_124_28"/></StgValue>
</operation>

<operation id="664" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="12">
<![CDATA[
:262  %tmp_121_28 = zext i12 %tmp_124_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_28"/></StgValue>
</operation>

<operation id="665" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263  %v_in_V_addr_31 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_28

]]></Node>
<StgValue><ssdm name="v_in_V_addr_31"/></StgValue>
</operation>

<operation id="666" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="12">
<![CDATA[
:264  %v_in_V_load_30 = load i32* %v_in_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_30"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="667" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %output_temp_V_addr_25 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_23

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_25"/></StgValue>
</operation>

<operation id="668" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:224  store i32 %tmp_123_23, i32* %output_temp_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %output_temp_V_addr_26 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_24

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_26"/></StgValue>
</operation>

<operation id="670" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:233  store i32 %tmp_123_24, i32* %output_temp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="48" op_0_bw="32">
<![CDATA[
:238  %OP1_V_25_cast = sext i32 %v_in_V_load_27 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_25_cast"/></StgValue>
</operation>

<operation id="672" st_id="102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:239  %p_Val2_75_25 = mul i48 %OP2_V_1_cast, %OP1_V_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_25"/></StgValue>
</operation>

<operation id="673" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:240  %tmp_123_25 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_25, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_25"/></StgValue>
</operation>

<operation id="674" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="48" op_0_bw="32">
<![CDATA[
:247  %OP1_V_26_cast = sext i32 %v_in_V_load_28 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_26_cast"/></StgValue>
</operation>

<operation id="675" st_id="102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:248  %p_Val2_75_26 = mul i48 %OP2_V_1_cast, %OP1_V_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_26"/></StgValue>
</operation>

<operation id="676" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:249  %tmp_123_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_26, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_26"/></StgValue>
</operation>

<operation id="677" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
:255  %v_in_V_load_29 = load i32* %v_in_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_29"/></StgValue>
</operation>

<operation id="678" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="12">
<![CDATA[
:264  %v_in_V_load_30 = load i32* %v_in_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_30"/></StgValue>
</operation>

<operation id="679" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:270  %tmp_124_29 = or i12 %tmp_119, 30

]]></Node>
<StgValue><ssdm name="tmp_124_29"/></StgValue>
</operation>

<operation id="680" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="12">
<![CDATA[
:271  %tmp_121_29 = zext i12 %tmp_124_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_29"/></StgValue>
</operation>

<operation id="681" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %v_in_V_addr_32 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_29

]]></Node>
<StgValue><ssdm name="v_in_V_addr_32"/></StgValue>
</operation>

<operation id="682" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
:273  %v_in_V_load_31 = load i32* %v_in_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_31"/></StgValue>
</operation>

<operation id="683" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:279  %tmp_124_30 = or i12 %tmp_119, 31

]]></Node>
<StgValue><ssdm name="tmp_124_30"/></StgValue>
</operation>

<operation id="684" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="12">
<![CDATA[
:280  %tmp_121_30 = zext i12 %tmp_124_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_30"/></StgValue>
</operation>

<operation id="685" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %v_in_V_addr_33 = getelementptr [4096 x i32]* %v_in_V, i64 0, i64 %tmp_121_30

]]></Node>
<StgValue><ssdm name="v_in_V_addr_33"/></StgValue>
</operation>

<operation id="686" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12">
<![CDATA[
:282  %v_in_V_load_32 = load i32* %v_in_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_32"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="687" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %output_temp_V_addr_27 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_25

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_27"/></StgValue>
</operation>

<operation id="688" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:242  store i32 %tmp_123_25, i32* %output_temp_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %output_temp_V_addr_28 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_26

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_28"/></StgValue>
</operation>

<operation id="690" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:251  store i32 %tmp_123_26, i32* %output_temp_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="48" op_0_bw="32">
<![CDATA[
:256  %OP1_V_27_cast = sext i32 %v_in_V_load_29 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_27_cast"/></StgValue>
</operation>

<operation id="692" st_id="103" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:257  %p_Val2_75_27 = mul i48 %OP2_V_1_cast, %OP1_V_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_27"/></StgValue>
</operation>

<operation id="693" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:258  %tmp_123_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_27"/></StgValue>
</operation>

<operation id="694" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="48" op_0_bw="32">
<![CDATA[
:265  %OP1_V_28_cast = sext i32 %v_in_V_load_30 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_28_cast"/></StgValue>
</operation>

<operation id="695" st_id="103" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:266  %p_Val2_75_28 = mul i48 %OP2_V_1_cast, %OP1_V_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_28"/></StgValue>
</operation>

<operation id="696" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:267  %tmp_123_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_28"/></StgValue>
</operation>

<operation id="697" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
:273  %v_in_V_load_31 = load i32* %v_in_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_31"/></StgValue>
</operation>

<operation id="698" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12">
<![CDATA[
:282  %v_in_V_load_32 = load i32* %v_in_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="v_in_V_load_32"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="699" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %output_temp_V_addr_29 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_27

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_29"/></StgValue>
</operation>

<operation id="700" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:260  store i32 %tmp_123_27, i32* %output_temp_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %output_temp_V_addr_30 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_28

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_30"/></StgValue>
</operation>

<operation id="702" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:269  store i32 %tmp_123_28, i32* %output_temp_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="48" op_0_bw="32">
<![CDATA[
:274  %OP1_V_29_cast = sext i32 %v_in_V_load_31 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_29_cast"/></StgValue>
</operation>

<operation id="704" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:275  %p_Val2_75_29 = mul i48 %OP2_V_1_cast, %OP1_V_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_29"/></StgValue>
</operation>

<operation id="705" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:276  %tmp_123_29 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_29, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_29"/></StgValue>
</operation>

<operation id="706" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="48" op_0_bw="32">
<![CDATA[
:283  %OP1_V_30_cast = sext i32 %v_in_V_load_32 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_30_cast"/></StgValue>
</operation>

<operation id="707" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:284  %p_Val2_75_30 = mul i48 %OP2_V_1_cast, %OP1_V_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_75_30"/></StgValue>
</operation>

<operation id="708" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:285  %tmp_123_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_75_30, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_123_30"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="709" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %output_temp_V_addr_31 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_29

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_31"/></StgValue>
</operation>

<operation id="710" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:278  store i32 %tmp_123_29, i32* %output_temp_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %output_temp_V_addr_32 = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_121_30

]]></Node>
<StgValue><ssdm name="output_temp_V_addr_32"/></StgValue>
</operation>

<operation id="712" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:287  store i32 %tmp_123_30, i32* %output_temp_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
:289  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="714" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i13 [ %i_4, %_ifconv49 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="715" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:1  %exitcond = icmp eq i13 %i_2, -4096

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="716" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="717" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %i_4 = add i13 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="718" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %7, label %_ifconv49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="13">
<![CDATA[
_ifconv49:2  %tmp_38 = zext i13 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="720" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:3  %output_temp_V_addr = getelementptr [4096 x i32]* %output_temp_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="output_temp_V_addr"/></StgValue>
</operation>

<operation id="721" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="12">
<![CDATA[
_ifconv49:4  %p_Val2_7 = load i32* %output_temp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="722" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:24  %last_addr = getelementptr inbounds [4096 x i1]* @last, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="last_addr"/></StgValue>
</operation>

<operation id="723" st_id="106" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="12">
<![CDATA[
_ifconv49:25  %last_load = load i1* %last_addr, align 1

]]></Node>
<StgValue><ssdm name="last_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="724" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="12">
<![CDATA[
_ifconv49:4  %p_Val2_7 = load i32* %output_temp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="725" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:6  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="726" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:7  %tmp_41 = sub nsw i32 0, %p_Val2_7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="727" st_id="107" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="12">
<![CDATA[
_ifconv49:25  %last_load = load i1* %last_addr, align 1

]]></Node>
<StgValue><ssdm name="last_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="728" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:5  %tmp_39 = icmp eq i32 %p_Val2_7, 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="729" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:8  %p_Val2_s_54 = select i1 %is_neg, i32 %tmp_41, i32 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_s_54"/></StgValue>
</operation>

<operation id="730" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:9  %p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s_54, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="731" st_id="108" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv49:10  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="732" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:11  %tmp32_V_1 = shl i32 %p_Val2_s_54, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="733" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="32">
<![CDATA[
_ifconv49:16  %tmp_111 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="734" st_id="109" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="735" st_id="110" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="736" st_id="111" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="737" st_id="112" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="738" st_id="113" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="739" st_id="114" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:12  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="740" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:13  %tmp32_V = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="741" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:14  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="742" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:15  %tmp_42 = icmp ne i8 %p_Result_4, -98

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="743" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:17  %tmp_69 = sub i8 -114, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="744" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="1">
<![CDATA[
_ifconv49:18  %tmp_70 = zext i1 %tmp_42 to i8

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="745" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:19  %p_Repl2_12_trunc = add i8 %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="p_Repl2_12_trunc"/></StgValue>
</operation>

<operation id="746" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv49:20  %tmp_71 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_12_trunc)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="747" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv49:21  %p_Result_3 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_71, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="748" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
_ifconv49:22  %f = bitcast i32 %p_Result_3 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="749" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:23  %p_03_i = select i1 %tmp_39, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="750" st_id="115" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
_ifconv49:26  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="751" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv49:0  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="752" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv49:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="116" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
_ifconv49:26  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv49:27  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="755" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
_ifconv49:28  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="756" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
