// Seed: 2758244288
module module_0 (
    input logic id_0,
    input logic id_1,
    inout id_2,
    input id_3
    , id_5,
    output logic id_4
);
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  output id_7;
  output id_6;
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  type_9(
      1, id_0
  );
  assign id_1 = 1;
endmodule
