//
// Generated by Bluespec Compiler, version 2021.07-9-g54b6a917 (build 54b6a917)
//
// On Mon Oct  4 19:27:30 CDT 2021
//
//
// Ports:
// Name                         I/O  size props
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkPrint(CLK,
	       RST_N);
  input  CLK;
  input  RST_N;

  // register ctr
  reg [2 : 0] ctr;
  wire [2 : 0] ctr$D_IN;
  wire ctr$EN;

  // register ctr
  assign ctr$D_IN = ctr + 3'd1 ;
  assign ctr$EN = ctr < 3'd5 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ctr <= `BSV_ASSIGNMENT_DELAY 3'd0;
      end
    else
      begin
        if (ctr$EN) ctr <= `BSV_ASSIGNMENT_DELAY ctr$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ctr = 3'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE) if (ctr == 3'd5) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE) if (ctr < 3'd5) $display("Hello world");
  end
  // synopsys translate_on
endmodule  // mkPrint

