<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_RAshift16_4_up_2_1_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_3_1_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_0_1_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_1_1_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_on_off_f1956_data_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_on_off_f1956_data_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_only_tx_0_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_SPI_MUX_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_SPI_MUX_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_on_off_f1956_clk_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_on_off_f1956_clk_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_3_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_0_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ibuf_0_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_ibuf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_FPGA_reset_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_FPGA_reset_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_1_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_2_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_0_2_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_1_2_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_2_2_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAshift16_4_up_3_2_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_RAshift16_4_up_3_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_only_rx_0_0_synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/design_1_only_rx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_RAshift16_4_up_2_1_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_3_1_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_0_1_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_1_1_synth_1"/>
		<Parent Id="design_1_on_off_f1956_data_0_synth_1"/>
		<Parent Id="design_1_only_tx_0_0_synth_1"/>
		<Parent Id="design_1_SPI_MUX_0_synth_1"/>
		<Parent Id="design_1_on_off_f1956_clk_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_3_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_0_0_synth_1"/>
		<Parent Id="design_1_ibuf_0_0_synth_1"/>
		<Parent Id="design_1_FPGA_reset_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_1_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_2_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_0_2_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_1_2_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_2_2_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_3_2_synth_1"/>
		<Parent Id="design_1_only_rx_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/work/Izhevsk_project_2/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_2_1_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_3_1_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_0_1_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_1_1_synth_1"/>
		<Parent Id="design_1_on_off_f1956_data_0_synth_1"/>
		<Parent Id="design_1_only_tx_0_0_synth_1"/>
		<Parent Id="design_1_SPI_MUX_0_synth_1"/>
		<Parent Id="design_1_on_off_f1956_clk_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_3_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_0_0_synth_1"/>
		<Parent Id="design_1_ibuf_0_0_synth_1"/>
		<Parent Id="design_1_FPGA_reset_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_1_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_2_0_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_0_2_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_1_2_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_2_2_synth_1"/>
		<Parent Id="design_1_RAshift16_4_up_3_2_synth_1"/>
		<Parent Id="design_1_only_rx_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

