0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sim_1/new/tb_booth_mul_top.v,1745951199,verilog,,,,tb_booth_mul_top,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sim_1/new/tb_booth_multiplier.v,1745949354,verilog,,,,tb_booth_multiplier_no_task,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_block.v,1745951529,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_encoder_logic.v,,booth_block,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_encoder_logic.v,1745951529,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_mul_top.v,,booth_encoder_logic,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_mul_top.v,1745950844,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_selector_logic.v,,booth_mul_top,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_multiplier.v,1745949177,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sim_1/new/tb_booth_multiplier.v,,booth_multiplier,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/booth_selector_logic.v,1745951529,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/cla.v,,booth_selector_logic,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/cla.v,1745950862,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/radix4_booth_multiplier.v,,cla,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sources_1/new/radix4_booth_multiplier.v,1745951606,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/problem3/problem3.srcs/sim_1/new/tb_booth_mul_top.v,,radix4_booth_multiplier,,,,,,,,
