{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450116002831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450116002834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 13:00:02 2015 " "Processing started: Mon Dec 14 13:00:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450116002834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450116002834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off vlsi_dsp_project -c vlsi_dsp_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450116002834 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450116004591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica_functional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica_functional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica_functional-arch " "Found design unit 1: fastica_functional-arch" {  } { { "fastica_functional.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica_functional.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006495 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica_functional " "Found entity 1: fastica_functional" {  } { { "fastica_functional.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica_functional.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116006495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Found design unit 1: RAM-arch" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006631 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116006631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006738 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116006738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convergence_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convergence_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convergence_check-arch " "Found design unit 1: convergence_check-arch" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006819 ""} { "Info" "ISGN_ENTITY_NAME" "1 convergence_check " "Found entity 1: convergence_check" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116006819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalization_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalization_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalization_unit-arch " "Found design unit 1: normalization_unit-arch" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006870 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalization_unit " "Found entity 1: normalization_unit" {  } { { "normalization_unit.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/normalization_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116006870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processing_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_element-arch " "Found design unit 1: processing_element-arch" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006990 ""} { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/processing_element.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116006990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116006990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reduction_sum_q11_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reduction_sum_q11_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reduction_sum_Q11_21-arch " "Found design unit 1: reduction_sum_Q11_21-arch" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007024 ""} { "Info" "ISGN_ENTITY_NAME" "1 reduction_sum_Q11_21 " "Found entity 1: reduction_sum_Q11_21" {  } { { "reduction_sum_Q11_21.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/reduction_sum_Q11_21.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116007024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.vhd 1 0 " "Found 1 design units, including 0 entities, in source file parameters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameters " "Found design unit 1: parameters" {  } { { "parameters.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/parameters.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116007057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastica-arch " "Found design unit 1: fastica-arch" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007147 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastica " "Found entity 1: fastica" {  } { { "fastica.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/fastica.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116007147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanh-arch " "Found design unit 1: tanh-arch" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007338 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanh " "Found entity 1: tanh" {  } { { "tanh.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/tanh.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116007338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sech2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sech2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sech2-arch " "Found design unit 1: sech2-arch" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007509 ""} { "Info" "ISGN_ENTITY_NAME" "1 sech2 " "Found entity 1: sech2" {  } { { "sech2.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/sech2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116007509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsqrt-arch " "Found design unit 1: rsqrt-arch" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007550 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsqrt " "Found entity 1: rsqrt" {  } { { "rsqrt.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/rsqrt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116007550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116007550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convergence_check " "Elaborating entity \"convergence_check\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450116008728 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "convergence_check.vhd" "Mult0" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116009888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "convergence_check.vhd" "Mult1" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116009888 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1450116009888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116010302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010305 ""}  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450116010305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t9t " "Found entity 1: mult_t9t" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116010538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116010538 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "2 " "Converted 2 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 2 " "Used 2 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 2 2 " "Used 2 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 2 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1450116010814 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1450116010814 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "2 " "Converted the following 2 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_t9t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_t9t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_t9t:auto_generated\|mac_out2 " "DSP block output node \"lpm_mult:Mult1\|mult_t9t:auto_generated\|mac_out2\"" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116010814 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_t9t:auto_generated\|mac_mult1 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_t9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116010814 ""}  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010814 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_t9t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_t9t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_t9t:auto_generated\|mac_out2 " "DSP block output node \"lpm_mult:Mult0\|mult_t9t:auto_generated\|mac_out2\"" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116010814 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_t9t:auto_generated\|mac_mult1 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_t9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116010814 ""}  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 37 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010814 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1450116010814 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1450116010814 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1450116010814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116010988 ""}  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450116010988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_fdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_fdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_fdh1 " "Found entity 1: mac_mult_fdh1" {  } { { "db/mac_mult_fdh1.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mac_mult_fdh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116011215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116011215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ko " "Found entity 1: mult_9ko" {  } { { "db/mult_9ko.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_9ko.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116011392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116011392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116011605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_t9t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450116011609 ""}  } { { "db/mult_t9t.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mult_t9t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450116011609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/db/mac_out_kv82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450116011813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450116011813 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "854 " "Ignored 854 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "28 " "Ignored 28 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1450116012354 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "826 " "Ignored 826 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1450116012354 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1450116012354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450116013698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450116014507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450116015308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116015308 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valid_w " "No output dependent on input pin \"valid_w\"" {  } { { "convergence_check.vhd" "" { Text "//psf/Dropbox/_grad_school/_Fall2015/vlsi_dsp/project/hdl/convergence_check.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450116015901 "|convergence_check|valid_w"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450116015901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "905 " "Implemented 905 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450116015907 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450116015907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "805 " "Implemented 805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450116015907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450116015907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450116015954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 13:00:15 2015 " "Processing ended: Mon Dec 14 13:00:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450116015954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450116015954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450116015954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450116015954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450116055375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450116055377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 13:00:54 2015 " "Processing started: Mon Dec 14 13:00:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450116055377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1450116055377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vlsi_dsp_project -c vlsi_dsp_project --netlist_type=sgate " "Command: quartus_npp vlsi_dsp_project -c vlsi_dsp_project --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1450116055377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450116055869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 13:00:55 2015 " "Processing ended: Mon Dec 14 13:00:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450116055869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450116055869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450116055869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1450116055869 ""}
