// Generated by stratus_hls 17.20-p100  (88533.190925)
// Wed Nov 18 17:52:20 2020
// from dut.cc
#ifndef CYNTH_PART_dut_dut_rtl_h
#define CYNTH_PART_dut_dut_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */
#include "dut_Div_64Ux2U_32U_4.h"


/* Declaration of the synthesized module. */
struct dut : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rst;
  sc_out<bool > din_busy;
  sc_in<bool > din_vld;
  sc_in<sc_uint<8> > din_data_a;
  sc_in<sc_uint<8> > din_data_b;
  sc_in<sc_uint<8> > din_data_c;
  sc_in<sc_uint<8> > din_data_d;
  sc_in<sc_uint<8> > din_data_e;
  sc_in<sc_uint<8> > din_data_f;
  sc_in<sc_uint<8> > din_data_g;
  sc_in<sc_uint<8> > din_data_h;
  sc_in<bool > dout_busy;
  sc_out<bool > dout_vld;
  sc_out<sc_uint<32> > dout_data;
  dut( sc_module_name name );
  SC_HAS_PROCESS(dut);
  sc_signal<bool > dout_m_req_m_prev_trig_req;
  sc_signal<sc_uint<1> > dut_Xor_1Ux1U_1U_4_14_out1;
  sc_signal<bool > dout_m_unacked_req;
  sc_signal<sc_uint<1> > dut_Or_1Ux1U_1U_4_15_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_12_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_10_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_9_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_11_out1;
  sc_signal<sc_uint<1> > dut_N_Muxb_1_2_1_4_1_out1;
  sc_signal<sc_uint<1> > dut_Or_1Ux1U_1U_4_6_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_5_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_4_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_3_out1;
  sc_signal<sc_uint<1> > dut_Or_1Ux1U_1U_4_2_out1;
  sc_signal<bool > din_m_unvalidated_req;
  sc_signal<sc_uint<1> > dut_Or_1Ux1U_1U_4_7_out1;
  sc_signal<sc_uint<1> > cycle4_state;
  sc_signal<sc_uint<1> > cycle3_state;
  sc_signal<sc_uint<1> > cycle2_state;
  sc_signal<sc_uint<64> > dut_Mul_33Ux32U_64U_4_45_out1;
  sc_signal<sc_uint<32> > dut_Add_32Ux32U_32U_4_44_out1;
  sc_signal<sc_uint<32> > dut_Mul_32Ux9U_32U_4_43_out1;
  sc_signal<sc_uint<33> > dut_Add_32Ux16U_33U_4_42_out1;
  sc_signal<sc_uint<9> > dut_Add_8Ux8U_9U_4_38_out1;
  sc_signal<sc_uint<32> > dut_Mul_32Ux9U_32U_4_36_out1;
  sc_signal<sc_uint<17> > dut_Add_16Ux16U_17U_4_35_out1;
  sc_signal<sc_uint<16> > dut_Mul_8Ux8U_16U_4_34_out1;
  sc_signal<sc_uint<16> > dut_Mul_8Ux8U_16U_4_33_out1;
  sc_signal<sc_uint<29> > dut_Mul_20Ux9U_29U_4_32_out1;
  sc_signal<sc_uint<20> > dut_Mul_10Ux10U_20U_4_31_out1;
  sc_signal<sc_uint<9> > dut_Add_8Ux8U_9U_4_30_out1;
  sc_signal<sc_uint<10> > dut_Add_9Ux8U_10U_4_29_out1;
  sc_signal<sc_uint<10> > dut_Add_9Ux8U_10U_4_28_out1;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_27_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_h;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_26_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_g;
  sc_signal<sc_uint<9> > dut_Add_8Ux8U_9U_4_24_out1;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_23_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_f;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_22_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_c;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_21_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_e;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_20_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_d;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_19_out1;
  sc_signal<sc_uint<8> > din_m_stall_reg_b;
  sc_signal<sc_uint<8> > dut_N_Mux_8_2_0_4_18_out1;
  sc_signal<bool > din_m_stall_reg_full;
  sc_signal<sc_uint<8> > din_m_stall_reg_a;
  sc_signal<sc_uint<33> > dut_Add_32Ux17U_33U_4_37_out1;
  sc_signal<sc_uint<32> > s_reg_9;
  sc_signal<sc_uint<16> > dut_Mul_8Ux8U_16U_4_41_out1;
  sc_signal<sc_uint<16> > s_reg_12;
  sc_signal<sc_uint<32> > dut_Mul_32Ux9U_32U_4_40_out1;
  sc_signal<sc_uint<32> > s_reg_11_slice;
  sc_signal<sc_uint<9> > dut_Add_8Ux8U_9U_4_39_out1;
  sc_signal<sc_uint<9> > s_reg_10;
  sc_signal<sc_uint<1> > cycle6_state;
  sc_signal<sc_uint<1> > cycle1_state;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_8_out1;
  sc_signal<sc_uint<1> > dut_And_1Ux1U_1U_4_16_out1;
  sc_signal<sc_uint<1> > dut_Not_1U_1U_4_17_out1;
  sc_signal<sc_uint<1> > cycle5_state;
  sc_signal<bool > dout_m_req_m_trig_req;
  sc_signal<sc_uint<1> > global_state;
  sc_signal<bool > din_m_busy_req_0;
  sc_signal<sc_uint<32> > s_reg_9_stage4;
  sc_signal<sc_uint<64> > s_reg_11_stage2;
  sc_signal<sc_uint<2> > dut_Div_64Ux2U_32U_4_46_in1;
  sc_signal<sc_uint<32> > dut_Div_64Ux2U_32U_4_46_out1;
  sc_signal<sc_uint<1> > stall0;
  dut_Div_64Ux2U_32U_4 *dut_Div_64Ux2U_32U_4_46;
  void drive_dout_data();
  void drive_din_m_busy_req_0();
  void drive_dout_m_req_m_trig_req();
  void drive_stall0();
  void drive_s_reg_10();
  void drive_s_reg_11();
  void drive_s_reg_12();
  void drive_s_reg_9();
  void dut_N_Mux_8_2_0_4_18();
  void dut_N_Mux_8_2_0_4_19();
  void dut_N_Mux_8_2_0_4_20();
  void dut_N_Mux_8_2_0_4_21();
  void dut_N_Mux_8_2_0_4_22();
  void dut_N_Mux_8_2_0_4_23();
  void dut_Add_8Ux8U_9U_4_24();
  void dut_Add_8Ux8U_9U_4_39();
  void dut_N_Mux_8_2_0_4_26();
  void dut_N_Mux_8_2_0_4_27();
  void dut_Add_9Ux8U_10U_4_28();
  void dut_Add_9Ux8U_10U_4_29();
  void dut_Add_8Ux8U_9U_4_30();
  void dut_Mul_10Ux10U_20U_4_31();
  void dut_Mul_20Ux9U_29U_4_32();
  void dut_Mul_8Ux8U_16U_4_33();
  void dut_Mul_8Ux8U_16U_4_34();
  void dut_Add_16Ux16U_17U_4_35();
  void dut_Mul_32Ux9U_32U_4_36();
  void dut_Add_32Ux17U_33U_4_37();
  void dut_Add_8Ux8U_9U_4_38();
  void dut_Mul_32Ux9U_32U_4_40();
  void dut_Mul_8Ux8U_16U_4_41();
  void dut_Add_32Ux16U_33U_4_42();
  void dut_Mul_32Ux9U_32U_4_43();
  void dut_Add_32Ux32U_32U_4_44();
  void dut_Mul_33Ux32U_64U_4_45();
  void drive_dut_Div_64Ux2U_32U_4_46_in1();
  void drive_s_reg_11_stage2();
  void drive_s_reg_9_stage4();
  void drive_cycle1_state();
  void drive_cycle2_state();
  void drive_cycle3_state();
  void drive_cycle4_state();
  void drive_cycle5_state();
  void drive_cycle6_state();
  void drive_global_state();
  void drive_din_busy();
  void dut_Or_1Ux1U_1U_4_2();
  void dut_And_1Ux1U_1U_4_3();
  void dut_Not_1U_1U_4_4();
  void dut_And_1Ux1U_1U_4_5();
  void dut_Or_1Ux1U_1U_4_6();
  void dut_Or_1Ux1U_1U_4_7();
  void dut_Not_1U_1U_4_8();
  void drive_din_m_unvalidated_req();
  void dut_N_Muxb_1_2_1_4_1();
  void drive_din_m_stall_reg_h();
  void drive_din_m_stall_reg_g();
  void drive_din_m_stall_reg_f();
  void drive_din_m_stall_reg_e();
  void drive_din_m_stall_reg_d();
  void drive_din_m_stall_reg_c();
  void drive_din_m_stall_reg_b();
  void drive_din_m_stall_reg_a();
  void dut_Not_1U_1U_4_9();
  void dut_And_1Ux1U_1U_4_10();
  void dut_And_1Ux1U_1U_4_11();
  void drive_din_m_stall_reg_full();
  void dut_And_1Ux1U_1U_4_12();
  void drive_dout_vld();
  void dut_Or_1Ux1U_1U_4_15();
  void drive_dout_m_unacked_req();
  void dut_And_1Ux1U_1U_4_16();
  void dut_Xor_1Ux1U_1U_4_14();
  void drive_dout_m_req_m_prev_trig_req();
  void dut_Not_1U_1U_4_17();
};

#endif
