// Seed: 3381846618
module module_0 (
    input wor id_0,
    input wire id_1,
    input wor void id_2,
    input supply0 id_3
);
  wand id_5 = 1;
  assign id_6 = id_6;
  wor id_7;
  always if (id_7 == "") if (1'b0) disable id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output supply0 id_2
);
  assign id_2 = 1 == 1;
  assign id_0.id_1 = 1 <= {-1, -1, 1};
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
