#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep 20 18:50:36 2022
# Process ID: 38696
# Current directory: C:/ece4743/Lab4_part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42112 C:\ece4743\Lab4_part2\project_1.xpr
# Log file: C:/ece4743/Lab4_part2/vivado.log
# Journal file: C:/ece4743/Lab4_part2\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab4_part2/project_1.xpr
import_files -norecurse C:/ece4743/Lab4/lab4dpath.v
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/ece4743/Lab4/Basys3_Master.xdc
import_files -fileset constrs_1 C:/ece4743/Lab4/Basys3_Master.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/Lab4/tb_lab4dpath.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reorder_files -fileset constrs_1 -after C:/ece4743/Lab4_part2/project_1.srcs/constrs_1/imports/Lab4/Basys3_Master.xdc C:/ece4743/Lab4_part2/project_1.srcs/constrs_1/imports/Lab4/Basys3_Master.xdc
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 4
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
source tb_lab4dpath.tcl
save_wave_config {C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
set_property xsim.view C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg [get_filesets sim_1]
close_design
close_sim
set_property -dict [list CONFIG.Multiplier_Construction {Use_LUTs}] [get_ips mult_gen_0]
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
catch { [ delete_ip_run [get_ips -all mult_gen_0] ] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
source tb_lab4dpath.tcl
close_sim
close_design
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mmhard
set_property -dict [list CONFIG.Component_Name {mmhard} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mmhard]
generate_target {instantiation_template} [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
catch { config_ip_cache -export [get_ips -all mmhard] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
source tb_lab4dpath.tcl
set_property -dict [list CONFIG.Multiplier_Construction {Use_Mults}] [get_ips mmhard]
generate_target all [get_files  c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
catch { config_ip_cache -export [get_ips -all mmhard] }
export_ip_user_files -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci]
export_simulation -of_objects [get_files c:/ece4743/Lab4_part2/project_1.srcs/sources_1/ip/mmhard/mmhard.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/Lab4_part2/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab4_part2/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config C:/ece4743/Lab4_part2/tb_lab4dpath_time_impl.wcfg
source tb_lab4dpath.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
