Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,10758
design__instance__area,126685
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002211259678006172
power__switching__total,0.0003711878089234233
power__leakage__total,0.0000033024639378709253
power__total,0.002585750073194504
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2633688064402707
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26303265865448294
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11794943133819959
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.713021883939724
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117949
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.546196
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27093925092584276
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2721278557296225
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6143803417688452
timing__setup__ws__corner:nom_slow_1p08V_125C,6.277128328129533
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614380
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.205626
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2644028126834991
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26608471734664685
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30176650921113213
timing__setup__ws__corner:nom_typ_1p20V_25C,9.76984920617386
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301767
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,11.854036
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2633688064402707
clock__skew__worst_setup,0.26303265865448294
timing__hold__ws,0.11794943133819959
timing__setup__ws,6.277128328129533
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117949
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.205626
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,5664
design__instance__area__stdcell,88740.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.700481
design__instance__utilization__stdcell,0.700481
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,127
design__instance__area__class:inverter,743.904
design__instance__count__class:sequential_cell,625
design__instance__area__class:sequential_cell,30788.6
design__instance__count__class:multi_input_combinational_cell,3472
design__instance__area__class:multi_input_combinational_cell,31175
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1279
design__instance__area__class:timing_repair_buffer,22801.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,130683
design__violations,0
design__instance__count__class:clock_buffer,126
design__instance__area__class:clock_buffer,2955.66
design__instance__count__class:clock_inverter,33
design__instance__area__class:clock_inverter,261.274
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,844
global_route__vias,36494
global_route__wirelength,220229
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,5634
route__net__special,2
route__drc_errors__iter:0,1237
route__wirelength__iter:0,147850
route__drc_errors__iter:1,428
route__wirelength__iter:1,146982
route__drc_errors__iter:2,388
route__wirelength__iter:2,146747
route__drc_errors__iter:3,0
route__wirelength__iter:3,146645
route__drc_errors,0
route__wirelength,146645
route__vias,33183
route__vias__singlecut,33183
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,1148.14
design__instance__count__class:fill_cell,5094
design__instance__area__class:fill_cell,37944.5
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,62
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,62
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,62
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19979
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000208569
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000241388
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000814841
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000241388
design_powergrid__voltage__worst,0.000241388
design_powergrid__voltage__worst__net:VPWR,1.19979
design_powergrid__drop__worst,0.000241388
design_powergrid__drop__worst__net:VPWR,0.000208569
design_powergrid__voltage__worst__net:VGND,0.000241388
design_powergrid__drop__worst__net:VGND,0.000241388
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00008459999999999999638344849728355256957001984119415283203125
ir__drop__worst,0.00020900000000000001150642081615416145723429508507251739501953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
