{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739186721893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739186721897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 08:25:21 2025 " "Processing started: Mon Feb 10 08:25:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739186721897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186721897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186721897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739186722212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739186722212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "ID_STAGE/SignExtend.v" "" { Text "D:/Processador/Quartus/ID_STAGE/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "ID_STAGE/RegisterFile.v" "" { Text "D:/Processador/Quartus/ID_STAGE/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "ID_STAGE/InstructionDecoder.v" "" { Text "D:/Processador/Quartus/ID_STAGE/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "D:/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729914 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(75) " "Verilog HDL warning at Control.v(75): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739186729917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(77) " "Verilog HDL warning at Control.v(77): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739186729917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(85) " "Verilog HDL warning at Control.v(85): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739186729917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(87) " "Verilog HDL warning at Control.v(87): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739186729917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "D:/Processador/Quartus/IF_STAGE/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "IF_STAGE/PCAdder.v" "" { Text "D:/Processador/Quartus/IF_STAGE/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "IF_STAGE/Mux2to1.v" "" { Text "D:/Processador/Quartus/IF_STAGE/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "IF_STAGE/IF_ID_Register.v" "" { Text "D:/Processador/Quartus/IF_STAGE/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorpipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processadorpipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorPipeline " "Found entity 1: ProcessadorPipeline" {  } { { "ProcessadorPipeline.bdf" "" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF_STAGE " "Found entity 1: IF_STAGE" {  } { { "IF_STAGE.bdf" "" { Schematic "D:/Processador/Quartus/IF_STAGE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186729927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186729927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "D:/Processador/Quartus/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730299 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/Processador/Quartus/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/somador.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "EX_STAGE/Somador.v" "" { Text "D:/Processador/Quartus/EX_STAGE/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "EX_STAGE/ShiftLeft2.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/mux2to1_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_32bits " "Found entity 1: Mux2to1_32bits" {  } { { "EX_STAGE/Mux2to1_32bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/Mux2to1_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/mux2to1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5bits " "Found entity 1: Mux2to1_5bits" {  } { { "EX_STAGE/Mux2to1_5bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/Mux2to1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_REGISTER " "Found entity 1: EX_MEM_REGISTER" {  } { { "EX_STAGE/EX_MEM_REGISTER.v" "" { Text "D:/Processador/Quartus/EX_STAGE/EX_MEM_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "EX_STAGE/ALUControl.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/alu32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/alu32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bits " "Found entity 1: ALU32Bits" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage/mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage/mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "MEM_STAGE/MEM_WB_Register.v" "" { Text "D:/Processador/Quartus/MEM_STAGE/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage/extractmsb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage/extractmsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtractMSB " "Found entity 1: ExtractMSB" {  } { { "MEM_STAGE/ExtractMSB.v" "" { Text "D:/Processador/Quartus/MEM_STAGE/ExtractMSB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_STAGE/WB_Stage.v" "" { Text "D:/Processador/Quartus/WB_STAGE/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "D:/Processador/Quartus/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730322 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/Processador/Quartus/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_STAGE " "Found entity 1: ID_STAGE" {  } { { "ID_STAGE.bdf" "" { Schematic "D:/Processador/Quartus/ID_STAGE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorPipeline " "Elaborating entity \"ProcessadorPipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739186730361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_STAGE IF_STAGE:inst " "Elaborating entity \"IF_STAGE\" for hierarchy \"IF_STAGE:inst\"" {  } { { "ProcessadorPipeline.bdf" "inst" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 304 608 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register IF_STAGE:inst\|IF_ID_Register:inst " "Elaborating entity \"IF_ID_Register\" for hierarchy \"IF_STAGE:inst\|IF_ID_Register:inst\"" {  } { { "IF_STAGE.bdf" "inst" { Schematic "D:/Processador/Quartus/IF_STAGE.bdf" { { 120 1440 1688 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IF_ID_Register.v(17) " "Verilog HDL assignment warning at IF_ID_Register.v(17): truncated value with size 32 to match size of target (8)" {  } { { "IF_STAGE/IF_ID_Register.v" "" { Text "D:/Processador/Quartus/IF_STAGE/IF_ID_Register.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739186730374 "|ProcessadorPipeline|IF_STAGE:inst|IF_ID_Register:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM IF_STAGE:inst\|ROM:inst3 " "Elaborating entity \"ROM\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\"" {  } { { "IF_STAGE.bdf" "inst3" { Schematic "D:/Processador/Quartus/IF_STAGE.bdf" { { 264 1072 1288 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "D:/Processador/Quartus/ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "D:/Processador/Quartus/ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IF_STAGE/instruction_memory.mif " "Parameter \"init_file\" = \"./IF_STAGE/instruction_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730443 ""}  } { { "ROM.vhd" "" { Text "D:/Processador/Quartus/ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739186730443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l404.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l404.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l404 " "Found entity 1: altsyncram_l404" {  } { { "db/altsyncram_l404.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_l404.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l404 IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated " "Elaborating entity \"altsyncram_l404\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pm03.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pm03.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pm03 " "Found entity 1: altsyncram_pm03" {  } { { "db/altsyncram_pm03.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_pm03.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186730529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186730529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pm03 IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1 " "Elaborating entity \"altsyncram_pm03\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\"" {  } { { "db/altsyncram_l404.tdf" "altsyncram1" { Text "D:/Processador/Quartus/db/altsyncram_l404.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l404.tdf" "mgl_prim2" { Text "D:/Processador/Quartus/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l404.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186730697 ""}  } { { "db/altsyncram_l404.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739186730697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186730908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter IF_STAGE:inst\|ProgramCounter:inst1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"IF_STAGE:inst\|ProgramCounter:inst1\"" {  } { { "IF_STAGE.bdf" "inst1" { Schematic "D:/Processador/Quartus/IF_STAGE.bdf" { { 264 704 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 IF_STAGE:inst\|Mux2to1:inst4 " "Elaborating entity \"Mux2to1\" for hierarchy \"IF_STAGE:inst\|Mux2to1:inst4\"" {  } { { "IF_STAGE.bdf" "inst4" { Schematic "D:/Processador/Quartus/IF_STAGE.bdf" { { 264 344 504 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdder IF_STAGE:inst\|PCAdder:inst2 " "Elaborating entity \"PCAdder\" for hierarchy \"IF_STAGE:inst\|PCAdder:inst2\"" {  } { { "IF_STAGE.bdf" "inst2" { Schematic "D:/Processador/Quartus/IF_STAGE.bdf" { { 40 928 1112 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex_stage.v 1 1 " "Using design file ex_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EX_STAGE " "Found entity 1: EX_STAGE" {  } { { "ex_stage.v" "" { Text "D:/Processador/Quartus/ex_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186731069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739186731069 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "EX_STAGE " "Found the following files while searching for definition of entity \"EX_STAGE\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "EX_STAGE.bdf " "File: EX_STAGE.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739186731069 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739186731069 "|ProcessadorPipeline|EX_STAGE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_STAGE EX_STAGE:inst3 " "Elaborating entity \"EX_STAGE\" for hierarchy \"EX_STAGE:inst3\"" {  } { { "ProcessadorPipeline.bdf" "inst3" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 1240 1616 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bits EX_STAGE:inst3\|ALU32Bits:b2v_inst " "Elaborating entity \"ALU32Bits\" for hierarchy \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\"" {  } { { "ex_stage.v" "b2v_inst" { Text "D:/Processador/Quartus/ex_stage.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731078 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU32Bits.v(149) " "Verilog HDL warning at ALU32Bits.v(149): converting signed shift amount to unsigned" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 149 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1739186731080 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU32Bits.v(153) " "Verilog HDL warning at ALU32Bits.v(153): converting signed shift amount to unsigned" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 153 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1739186731080 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RFlagsStored ALU32Bits.v(184) " "Verilog HDL Always Construct warning at ALU32Bits.v(184): variable \"RFlagsStored\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739186731080 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult ALU32Bits.v(44) " "Verilog HDL Always Construct warning at ALU32Bits.v(44): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739186731081 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL_Result ALU32Bits.v(44) " "Verilog HDL Always Construct warning at ALU32Bits.v(44): inferring latch(es) for variable \"MUL_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739186731081 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[0\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[1\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[2\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[3\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[4\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[5\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[6\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[7\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[8\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731083 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[9\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[10\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[11\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[12\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[13\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[14\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[15\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[16\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[17\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[18\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[19\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[20\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[21\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731084 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[22\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[23\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[24\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[25\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[26\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[27\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[28\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[29\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[30\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[31\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "D:/Processador/Quartus/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731085 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador EX_STAGE:inst3\|Somador:b2v_inst11 " "Elaborating entity \"Somador\" for hierarchy \"EX_STAGE:inst3\|Somador:b2v_inst11\"" {  } { { "ex_stage.v" "b2v_inst11" { Text "D:/Processador/Quartus/ex_stage.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_REGISTER EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12 " "Elaborating entity \"EX_MEM_REGISTER\" for hierarchy \"EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\"" {  } { { "ex_stage.v" "b2v_inst12" { Text "D:/Processador/Quartus/ex_stage.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5bits EX_STAGE:inst3\|Mux2to1_5bits:b2v_inst13 " "Elaborating entity \"Mux2to1_5bits\" for hierarchy \"EX_STAGE:inst3\|Mux2to1_5bits:b2v_inst13\"" {  } { { "ex_stage.v" "b2v_inst13" { Text "D:/Processador/Quartus/ex_stage.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_32bits EX_STAGE:inst3\|Mux2to1_32bits:b2v_inst8 " "Elaborating entity \"Mux2to1_32bits\" for hierarchy \"EX_STAGE:inst3\|Mux2to1_32bits:b2v_inst8\"" {  } { { "ex_stage.v" "b2v_inst8" { Text "D:/Processador/Quartus/ex_stage.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_STAGE ID_STAGE:inst1 " "Elaborating entity \"ID_STAGE\" for hierarchy \"ID_STAGE:inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register ID_STAGE:inst1\|ID_EX_Register:inst5 " "Elaborating entity \"ID_EX_Register\" for hierarchy \"ID_STAGE:inst1\|ID_EX_Register:inst5\"" {  } { { "ID_STAGE.bdf" "inst5" { Schematic "D:/Processador/Quartus/ID_STAGE.bdf" { { -32 1296 1560 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control ID_STAGE:inst1\|Control:inst8 " "Elaborating entity \"Control\" for hierarchy \"ID_STAGE:inst1\|Control:inst8\"" {  } { { "ID_STAGE.bdf" "inst8" { Schematic "D:/Processador/Quartus/ID_STAGE.bdf" { { -408 720 928 -232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(75) " "Verilog HDL assignment warning at Control.v(75): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739186731136 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(77) " "Verilog HDL assignment warning at Control.v(77): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739186731136 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(85) " "Verilog HDL assignment warning at Control.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739186731136 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(87) " "Verilog HDL assignment warning at Control.v(87): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "D:/Processador/Quartus/ID_STAGE/Control.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739186731136 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder ID_STAGE:inst1\|InstructionDecoder:inst9 " "Elaborating entity \"InstructionDecoder\" for hierarchy \"ID_STAGE:inst1\|InstructionDecoder:inst9\"" {  } { { "ID_STAGE.bdf" "inst9" { Schematic "D:/Processador/Quartus/ID_STAGE.bdf" { { -144 168 424 -32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_STAGE:inst1\|RegisterFile:inst7 " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_STAGE:inst1\|RegisterFile:inst7\"" {  } { { "ID_STAGE.bdf" "inst7" { Schematic "D:/Processador/Quartus/ID_STAGE.bdf" { { -184 704 928 -8 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend ID_STAGE:inst1\|SignExtend:inst6 " "Elaborating entity \"SignExtend\" for hierarchy \"ID_STAGE:inst1\|SignExtend:inst6\"" {  } { { "ID_STAGE.bdf" "inst6" { Schematic "D:/Processador/Quartus/ID_STAGE.bdf" { { 176 656 896 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:inst5 " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:inst5\"" {  } { { "ProcessadorPipeline.bdf" "inst5" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 2224 2472 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_stage.v 1 1 " "Using design file mem_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_STAGE " "Found entity 1: MEM_STAGE" {  } { { "mem_stage.v" "" { Text "D:/Processador/Quartus/mem_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186731253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739186731253 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "MEM_STAGE " "Found the following files while searching for definition of entity \"MEM_STAGE\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Mem_Stage.bdf " "File: Mem_Stage.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739186731253 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739186731253 "|ProcessadorPipeline|MEM_STAGE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_STAGE MEM_STAGE:inst4 " "Elaborating entity \"MEM_STAGE\" for hierarchy \"MEM_STAGE:inst4\"" {  } { { "ProcessadorPipeline.bdf" "inst4" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 1768 2144 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register MEM_STAGE:inst4\|MEM_WB_Register:b2v_inst " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"MEM_STAGE:inst4\|MEM_WB_Register:b2v_inst\"" {  } { { "mem_stage.v" "b2v_inst" { Text "D:/Processador/Quartus/mem_stage.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MEM_STAGE:inst4\|RAM:b2v_inst1 " "Elaborating entity \"RAM\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\"" {  } { { "mem_stage.v" "b2v_inst1" { Text "D:/Processador/Quartus/mem_stage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "D:/Processador/Quartus/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "D:/Processador/Quartus/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731295 ""}  } { { "RAM.vhd" "" { Text "D:/Processador/Quartus/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739186731295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4v3 " "Found entity 1: altsyncram_g4v3" {  } { { "db/altsyncram_g4v3.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_g4v3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186731332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4v3 MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated " "Elaborating entity \"altsyncram_g4v3\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eks2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eks2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eks2 " "Found entity 1: altsyncram_eks2" {  } { { "db/altsyncram_eks2.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_eks2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739186731376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eks2 MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1 " "Elaborating entity \"altsyncram_eks2\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\"" {  } { { "db/altsyncram_g4v3.tdf" "altsyncram1" { Text "D:/Processador/Quartus/db/altsyncram_g4v3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g4v3.tdf" "mgl_prim2" { Text "D:/Processador/Quartus/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g4v3.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739186731432 ""}  } { { "db/altsyncram_g4v3.tdf" "" { Text "D:/Processador/Quartus/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739186731432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtractMSB MEM_STAGE:inst4\|ExtractMSB:b2v_inst2 " "Elaborating entity \"ExtractMSB\" for hierarchy \"MEM_STAGE:inst4\|ExtractMSB:b2v_inst2\"" {  } { { "mem_stage.v" "b2v_inst2" { Text "D:/Processador/Quartus/mem_stage.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731443 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[10\] inst1 " "Port \"IF_ID_Instruction1\[10\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731546 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[11\] inst1 " "Port \"IF_ID_Instruction1\[11\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[12\] inst1 " "Port \"IF_ID_Instruction1\[12\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[13\] inst1 " "Port \"IF_ID_Instruction1\[13\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[14\] inst1 " "Port \"IF_ID_Instruction1\[14\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[15\] inst1 " "Port \"IF_ID_Instruction1\[15\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[16\] inst1 " "Port \"IF_ID_Instruction1\[16\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[17\] inst1 " "Port \"IF_ID_Instruction1\[17\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[18\] inst1 " "Port \"IF_ID_Instruction1\[18\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[19\] inst1 " "Port \"IF_ID_Instruction1\[19\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[20\] inst1 " "Port \"IF_ID_Instruction1\[20\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[21\] inst1 " "Port \"IF_ID_Instruction1\[21\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[22\] inst1 " "Port \"IF_ID_Instruction1\[22\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[23\] inst1 " "Port \"IF_ID_Instruction1\[23\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731547 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[24\] inst1 " "Port \"IF_ID_Instruction1\[24\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[25\] inst1 " "Port \"IF_ID_Instruction1\[25\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[26\] inst1 " "Port \"IF_ID_Instruction1\[26\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[27\] inst1 " "Port \"IF_ID_Instruction1\[27\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[28\] inst1 " "Port \"IF_ID_Instruction1\[28\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[29\] inst1 " "Port \"IF_ID_Instruction1\[29\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[30\] inst1 " "Port \"IF_ID_Instruction1\[30\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_Instruction1\[31\] inst1 " "Port \"IF_ID_Instruction1\[31\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[1\] inst1 " "Port \"IF_ID_PC4\[1\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[2\] inst1 " "Port \"IF_ID_PC4\[2\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[3\] inst1 " "Port \"IF_ID_PC4\[3\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[4\] inst1 " "Port \"IF_ID_PC4\[4\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731548 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[5\] inst1 " "Port \"IF_ID_PC4\[5\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731549 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[6\] inst1 " "Port \"IF_ID_PC4\[6\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731549 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IF_ID_PC4\[7\] inst1 " "Port \"IF_ID_PC4\[7\]\" does not exist in macrofunction \"inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "D:/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1056 392 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739186731549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg " "Generated suppressed messages file D:/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731649 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 29 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 29 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739186731943 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 10 08:25:31 2025 " "Processing ended: Mon Feb 10 08:25:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739186731943 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739186731943 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739186731943 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739186731943 ""}
