Flow report for SMU_RV32I_System
Thu Mar  6 20:31:31 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu Mar  6 20:31:31 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; SMU_RV32I_System                            ;
; Top-level Entity Name              ; SMU_RV32I_System                            ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,754 / 114,480 ( 3 % )                     ;
;     Total combinational functions  ; 3,704 / 114,480 ( 3 % )                     ;
;     Dedicated logic registers      ; 1,975 / 114,480 ( 2 % )                     ;
; Total registers                    ; 1975                                        ;
; Total pins                         ; 54 / 529 ( 10 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072 / 3,981,312 ( 3 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/06/2025 20:30:33 ;
; Main task         ; Compilation         ;
; Revision Name     ; SMU_RV32I_System    ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 81686175108127.174126063351938         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; FITTER_EFFORT                        ; Standard Fit                           ; Auto Fit      ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                                   ; --            ; --          ; --                                ;
; OPTIMIZATION_MODE                    ; High Performance Effort                ; Balanced      ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                             ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                             ; --            ; --          ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; On                                     ; Off           ; --          ; --                                ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; On                                     ; Off           ; --          ; --                                ;
; PLACEMENT_EFFORT_MULTIPLIER          ; 4.0                                    ; 1.0           ; --          ; --                                ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --                                ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL     ; MAXIMUM                                ; Normal        ; --          ; --                                ;
; VERILOG_INPUT_VERSION                ; SystemVerilog_2005                     ; Verilog_2001  ; --          ; --                                ;
; VERILOG_MACRO                        ; FPGA=<None>                            ; --            ; --          ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES    ; Off                                    ; --            ; --          ; --                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:13     ; 1.0                     ; 908 MB              ; 00:00:20                           ;
; Fitter               ; 00:00:37     ; 1.2                     ; 2594 MB             ; 00:01:35                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 625 MB              ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:02     ; 1.9                     ; 1005 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 877 MB              ; 00:00:01                           ;
; Total                ; 00:00:56     ; --                      ; --                  ; 00:02:02                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+----------------------+------------------+-------------+-------------+----------------+
; Module Name          ; Machine Hostname ; OS Name     ; OS Version  ; Processor type ;
+----------------------+------------------+-------------+-------------+----------------+
; Analysis & Synthesis ; sse506-s2        ; Rocky Linux ; Rocky Linux ; x86_64         ;
; Fitter               ; sse506-s2        ; Rocky Linux ; Rocky Linux ; x86_64         ;
; Assembler            ; sse506-s2        ; Rocky Linux ; Rocky Linux ; x86_64         ;
; Timing Analyzer      ; sse506-s2        ; Rocky Linux ; Rocky Linux ; x86_64         ;
; EDA Netlist Writer   ; sse506-s2        ; Rocky Linux ; Rocky Linux ; x86_64         ;
+----------------------+------------------+-------------+-------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System
quartus_fit --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System
quartus_asm --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System
quartus_sta SMU_RV32I_System -c SMU_RV32I_System
quartus_eda --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System



