 
****************************************
Report : area
Design : mini_mips_test_design
Version: O-2018.06-SP1
Date   : Wed Apr 16 20:59:48 2025
****************************************

Library(s) Used:

    osu05_stdcells (File: /apps/design_kits/osu_stdcells_v2p7/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                          481
Number of nets:                          1439
Number of cells:                          988
Number of combinational cells:            740
Number of sequential cells:               231
Number of macros/black boxes:               0
Number of buf/inv:                        192
Number of references:                       4

Combinational area:             183996.000000
Buf/Inv area:                    28800.000000
Noncombinational area:          180000.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                363996.000000
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  --------------------
mini_mips_test_design             363996.0000    100.0    3312.0000       0.0000  0.0000  mini_mips_test_design
cont                               24381.0000      6.7   16587.0000    6336.0000  0.0000  controller
cont/alucontt                       1458.0000      0.4    1458.0000       0.0000  0.0000  alucontrol
dp                                336303.0000     92.4   14787.0000   25056.0000  0.0000  datapath_test_design
dp/alu                             23625.0000      6.5   14985.0000       0.0000  0.0000  alu
dp/alu/add_1_root_add_16_2          8640.0000      2.4    8640.0000       0.0000  0.0000  alu_DW01_add_0
dp/aluout_ff                        9648.0000      2.7    2736.0000    6912.0000  0.0000  flop_0
dp/memdata_flop                     9648.0000      2.7    2736.0000    6912.0000  0.0000  flop_3
dp/mux2_a                           4176.0000      1.1    4176.0000       0.0000  0.0000  mux2_0
dp/mux2_a3                          2664.0000      0.7    2664.0000       0.0000  0.0000  mux2_DATA_WIDTH5
dp/mux2_pc                          4176.0000      1.1    4176.0000       0.0000  0.0000  mux2_2
dp/mux2_w3                          4176.0000      1.1    4176.0000       0.0000  0.0000  mux2_1
dp/mux3_pc                          6840.0000      1.9    6840.0000       0.0000  0.0000  mux3
dp/mux4_b                           8640.0000      2.4    8640.0000       0.0000  0.0000  mux4
dp/pc_flop                         11736.0000      3.2    4824.0000    6912.0000  0.0000  flop_en
dp/rdata1_flop                      9648.0000      2.7    2736.0000    6912.0000  0.0000  flop_2
dp/rdata2_flop                      9648.0000      2.7    2736.0000    6912.0000  0.0000  flop_1
dp/regfile                        191835.0000     52.7   77787.0000  114048.0000  0.0000  register_file
--------------------------------  -----------  -------  -----------  -----------  ------  --------------------
Total                                                   183996.0000  180000.0000  0.0000

1
