Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Apr 13 19:28:58 2015
| Host              : jjmvi-AMD-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file vga_top_timing_summary_routed.rpt -rpx vga_top_timing_summary_routed.rpx
| Design            : vga_top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.112        0.000                      0                   57        0.159        0.000                      0                   57        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk_25out_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_25out_clk_wiz_0       36.112        0.000                      0                   57        0.159        0.000                      0                   57       19.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                    37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                              
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_0
  To Clock:  clk_25out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.112ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.704ns (22.168%)  route 2.472ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.745     1.525    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     2.344    vga_cont/n_0_vcounter[10]_i_1
    SLICE_X2Y144         FDRE                                         r  vga_cont/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.589    38.568    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[0]/C
                         clock pessimism              0.576    39.144    
                         clock uncertainty           -0.164    38.980    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    38.456    vga_cont/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 36.112    

Slack (MET) :             36.112ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.704ns (22.168%)  route 2.472ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.745     1.525    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     2.344    vga_cont/n_0_vcounter[10]_i_1
    SLICE_X2Y144         FDRE                                         r  vga_cont/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.589    38.568    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[1]/C
                         clock pessimism              0.576    39.144    
                         clock uncertainty           -0.164    38.980    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    38.456    vga_cont/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 36.112    

Slack (MET) :             36.112ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.704ns (22.168%)  route 2.472ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.745     1.525    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     2.344    vga_cont/n_0_vcounter[10]_i_1
    SLICE_X2Y144         FDRE                                         r  vga_cont/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.589    38.568    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[2]/C
                         clock pessimism              0.576    39.144    
                         clock uncertainty           -0.164    38.980    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    38.456    vga_cont/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 36.112    

Slack (MET) :             36.112ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.704ns (22.168%)  route 2.472ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.745     1.525    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     2.344    vga_cont/n_0_vcounter[10]_i_1
    SLICE_X2Y144         FDRE                                         r  vga_cont/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.589    38.568    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[3]/C
                         clock pessimism              0.576    39.144    
                         clock uncertainty           -0.164    38.980    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    38.456    vga_cont/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 36.112    

Slack (MET) :             36.112ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.704ns (22.168%)  route 2.472ns (77.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.745     1.525    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     2.344    vga_cont/n_0_vcounter[10]_i_1
    SLICE_X2Y144         FDRE                                         r  vga_cont/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.589    38.568    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[4]/C
                         clock pessimism              0.576    39.144    
                         clock uncertainty           -0.164    38.980    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    38.456    vga_cont/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 36.112    

Slack (MET) :             36.251ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.704ns (22.462%)  route 2.430ns (77.538%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.748     1.528    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.124     1.652 r  vga_cont/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.650     2.302    vga_cont/n_0_hcounter[10]_i_1
    SLICE_X1Y141         FDRE                                         r  vga_cont/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.588    38.567    vga_cont/CLK
    SLICE_X1Y141                                                      r  vga_cont/hcounter_reg[10]/C
                         clock pessimism              0.579    39.146    
                         clock uncertainty           -0.164    38.982    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429    38.553    vga_cont/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 36.251    

Slack (MET) :             36.256ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.704ns (22.510%)  route 2.423ns (77.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.708    -0.832    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  vga_cont/hcounter_reg[8]/Q
                         net (fo=5, routed)           1.032     0.656    vga_cont/hcount[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I1_O)        0.124     0.780 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.745     1.525    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.647     2.295    vga_cont/n_0_vcounter[10]_i_1
    SLICE_X1Y143         FDRE                                         r  vga_cont/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.589    38.568    vga_cont/CLK
    SLICE_X1Y143                                                      r  vga_cont/vcounter_reg[8]/C
                         clock pessimism              0.576    39.144    
                         clock uncertainty           -0.164    38.980    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.429    38.551    vga_cont/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                 36.256    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.840ns (26.947%)  route 2.277ns (73.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.709    -0.831    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  vga_cont/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.875     0.463    vga_cont/hcount[2]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.297     0.760 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.748     1.507    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.124     1.631 r  vga_cont/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.655     2.286    vga_cont/n_0_hcounter[10]_i_1
    SLICE_X0Y141         FDRE                                         r  vga_cont/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.588    38.567    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[7]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.164    38.979    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.550    vga_cont/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.840ns (26.947%)  route 2.277ns (73.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.709    -0.831    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  vga_cont/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.875     0.463    vga_cont/hcount[2]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.297     0.760 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.748     1.507    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.124     1.631 r  vga_cont/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.655     2.286    vga_cont/n_0_hcounter[10]_i_1
    SLICE_X0Y141         FDRE                                         r  vga_cont/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.588    38.567    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[8]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.164    38.979    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.550    vga_cont/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 vga_cont/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_0 rise@40.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.840ns (26.947%)  route 2.277ns (73.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.709    -0.831    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.419    -0.412 f  vga_cont/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.875     0.463    vga_cont/hcount[2]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.297     0.760 f  vga_cont/hcounter[10]_i_3/O
                         net (fo=3, routed)           0.748     1.507    vga_cont/n_0_hcounter[10]_i_3
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.124     1.631 r  vga_cont/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.655     2.286    vga_cont/n_0_hcounter[10]_i_1
    SLICE_X0Y141         FDRE                                         r  vga_cont/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.486 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.888    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          1.588    38.567    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[9]/C
                         clock pessimism              0.576    39.143    
                         clock uncertainty           -0.164    38.979    
    SLICE_X0Y141         FDRE (Setup_fdre_C_R)       -0.429    38.550    vga_cont/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_cont/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.597    -0.567    vga_cont/CLK
    SLICE_X0Y141                                                      r  vga_cont/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_cont/hcounter_reg[9]/Q
                         net (fo=4, routed)           0.077    -0.349    vga_cont/hcount[9]
    SLICE_X1Y141         LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  vga_cont/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.304    vga_cont/plusOp[10]
    SLICE_X1Y141         FDRE                                         r  vga_cont/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    vga_cont/CLK
    SLICE_X1Y141                                                      r  vga_cont/hcounter_reg[10]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.091    -0.463    vga_cont/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_cont/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.177%)  route 0.134ns (41.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X1Y144                                                      r  vga_cont/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_cont/vcounter_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.291    vga_cont/vcount[10]
    SLICE_X1Y144         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  vga_cont/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    vga_cont/plusOp__0[10]
    SLICE_X1Y144         FDRE                                         r  vga_cont/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X1Y144                                                      r  vga_cont/vcounter_reg[10]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga_cont/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_cont/hcounter_reg[5]/Q
                         net (fo=5, routed)           0.156    -0.269    vga_cont/hcount[5]
    SLICE_X0Y142         LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  vga_cont/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_cont/n_0_HS_i_1
    SLICE_X0Y142         FDRE                                         r  vga_cont/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.870    -0.803    vga_cont/CLK
    SLICE_X0Y142                                                      r  vga_cont/HS_reg/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.460    vga_cont/HS_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_cont/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.123%)  route 0.139ns (39.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  vga_cont/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.139    -0.264    vga_cont/vcount[0]
    SLICE_X1Y143         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  vga_cont/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    vga_cont/plusOp__0[8]
    SLICE_X1Y143         FDRE                                         r  vga_cont/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X1Y143                                                      r  vga_cont/vcounter_reg[8]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.459    vga_cont/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_cont/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.354%)  route 0.176ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  vga_cont/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.176    -0.227    vga_cont/vcount[1]
    SLICE_X2Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.182 r  vga_cont/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_cont/plusOp__0[5]
    SLICE_X2Y143         FDRE                                         r  vga_cont/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X2Y143                                                      r  vga_cont/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.430    vga_cont/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_cont/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.426%)  route 0.169ns (47.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_cont/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.169    -0.256    vga_cont/hcount[0]
    SLICE_X0Y143         LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  vga_cont/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    vga_cont/plusOp[5]
    SLICE_X0Y143         FDRE                                         r  vga_cont/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga_cont/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_cont/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_cont/hcounter_reg[6]/Q
                         net (fo=8, routed)           0.173    -0.252    vga_cont/hcount[6]
    SLICE_X0Y143         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  vga_cont/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_cont/plusOp[6]
    SLICE_X0Y143         FDRE                                         r  vga_cont/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[6]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.092    -0.474    vga_cont/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_cont/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.230ns (61.392%)  route 0.145ns (38.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  vga_cont/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.145    -0.294    vga_cont/hcount[2]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.102    -0.192 r  vga_cont/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    vga_cont/plusOp[4]
    SLICE_X0Y143         FDRE                                         r  vga_cont/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X0Y143                                                      r  vga_cont/hcounter_reg[4]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.107    -0.459    vga_cont/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_cont/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.213ns (54.002%)  route 0.181ns (45.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  vga_cont/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.181    -0.221    vga_cont/vcount[1]
    SLICE_X1Y144         LUT5 (Prop_lut5_I2_O)        0.049    -0.172 r  vga_cont/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    vga_cont/plusOp__0[7]
    SLICE_X1Y144         FDRE                                         r  vga_cont/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X1Y144                                                      r  vga_cont/vcounter_reg[7]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.107    -0.443    vga_cont/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_cont/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_cont/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_0 rise@0.000ns - clk_25out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.598    -0.566    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  vga_cont/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.198    -0.204    vga_cont/vcount[1]
    SLICE_X2Y144         LUT3 (Prop_lut3_I1_O)        0.043    -0.161 r  vga_cont/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    vga_cont/plusOp__0[2]
    SLICE_X2Y144         FDRE                                         r  vga_cont/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_wiz/U0/clk_100in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/U0/clk_100in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    clk_wiz/U0/clk_25out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/U0/clkout1_buf/O
                         net (fo=36, routed)          0.871    -0.802    vga_cont/CLK
    SLICE_X2Y144                                                      r  vga_cont/vcounter_reg[2]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.131    -0.435    vga_cont/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25out_clk_wiz_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clk_wiz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                               
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y16   clk_wiz/U0/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X0Y142     vga_cont/HS_reg/C                 
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X1Y142     vga_cont/VS_reg/C                 
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X0Y143     vga_cont/hcounter_reg[0]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X1Y141     vga_cont/hcounter_reg[10]/C       
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X0Y143     vga_cont/hcounter_reg[1]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X0Y143     vga_cont/hcounter_reg[2]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X0Y143     vga_cont/hcounter_reg[3]/C        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X0Y143     vga_cont/hcounter_reg[4]/C        
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y142     vga_cont/HS_reg/C                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y142     vga_cont/HS_reg/C                 
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y142     vga_cont/VS_reg/C                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y142     vga_cont/VS_reg/C                 
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y141     vga_cont/hcounter_reg[10]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y141     vga_cont/hcounter_reg[10]/C       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y141     vga_cont/hcounter_reg[7]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y141     vga_cont/hcounter_reg[7]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y141     vga_cont/hcounter_reg[8]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y141     vga_cont/hcounter_reg[8]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X88Y104    vga_disp/blue_reg[0]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y96     vga_disp/blue_reg[1]/C            
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y96     vga_disp/blue_reg[1]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y96     vga_disp/blue_reg[2]/C            
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y96     vga_disp/blue_reg[2]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y96     vga_disp/blue_reg[3]/C            
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y96     vga_disp/blue_reg[3]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X88Y104    vga_disp/green_reg[0]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X88Y104    vga_disp/green_reg[1]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X88Y104    vga_disp/green_reg[2]/C           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clk_wiz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y17   clk_wiz/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y2  clk_wiz/U0/mmcm_adv_inst/CLKFBOUT  



