# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pipeline_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:09 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 21:40:10 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:10 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 21:40:10 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:10 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 21:40:10 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:10 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 21:40:11 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:11 on Dec 05,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 21:40:12 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/fiftyfivenm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/fiftyfivenm_ver".
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work fiftyfivenm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:12 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v 
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFE
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH
# -- Compiling module fiftyfivenm_dffe
# -- Compiling module fiftyfivenm_mux21
# -- Compiling module fiftyfivenm_mux41
# -- Compiling module fiftyfivenm_and1
# -- Compiling module fiftyfivenm_and16
# -- Compiling module fiftyfivenm_bmux21
# -- Compiling module fiftyfivenm_b17mux21
# -- Compiling module fiftyfivenm_nmux21
# -- Compiling module fiftyfivenm_b5mux21
# -- Compiling module fiftyfivenm_latch
# -- Compiling module fiftyfivenm_routing_wire
# -- Compiling module fiftyfivenm_lcell_comb
# -- Compiling module fiftyfivenm_ff
# -- Compiling module fiftyfivenm_ram_pulse_generator
# -- Compiling module fiftyfivenm_ram_register
# -- Compiling module fiftyfivenm_ram_block
# -- Compiling module fiftyfivenm_mac_data_reg
# -- Compiling module fiftyfivenm_mac_sign_reg
# -- Compiling module fiftyfivenm_mac_mult_internal
# -- Compiling module fiftyfivenm_mac_mult
# -- Compiling module fiftyfivenm_mac_out
# -- Compiling module fiftyfivenm_pseudo_diff_out
# -- Compiling module fiftyfivenm_io_pad
# -- Compiling module fiftyfivenm_m_cntr
# -- Compiling module fiftyfivenm_n_cntr
# -- Compiling module fiftyfivenm_scale_cntr
# -- Compiling module fiftyfivenm_pll_reg
# -- Compiling module fiftyfivenm_pll
# -- Compiling module fiftyfivenm_ena_reg
# -- Compiling module fiftyfivenm_clkctrl
# -- Compiling module fiftyfivenm_io_latch
# -- Compiling module fiftyfivenm_phy_clkbuf
# -- Compiling module fiftyfivenm_io_clock_divider
# -- Compiling module fiftyfivenm_io_ibuf
# -- Compiling module fiftyfivenm_io_obuf
# -- Compiling module fiftyfivenm_ddio_out
# -- Compiling module fiftyfivenm_ddio_oe
# -- Compiling module fiftyfivenm_ddio_in
# -- Compiling module fiftyfivenm_unvm
# -- Compiling module fiftyfivenm_asmiblock
# -- Compiling module fiftyfivenm_chipidblock
# -- Compiling module fiftyfivenm_oscillator
# -- Compiling module fiftyfivenm_controller
# -- Compiling module fiftyfivenm_crcblock
# -- Compiling module fiftyfivenm_rublock
# -- Compiling module fiftyfivenm_jtag
# -- Compiling module fiftyfivenm_adcblock
# -- Compiling module fiftyfivenm_phase_detector
# 
# Top level modules:
# 	fiftyfivenm_dffe
# 	fiftyfivenm_mux21
# 	fiftyfivenm_and1
# 	fiftyfivenm_and16
# 	fiftyfivenm_bmux21
# 	fiftyfivenm_b17mux21
# 	fiftyfivenm_nmux21
# 	fiftyfivenm_b5mux21
# 	fiftyfivenm_latch
# 	fiftyfivenm_routing_wire
# 	fiftyfivenm_lcell_comb
# 	fiftyfivenm_ff
# 	fiftyfivenm_ram_block
# 	fiftyfivenm_mac_mult
# 	fiftyfivenm_mac_out
# 	fiftyfivenm_pseudo_diff_out
# 	fiftyfivenm_io_pad
# 	fiftyfivenm_pll_reg
# 	fiftyfivenm_pll
# 	fiftyfivenm_clkctrl
# 	fiftyfivenm_io_latch
# 	fiftyfivenm_phy_clkbuf
# 	fiftyfivenm_io_clock_divider
# 	fiftyfivenm_io_ibuf
# 	fiftyfivenm_io_obuf
# 	fiftyfivenm_ddio_out
# 	fiftyfivenm_ddio_oe
# 	fiftyfivenm_ddio_in
# 	fiftyfivenm_unvm
# 	fiftyfivenm_asmiblock
# 	fiftyfivenm_chipidblock
# 	fiftyfivenm_oscillator
# 	fiftyfivenm_controller
# 	fiftyfivenm_crcblock
# 	fiftyfivenm_rublock
# 	fiftyfivenm_jtag
# 	fiftyfivenm_adcblock
# 	fiftyfivenm_phase_detector
# End time: 21:40:12 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fiftyfivenm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:12 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 21:40:14 on Dec 05,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
do {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/simulation/modelsim/wave.do}
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testbench/clk
# add wave -noupdate /testbench/rst
# add wave -noupdate /testbench/uut/fetch/pc/hold
# add wave -noupdate -radix decimal /testbench/PC
# add wave -noupdate -radix decimal /testbench/uut/fetch/PCPlus1
# add wave -noupdate -radix decimal /testbench/uut/fetch/pc/PCin
# add wave -noupdate -divider -height 25 FETCH
# add wave -noupdate -radix hexadecimal /testbench/uut/fetch/instruction
# add wave -noupdate -radix decimal /testbench/uut/fetch/nextPC
# add wave -noupdate -divider -height 25 DECODE
# add wave -noupdate -radix unsigned /testbench/uut/dcd/RF/writeRegister
# add wave -noupdate -radix unsigned /testbench/uut/PCPlus1_ID
# add wave -noupdate -radix unsigned /testbench/uut/DestReg
# add wave -noupdate -radix unsigned /testbench/uut/rs
# add wave -noupdate -radix unsigned /testbench/uut/rt
# add wave -noupdate -radix decimal /testbench/uut/readData1
# add wave -noupdate -radix decimal /testbench/uut/readData2
# add wave -noupdate -divider registers
# add wave -noupdate -radix decimal /testbench/uut/dcd/RF/writeData
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[0]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[1]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[2]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[3]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[4]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[5]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[6]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[7]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[8]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[9]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[10]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[11]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[12]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[13]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[14]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[15]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[16]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[17]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[18]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[19]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[20]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[21]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[22]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[23]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[24]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[25]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[26]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[27]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[28]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[29]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[30]}
# add wave -noupdate -radix decimal {/testbench/uut/dcd/RF/registers[31]}
# add wave -noupdate -divider cu
# add wave -noupdate /testbench/uut/dcd/CU/ALUOp
# add wave -noupdate /testbench/uut/dcd/CU/ALUSrc
# add wave -noupdate /testbench/uut/dcd/CU/bne
# add wave -noupdate /testbench/uut/dcd/CU/Branch
# add wave -noupdate /testbench/uut/dcd/CU/funct
# add wave -noupdate /testbench/uut/dcd/CU/jal
# add wave -noupdate /testbench/uut/dcd/CU/jr
# add wave -noupdate /testbench/uut/dcd/CU/jump
# add wave -noupdate /testbench/uut/dcd/CU/MemReadEn
# add wave -noupdate /testbench/uut/dcd/CU/MemtoReg
# add wave -noupdate /testbench/uut/dcd/CU/MemWriteEn
# add wave -noupdate /testbench/uut/dcd/CU/opCode
# add wave -noupdate /testbench/uut/dcd/CU/RegDst
# add wave -noupdate /testbench/uut/dcd/CU/RegWriteEn
# add wave -noupdate -divider -height 25 EXECUTE
# add wave -noupdate -radix unsigned /testbench/uut/PCPlus1_EX
# add wave -noupdate -radix decimal /testbench/uut/fw/rs_ex
# add wave -noupdate -radix decimal /testbench/uut/fw/rt_ex
# add wave -noupdate -radix decimal /testbench/uut/fw/dest_mem
# add wave -noupdate -radix decimal /testbench/uut/fw/dest_wb
# add wave -noupdate -radix decimal /testbench/uut/fw/rst
# add wave -noupdate -radix decimal /testbench/uut/fw/regwrite_mem
# add wave -noupdate /testbench/uut/fw/regwrite_wb
# add wave -noupdate /testbench/uut/fw/ForwardA
# add wave -noupdate /testbench/uut/fw/ForwardB
# add wave -noupdate -radix decimal /testbench/uut/exec/alu/operand1
# add wave -noupdate -radix decimal /testbench/uut/exec/alu/operand2
# add wave -noupdate -radix decimal /testbench/uut/exec/alu/opSel
# add wave -noupdate -radix decimal /testbench/uut/exec/alu/result
# add wave -noupdate -divider HDU
# add wave -noupdate /testbench/uut/HDU/forwardA_Branch
# add wave -noupdate /testbench/uut/HDU/forwardB_Branch
# add wave -noupdate /testbench/uut/HDU/hold
# add wave -noupdate /testbench/uut/HDU/branch_has_hazard
# add wave -noupdate /testbench/uut/HDU/ld_has_hazard
# add wave -noupdate /testbench/uut/HDU/branch_hold
# add wave -noupdate -divider {flushes uwu}
# add wave -noupdate -radix hexadecimal /testbench/uut/idex/D
# add wave -noupdate /testbench/uut/idex/flush
# add wave -noupdate -radix hexadecimal /testbench/uut/idex/Q
# add wave -noupdate -radix hexadecimal -childformat {{{/testbench/uut/ifid/D[51]} -radix hexadecimal} {{/testbench/uut/ifid/D[50]} -radix hexadecimal} {{/testbench/uut/ifid/D[49]} -radix hexadecimal} {{/testbench/uut/ifid/D[48]} -radix hexadecimal} {{/testbench/uut/ifid/D[47]} -radix hexadecimal} {{/testbench/uut/ifid/D[46]} -radix hexadecimal} {{/testbench/uut/ifid/D[45]} -radix hexadecimal} {{/testbench/uut/ifid/D[44]} -radix hexadecimal} {{/testbench/uut/ifid/D[43]} -radix hexadecimal} {{/testbench/uut/ifid/D[42]} -radix hexadecimal} {{/testbench/uut/ifid/D[41]} -radix hexadecimal} {{/testbench/uut/ifid/D[40]} -radix hexadecimal} {{/testbench/uut/ifid/D[39]} -radix hexadecimal} {{/testbench/uut/ifid/D[38]} -radix hexadecimal} {{/testbench/uut/ifid/D[37]} -radix hexadecimal} {{/testbench/uut/ifid/D[36]} -radix hexadecimal} {{/testbench/uut/ifid/D[35]} -radix hexadecimal} {{/testbench/uut/ifid/D[34]} -radix hexadecimal} {{/testbench/uut/ifid/D[33]} -radix hexadecimal} {{/testbench/uut/ifid/D[32]} -radix hexadecimal} {{/testbench/uut/ifid/D[31]} -radix hexadecimal} {{/testbench/uut/ifid/D[30]} -radix hexadecimal} {{/testbench/uut/ifid/D[29]} -radix hexadecimal} {{/testbench/uut/ifid/D[28]} -radix hexadecimal} {{/testbench/uut/ifid/D[27]} -radix hexadecimal} {{/testbench/uut/ifid/D[26]} -radix hexadecimal} {{/testbench/uut/ifid/D[25]} -radix hexadecimal} {{/testbench/uut/ifid/D[24]} -radix hexadecimal} {{/testbench/uut/ifid/D[23]} -radix hexadecimal} {{/testbench/uut/ifid/D[22]} -radix hexadecimal} {{/testbench/uut/ifid/D[21]} -radix hexadecimal} {{/testbench/uut/ifid/D[20]} -radix hexadecimal} {{/testbench/uut/ifid/D[19]} -radix hexadecimal} {{/testbench/uut/ifid/D[18]} -radix hexadecimal} {{/testbench/uut/ifid/D[17]} -radix hexadecimal} {{/testbench/uut/ifid/D[16]} -radix hexadecimal} {{/testbench/uut/ifid/D[15]} -radix hexadecimal} {{/testbench/uut/ifid/D[14]} -radix hexadecimal} {{/testbench/uut/ifid/D[13]} -radix hexadecimal} {{/testbench/uut/ifid/D[12]} -radix hexadecimal} {{/testbench/uut/ifid/D[11]} -radix hexadecimal} {{/testbench/uut/ifid/D[10]} -radix hexadecimal} {{/testbench/uut/ifid/D[9]} -radix hexadecimal} {{/testbench/uut/ifid/D[8]} -radix hexadecimal} {{/testbench/uut/ifid/D[7]} -radix hexadecimal} {{/testbench/uut/ifid/D[6]} -radix hexadecimal} {{/testbench/uut/ifid/D[5]} -radix hexadecimal} {{/testbench/uut/ifid/D[4]} -radix hexadecimal} {{/testbench/uut/ifid/D[3]} -radix hexadecimal} {{/testbench/uut/ifid/D[2]} -radix hexadecimal} {{/testbench/uut/ifid/D[1]} -radix hexadecimal} {{/testbench/uut/ifid/D[0]} -radix hexadecimal}} -subitemconfig {{/testbench/uut/ifid/D[51]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[50]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[49]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[48]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[47]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[46]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[45]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[44]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[43]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[42]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[41]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[40]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[39]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[38]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[37]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[36]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[35]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[34]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[33]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[32]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[31]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[30]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[29]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[28]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[27]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[26]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[25]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[24]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[23]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[22]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[21]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[20]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[19]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[18]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[17]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[16]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[15]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[14]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[13]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[12]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[11]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[10]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[9]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[8]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[7]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[6]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[5]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[4]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[3]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[2]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[1]} {-height 15 -radix hexadecimal} {/testbench/uut/ifid/D[0]} {-height 15 -radix hexadecimal}} /testbench/uut/ifid/D
# add wave -noupdate /testbench/uut/ifid/flush
# add wave -noupdate /testbench/uut/ifid/hold
# add wave -noupdate -radix hexadecimal /testbench/uut/ifid/Q
# add wave -noupdate -divider comparator
# add wave -noupdate -radix unsigned /testbench/uut/dcd/cmp/bne
# add wave -noupdate -radix unsigned /testbench/uut/dcd/cmp/branch
# add wave -noupdate -radix unsigned /testbench/uut/dcd/cmp/branchValid
# add wave -noupdate -radix unsigned /testbench/uut/dcd/cmp/In1
# add wave -noupdate -radix unsigned /testbench/uut/dcd/cmp/In2
# add wave -noupdate -divider {forward A mux}
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdAmux/in1
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdAmux/in2
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdAmux/in3
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdAmux/in4
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdAmux/out
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdAmux/s
# add wave -noupdate -divider {forward B mux}
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdBmux/in1
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdBmux/in2
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdBmux/in3
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdBmux/in4
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdBmux/out
# add wave -noupdate -radix decimal /testbench/uut/dcd/FrdBmux/s
# add wave -noupdate -divider Dmem
# add wave -noupdate -radix decimal /testbench/uut/DM/address
# add wave -noupdate -radix decimal /testbench/uut/DM/data
# add wave -noupdate -radix decimal /testbench/uut/DM/q
# add wave -noupdate -radix decimal /testbench/uut/DM/rden
# add wave -noupdate -radix decimal /testbench/uut/DM/wren
# add wave -noupdate -divider forwarding
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrda/s
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrda/in1
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrda/in2
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrda/in3
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrda/out
# add wave -noupdate -radix binary /testbench/uut/exec/frwrdb/s
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrdb/in1
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrdb/in2
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrdb/in3
# add wave -noupdate -radix decimal /testbench/uut/exec/frwrdb/out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {183348 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 244
# configure wave -valuecolwidth 173
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {157983 ps} {392794 ps}
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v 
# -- Compiling module dataMemory
# 
# Top level modules:
# 	dataMemory
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v 
# -- Compiling module IFID
# -- Compiling module IDEX
# -- Compiling module EXMEM
# -- Compiling module MEMWB
# 
# Top level modules:
# 	IFID
# 	IDEX
# 	EXMEM
# 	MEMWB
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v 
# -- Compiling module pipeline
# 
# Top level modules:
# 	pipeline
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v 
# -- Compiling module mux2x1
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux2x1
# 	mux4x1
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v 
# -- Compiling module instructionMemory
# 
# Top level modules:
# 	instructionMemory
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/amr/Desktop/Quartus/Minimum\ electric\ design/Development\ Phase/Piping {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:20 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping" C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:40:20 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:40:20 on Dec 05,2024
# Loading work.testbench
# Loading work.pipeline
# Loading work.fetch
# Loading work.mux2x1
# Loading work.programCounter
# Loading work.adder
# Loading work.instructionMemory
# Loading altera_mf_ver.altsyncram
# Loading work.IFID
# Loading work.decode
# Loading work.controlUnit
# Loading work.registerFile
# Loading work.SignExtender
# Loading work.mux4x1
# Loading work.comparator
# Loading work.hazard_detection
# Loading work.IDEX
# Loading work.execute
# Loading work.ALU
# Loading work.forwarding_unit
# Loading work.EXMEM
# Loading work.dataMemory
# Loading work.MEMWB
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v(12)
#    Time: 1004 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v line 12
do {C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/simulation/modelsim/wave.do}
restart
run -all
# ** Note: $stop    : C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v(12)
#    Time: 1004 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v line 12
# End time: 21:41:07 on Dec 05,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
