// Seed: 3019029599
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri0 id_6
);
  logic id_8;
  assign module_1.id_17 = 0;
  wire id_9;
  localparam id_10 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd19
) (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3
    , id_19,
    output tri1 id_4
    , id_20,
    input tri0 _id_5
    , id_21,
    output uwire id_6,
    output logic id_7,
    input uwire id_8,
    output wire id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13
    , id_22,
    input wor id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17
);
  always_ff id_7 = #1 id_3;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_14,
      id_4,
      id_2,
      id_8,
      id_6
  );
  wire id_23;
  wire [id_5 : -1] id_24;
  wire id_25;
endmodule
