// Seed: 2955454456
module module_0;
  always id_1 = 1;
  uwire id_2;
  assign id_1 = ~id_2;
  assign module_1.id_3 = 0;
  wire id_3;
  logic [7:0][-1] id_4;
  tri id_5;
  assign id_1 = id_5 & id_1;
endmodule
macromodule module_1;
  assign id_1 = id_1;
  bit id_2, id_3, id_4;
  bit id_5 = id_3, id_6 = -1, id_7;
  initial
    if ("") id_3 = id_4;
    else begin : LABEL_0
      id_1 <= id_2;
    end
  generate
    always id_6 <= 1;
  endgenerate
  module_0 modCall_1 ();
  always_ff id_1 <= id_6 == 1;
  id_8(
      1
  );
endmodule
