{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 09:58:32 2021 " "Info: Processing started: Thu Nov 04 09:58:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix8xRotate_class.v(14) " "Warning (10268): Verilog HDL information at matrix8xRotate_class.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "matrix8xRotate_class.v 1 1 " "Warning: Using design file matrix8xRotate_class.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 matrix8xRotate_class " "Info: Found entity 1: matrix8xRotate_class" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix8xRotate_class " "Info: Elaborating entity \"matrix8xRotate_class\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 matrix8xRotate_class.v(20) " "Warning (10230): Verilog HDL assignment warning at matrix8xRotate_class.v(20): truncated value with size 32 to match size of target (26)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix8xRotate_class.v(54) " "Warning (10230): Verilog HDL assignment warning at matrix8xRotate_class.v(54): truncated value with size 32 to match size of target (4)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(66) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(66): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(67) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(67): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(68) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(68): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(69) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(69): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(70) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(70): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(71) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(71): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(72) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(72): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i matrix8xRotate_class.v(73) " "Warning (10235): Verilog HDL Always Construct warning at matrix8xRotate_class.v(73): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[15\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[14\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[13\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[12\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[11\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[10\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[9\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[8\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[7\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[6\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[5\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[4\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[3\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[2\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[1\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[0\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[0\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[1\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[1\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[2\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[2\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[3\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[3\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[4\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[4\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[5\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[5\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[6\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[6\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\]\[7\] matrix8xRotate_class.v(55) " "Info (10041): Inferred latch for \"q\[0\]\[7\]\" at matrix8xRotate_class.v(55)" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.map.smsg " "Info: Generated suppressed messages file C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 09:58:34 2021 " "Info: Processing ended: Thu Nov 04 09:58:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 09:58:36 2021 " "Info: Processing started: Thu Nov 04 09:58:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "matrix8xRotate_class EPM570T144C5 " "Info: Selected device EPM570T144C5 for design \"matrix8xRotate_class\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "Warning: No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[0\] " "Info: Pin segout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[0] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[1\] " "Info: Pin segout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[1] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[2\] " "Info: Pin segout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[2] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[3\] " "Info: Pin segout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[3] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[4\] " "Info: Pin segout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[4] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[5\] " "Info: Pin segout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[5] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[6\] " "Info: Pin segout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[6] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[7\] " "Info: Pin segout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { segout[7] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scanout\[0\] " "Info: Pin scanout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { scanout[0] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scanout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scanout\[1\] " "Info: Pin scanout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { scanout[1] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scanout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scanout\[2\] " "Info: Pin scanout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { scanout[2] } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { scanout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { reset } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk1 Global clock " "Info: Automatically promoted some destinations of signal \"clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN 20 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[3\] " "Info: Destination \"i\[3\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[2\] " "Info: Destination \"i\[2\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[1\] " "Info: Destination \"i\[1\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i\[0\] " "Info: Destination \"i\[0\]\" may be non-global or may not use global clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk1 " "Info: Destination \"clk1\" may be non-global or may not use global clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 0 11 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 54 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 60 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.035 ns register pin " "Info: Estimated most critical path is register to pin delay of 10.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[2\] 1 REG LAB_X8_Y5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y5; Fanout = 10; REG Node = 'i\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[2] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.857 ns) + CELL(0.200 ns) 3.057 ns Mux65~55 2 COMB LAB_X3_Y6 1 " "Info: 2: + IC(2.857 ns) + CELL(0.200 ns) = 3.057 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'Mux65~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { i[2] Mux65~55 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 4.240 ns Mux65~56 3 COMB LAB_X3_Y6 1 " "Info: 3: + IC(0.983 ns) + CELL(0.200 ns) = 4.240 ns; Loc. = LAB_X3_Y6; Fanout = 1; COMB Node = 'Mux65~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Mux65~55 Mux65~56 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.473 ns) + CELL(2.322 ns) 10.035 ns segout\[6\] 4 PIN PIN_93 0 " "Info: 4: + IC(3.473 ns) + CELL(2.322 ns) = 10.035 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'segout\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { Mux65~56 segout[6] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 27.13 % ) " "Info: Total cell delay = 2.722 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.313 ns ( 72.87 % ) " "Info: Total interconnect delay = 7.313 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.035 ns" { i[2] Mux65~55 Mux65~56 segout[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 09:58:37 2021 " "Info: Processing ended: Thu Nov 04 09:58:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 09:58:39 2021 " "Info: Processing started: Thu Nov 04 09:58:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 09:58:40 2021 " "Info: Processing ended: Thu Nov 04 09:58:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 09:58:41 2021 " "Info: Processing started: Thu Nov 04 09:58:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off matrix8xRotate_class -c matrix8xRotate_class" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt_scan\[8\] register cnt_scan\[12\] 98.46 MHz 10.156 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.46 MHz between source register \"cnt_scan\[8\]\" and destination register \"cnt_scan\[12\]\" (period= 10.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.447 ns + Longest register register " "Info: + Longest register to register delay is 9.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_scan\[8\] 1 REG LC_X5_Y6_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y6_N9; Fanout = 4; REG Node = 'cnt_scan\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_scan[8] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.914 ns) 2.837 ns Equal0~286 2 COMB LC_X9_Y6_N9 1 " "Info: 2: + IC(1.923 ns) + CELL(0.914 ns) = 2.837 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'Equal0~286'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { cnt_scan[8] Equal0~286 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.943 ns) + CELL(0.200 ns) 5.980 ns Equal0~288 3 COMB LC_X5_Y5_N0 14 " "Info: 3: + IC(2.943 ns) + CELL(0.200 ns) = 5.980 ns; Loc. = LC_X5_Y5_N0; Fanout = 14; COMB Node = 'Equal0~288'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { Equal0~286 Equal0~288 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.804 ns) 9.447 ns cnt_scan\[12\] 4 REG LC_X9_Y6_N1 3 " "Info: 4: + IC(2.663 ns) + CELL(0.804 ns) = 9.447 ns; Loc. = LC_X9_Y6_N1; Fanout = 3; REG Node = 'cnt_scan\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { Equal0~288 cnt_scan[12] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 20.30 % ) " "Info: Total cell delay = 1.918 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.529 ns ( 79.70 % ) " "Info: Total interconnect delay = 7.529 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.447 ns" { cnt_scan[8] Equal0~286 Equal0~288 cnt_scan[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.447 ns" { cnt_scan[8] {} Equal0~286 {} Equal0~288 {} cnt_scan[12] {} } { 0.000ns 1.923ns 2.943ns 2.663ns } { 0.000ns 0.914ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cnt_scan\[12\] 2 REG LC_X9_Y6_N1 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X9_Y6_N1; Fanout = 3; REG Node = 'cnt_scan\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cnt_scan[12] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cnt_scan\[8\] 2 REG LC_X5_Y6_N9 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X5_Y6_N9; Fanout = 4; REG Node = 'cnt_scan\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cnt_scan[8] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.447 ns" { cnt_scan[8] Equal0~286 Equal0~288 cnt_scan[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.447 ns" { cnt_scan[8] {} Equal0~286 {} Equal0~288 {} cnt_scan[12] {} } { 0.000ns 1.923ns 2.943ns 2.663ns } { 0.000ns 0.914ns 0.200ns 0.804ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "clk1 reset clk 1.827 ns register " "Info: tsu for register \"clk1\" (data pin = \"reset\", clock pin = \"clk\") is 1.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.175 ns + Longest pin register " "Info: + Longest pin to register delay is 5.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_20 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 31; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.951 ns) + CELL(1.061 ns) 5.175 ns clk1 2 REG LC_X6_Y6_N4 5 " "Info: 2: + IC(2.951 ns) + CELL(1.061 ns) = 5.175 ns; Loc. = LC_X6_Y6_N4; Fanout = 5; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { reset clk1 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 42.98 % ) " "Info: Total cell delay = 2.224 ns ( 42.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.951 ns ( 57.02 % ) " "Info: Total interconnect delay = 2.951 ns ( 57.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 2.951ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns clk1 2 REG LC_X6_Y6_N4 5 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N4; Fanout = 5; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk clk1 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { reset clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { reset {} reset~combout {} clk1 {} } { 0.000ns 0.000ns 2.951ns } { 0.000ns 1.163ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[6\] i\[2\] 20.147 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[6\]\" through register \"i\[2\]\" is 20.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X6_Y6_N4 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X6_Y6_N4; Fanout = 5; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.335 ns) + CELL(0.918 ns) 9.310 ns i\[2\] 3 REG LC_X8_Y5_N2 10 " "Info: 3: + IC(4.335 ns) + CELL(0.918 ns) = 9.310 ns; Loc. = LC_X8_Y5_N2; Fanout = 10; REG Node = 'i\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.253 ns" { clk1 i[2] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.25 % ) " "Info: Total cell delay = 3.375 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.935 ns ( 63.75 % ) " "Info: Total interconnect delay = 5.935 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { clk clk1 i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { clk {} clk~combout {} clk1 {} i[2] {} } { 0.000ns 0.000ns 1.600ns 4.335ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.461 ns + Longest register pin " "Info: + Longest register to pin delay is 10.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[2\] 1 REG LC_X8_Y5_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N2; Fanout = 10; REG Node = 'i\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[2] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(0.511 ns) 3.182 ns Mux65~55 2 COMB LC_X3_Y6_N7 1 " "Info: 2: + IC(2.671 ns) + CELL(0.511 ns) = 3.182 ns; Loc. = LC_X3_Y6_N7; Fanout = 1; COMB Node = 'Mux65~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { i[2] Mux65~55 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.740 ns) 4.635 ns Mux65~56 3 COMB LC_X3_Y6_N0 1 " "Info: 3: + IC(0.713 ns) + CELL(0.740 ns) = 4.635 ns; Loc. = LC_X3_Y6_N0; Fanout = 1; COMB Node = 'Mux65~56'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { Mux65~55 Mux65~56 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.504 ns) + CELL(2.322 ns) 10.461 ns segout\[6\] 4 PIN PIN_93 0 " "Info: 4: + IC(3.504 ns) + CELL(2.322 ns) = 10.461 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'segout\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.826 ns" { Mux65~56 segout[6] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.573 ns ( 34.16 % ) " "Info: Total cell delay = 3.573 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.888 ns ( 65.84 % ) " "Info: Total interconnect delay = 6.888 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.461 ns" { i[2] Mux65~55 Mux65~56 segout[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.461 ns" { i[2] {} Mux65~55 {} Mux65~56 {} segout[6] {} } { 0.000ns 2.671ns 0.713ns 3.504ns } { 0.000ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { clk clk1 i[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { clk {} clk~combout {} clk1 {} i[2] {} } { 0.000ns 0.000ns 1.600ns 4.335ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.461 ns" { i[2] Mux65~55 Mux65~56 segout[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.461 ns" { i[2] {} Mux65~55 {} Mux65~56 {} segout[6] {} } { 0.000ns 2.671ns 0.713ns 3.504ns } { 0.000ns 0.511ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "i\[3\] reset clk 4.775 ns register " "Info: th for register \"i\[3\]\" (data pin = \"reset\", clock pin = \"clk\") is 4.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.310 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X6_Y6_N4 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X6_Y6_N4; Fanout = 5; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.335 ns) + CELL(0.918 ns) 9.310 ns i\[3\] 3 REG LC_X8_Y5_N6 4 " "Info: 3: + IC(4.335 ns) + CELL(0.918 ns) = 9.310 ns; Loc. = LC_X8_Y5_N6; Fanout = 4; REG Node = 'i\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.253 ns" { clk1 i[3] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.25 % ) " "Info: Total cell delay = 3.375 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.935 ns ( 63.75 % ) " "Info: Total interconnect delay = 5.935 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { clk clk1 i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { clk {} clk~combout {} clk1 {} i[3] {} } { 0.000ns 0.000ns 1.600ns 4.335ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.756 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_20 31 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 31; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.350 ns) + CELL(1.243 ns) 4.756 ns i\[3\] 2 REG LC_X8_Y5_N6 4 " "Info: 2: + IC(2.350 ns) + CELL(1.243 ns) = 4.756 ns; Loc. = LC_X8_Y5_N6; Fanout = 4; REG Node = 'i\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { reset i[3] } "NODE_NAME" } } { "matrix8xRotate_class.v" "" { Text "C:/Verilog_Class/matrix8xRotate_class/matrix8xRotate_class.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 50.59 % ) " "Info: Total cell delay = 2.406 ns ( 50.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.350 ns ( 49.41 % ) " "Info: Total interconnect delay = 2.350 ns ( 49.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.756 ns" { reset i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.756 ns" { reset {} reset~combout {} i[3] {} } { 0.000ns 0.000ns 2.350ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.310 ns" { clk clk1 i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.310 ns" { clk {} clk~combout {} clk1 {} i[3] {} } { 0.000ns 0.000ns 1.600ns 4.335ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.756 ns" { reset i[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.756 ns" { reset {} reset~combout {} i[3] {} } { 0.000ns 0.000ns 2.350ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 09:58:42 2021 " "Info: Processing ended: Thu Nov 04 09:58:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
