<profile>

<section name = "Vivado HLS Report for 'write_data'" level="0">
<item name = "Date">Wed Feb  1 16:42:50 2023
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">opcionA</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.14, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 6, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WR_Loop_To_Int">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 25</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 85, 21</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 63</column>
<column name="Register">-, -, 43, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="opcionA_mux_42_32_1_U7">opcionA_mux_42_32_1, 0, 0, 85, 21</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_139_p2">+, 0, 0, 12, 3, 1</column>
<column name="ap_block_pp0_stage0_flag00011001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_169">and, 0, 0, 2, 1, 1</column>
<column name="last_assign_fu_145_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="tmp_fu_133_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_sig_ioackin_output_AX_ALG_TREADY">9, 2, 1, 2</column>
<column name="i_reg_122">9, 2, 3, 6</column>
<column name="output_AX_ALG_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_AX_ALG_TREADY">1, 0, 1, 0</column>
<column name="i_reg_122">3, 0, 3, 0</column>
<column name="last_assign_reg_194">1, 0, 1, 0</column>
<column name="p_Val2_s_reg_199">32, 0, 32, 0</column>
<column name="tmp_reg_185">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="buf_0_V_read">in, 32, ap_none, buf_0_V_read, scalar</column>
<column name="buf_1_V_read">in, 32, ap_none, buf_1_V_read, scalar</column>
<column name="buf_2_V_read">in, 32, ap_none, buf_2_V_read, scalar</column>
<column name="buf_3_V_read">in, 32, ap_none, buf_3_V_read, scalar</column>
<column name="output_AX_ALG_TDATA">out, 32, axis, output_data_V, pointer</column>
<column name="output_AX_ALG_TVALID">out, 1, axis, output_dest_V, pointer</column>
<column name="output_AX_ALG_TREADY">in, 1, axis, output_dest_V, pointer</column>
<column name="output_AX_ALG_TDEST">out, 5, axis, output_dest_V, pointer</column>
<column name="output_AX_ALG_TKEEP">out, 4, axis, output_keep_V, pointer</column>
<column name="output_AX_ALG_TSTRB">out, 4, axis, output_strb_V, pointer</column>
<column name="output_AX_ALG_TUSER">out, 4, axis, output_user_V, pointer</column>
<column name="output_AX_ALG_TLAST">out, 1, axis, output_last_V, pointer</column>
<column name="output_AX_ALG_TID">out, 5, axis, output_id_V, pointer</column>
</table>
</item>
</section>
</profile>
