Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 14 23:06:45 2019
| Host         : DESKTOP-BKSDDJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16412 register/latch pins with no clock driven by root clock pin: U2/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127048 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.545        0.000                      0                  245        0.219        0.000                      0                  245        3.000        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.841}       39.683          25.200          
  clk_out2_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.545        0.000                      0                  198        0.219        0.000                      0                  198       19.341        0.000                       0                   110  
  clk_out2_clk_wiz_0      194.126        0.000                      0                   47        0.261        0.000                      0                   47       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.545ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Go_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.786ns  (logic 1.996ns (8.391%)  route 21.790ns (91.609%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.234 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)       14.344    13.976    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X77Y183        LUT6 (Prop_lut6_I2_O)        0.124    14.100 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_252/O
                         net (fo=1, routed)           0.000    14.100    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_252_n_0
    SLICE_X77Y183        MUXF7 (Prop_muxf7_I1_O)      0.217    14.317 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    14.317    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_108_n_0
    SLICE_X77Y183        MUXF8 (Prop_muxf8_I1_O)      0.094    14.411 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_36/O
                         net (fo=1, routed)           4.783    19.194    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_36_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.316    19.510 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    19.510    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_14_n_0
    SLICE_X65Y104        MUXF7 (Prop_muxf7_I1_O)      0.245    19.755 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.755    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_5_n_0
    SLICE_X65Y104        MUXF8 (Prop_muxf8_I0_O)      0.104    19.859 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.142    22.002    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0_i_1_n_0
    SLICE_X68Y133        LUT6 (Prop_lut6_I0_O)        0.316    22.318 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[7]_INST_0/O
                         net (fo=1, routed)           0.521    22.839    U5/dpo[7]
    SLICE_X72Y133        LUT5 (Prop_lut5_I4_O)        0.124    22.963 r  U5/Go[3]_i_1/O
                         net (fo=1, routed)           0.000    22.963    U5/Go[3]_i_1_n_0
    SLICE_X72Y133        FDRE                                         r  U5/Go_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.572    38.234    U5/clk_out1
    SLICE_X72Y133        FDRE                                         r  U5/Go_reg[3]/C
                         clock pessimism              0.480    38.714    
                         clock uncertainty           -0.238    38.476    
    SLICE_X72Y133        FDRE (Setup_fdre_C_D)        0.031    38.507    U5/Go_reg[3]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -22.963    
  -------------------------------------------------------------------
                         slack                                 15.545    

Slack (MET) :             15.954ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.375ns  (logic 1.958ns (8.377%)  route 21.417ns (91.623%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.234 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)       17.892    17.524    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X35Y161        LUT6 (Prop_lut6_I2_O)        0.124    17.648 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_476/O
                         net (fo=1, routed)           0.000    17.648    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_476_n_0
    SLICE_X35Y161        MUXF7 (Prop_muxf7_I1_O)      0.217    17.865 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_220/O
                         net (fo=1, routed)           0.000    17.865    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_220_n_0
    SLICE_X35Y161        MUXF8 (Prop_muxf8_I1_O)      0.094    17.959 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_92/O
                         net (fo=1, routed)           1.050    19.009    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_92_n_0
    SLICE_X39Y144        LUT6 (Prop_lut6_I5_O)        0.316    19.325 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    19.325    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_28_n_0
    SLICE_X39Y144        MUXF7 (Prop_muxf7_I1_O)      0.217    19.542 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.542    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_12_n_0
    SLICE_X39Y144        MUXF8 (Prop_muxf8_I1_O)      0.094    19.636 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.358    20.994    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0_i_4_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.316    21.310 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[3]_INST_0/O
                         net (fo=1, routed)           1.117    22.427    U5/dpo[3]
    SLICE_X72Y133        LUT5 (Prop_lut5_I4_O)        0.124    22.551 r  U5/Bo[3]_i_1/O
                         net (fo=1, routed)           0.000    22.551    U5/Bo[3]_i_1_n_0
    SLICE_X72Y133        FDRE                                         r  U5/Bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.572    38.234    U5/clk_out1
    SLICE_X72Y133        FDRE                                         r  U5/Bo_reg[3]/C
                         clock pessimism              0.480    38.714    
                         clock uncertainty           -0.238    38.476    
    SLICE_X72Y133        FDRE (Setup_fdre_C_D)        0.029    38.505    U5/Bo_reg[3]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                         -22.551    
  -------------------------------------------------------------------
                         slack                                 15.954    

Slack (MET) :             16.095ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Go_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.152ns  (logic 2.034ns (8.785%)  route 21.118ns (91.215%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.150 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)       14.137    13.769    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X77Y182        LUT6 (Prop_lut6_I2_O)        0.124    13.893 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_250/O
                         net (fo=1, routed)           0.000    13.893    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_250_n_0
    SLICE_X77Y182        MUXF7 (Prop_muxf7_I1_O)      0.245    14.138 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_107/O
                         net (fo=1, routed)           0.000    14.138    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_107_n_0
    SLICE_X77Y182        MUXF8 (Prop_muxf8_I0_O)      0.104    14.242 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_36/O
                         net (fo=1, routed)           4.412    18.654    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_36_n_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I5_O)        0.316    18.970 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    18.970    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_14_n_0
    SLICE_X67Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    19.215 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.215    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_5_n_0
    SLICE_X67Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    19.319 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.082    21.401    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0_i_1_n_0
    SLICE_X67Y132        LUT6 (Prop_lut6_I0_O)        0.316    21.717 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[6]_INST_0/O
                         net (fo=1, routed)           0.487    22.204    U5/dpo[6]
    SLICE_X71Y132        LUT5 (Prop_lut5_I4_O)        0.124    22.328 r  U5/Go[2]_i_1/O
                         net (fo=1, routed)           0.000    22.328    U5/Go[2]_i_1_n_0
    SLICE_X71Y132        FDRE                                         r  U5/Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.488    38.150    U5/clk_out1
    SLICE_X71Y132        FDRE                                         r  U5/Go_reg[2]/C
                         clock pessimism              0.480    38.630    
                         clock uncertainty           -0.238    38.392    
    SLICE_X71Y132        FDRE (Setup_fdre_C_D)        0.031    38.423    U5/Go_reg[2]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.328    
  -------------------------------------------------------------------
                         slack                                 16.095    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Go_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.142ns  (logic 1.996ns (8.625%)  route 21.146ns (91.375%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.234 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)       17.339    16.972    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X32Y157        LUT6 (Prop_lut6_I2_O)        0.124    17.096 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_380/O
                         net (fo=1, routed)           0.000    17.096    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_380_n_0
    SLICE_X32Y157        MUXF7 (Prop_muxf7_I1_O)      0.217    17.313 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_172/O
                         net (fo=1, routed)           0.000    17.313    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_172_n_0
    SLICE_X32Y157        MUXF8 (Prop_muxf8_I1_O)      0.094    17.407 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_68/O
                         net (fo=1, routed)           1.096    18.502    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_68_n_0
    SLICE_X29Y141        LUT6 (Prop_lut6_I5_O)        0.316    18.818 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    18.818    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_22_n_0
    SLICE_X29Y141        MUXF7 (Prop_muxf7_I1_O)      0.245    19.063 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.063    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_9_n_0
    SLICE_X29Y141        MUXF8 (Prop_muxf8_I0_O)      0.104    19.167 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.553    20.720    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0_i_3_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I3_O)        0.316    21.036 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[4]_INST_0/O
                         net (fo=1, routed)           1.158    22.194    U5/dpo[4]
    SLICE_X72Y133        LUT5 (Prop_lut5_I4_O)        0.124    22.318 r  U5/Go[0]_i_1/O
                         net (fo=1, routed)           0.000    22.318    U5/Go[0]_i_1_n_0
    SLICE_X72Y133        FDRE                                         r  U5/Go_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.572    38.234    U5/clk_out1
    SLICE_X72Y133        FDRE                                         r  U5/Go_reg[0]/C
                         clock pessimism              0.480    38.714    
                         clock uncertainty           -0.238    38.476    
    SLICE_X72Y133        FDRE (Setup_fdre_C_D)        0.031    38.507    U5/Go_reg[0]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -22.318    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.290ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Go_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.956ns  (logic 2.027ns (8.830%)  route 20.929ns (91.170%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.151 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)       16.826    16.459    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X13Y154        LUT6 (Prop_lut6_I2_O)        0.124    16.583 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_350/O
                         net (fo=1, routed)           0.000    16.583    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_350_n_0
    SLICE_X13Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    16.828 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    16.828    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_157_n_0
    SLICE_X13Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    16.932 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_61/O
                         net (fo=1, routed)           1.543    18.475    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_61_n_0
    SLICE_X31Y141        LUT6 (Prop_lut6_I0_O)        0.316    18.791 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    18.791    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_21_n_0
    SLICE_X31Y141        MUXF7 (Prop_muxf7_I0_O)      0.238    19.029 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.029    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_9_n_0
    SLICE_X31Y141        MUXF8 (Prop_muxf8_I0_O)      0.104    19.133 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.527    20.660    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0_i_3_n_0
    SLICE_X55Y133        LUT6 (Prop_lut6_I3_O)        0.316    20.976 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[5]_INST_0/O
                         net (fo=1, routed)           1.032    22.008    U5/dpo[5]
    SLICE_X71Y133        LUT5 (Prop_lut5_I4_O)        0.124    22.132 r  U5/Go[1]_i_1/O
                         net (fo=1, routed)           0.000    22.132    U5/Go[1]_i_1_n_0
    SLICE_X71Y133        FDRE                                         r  U5/Go_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.489    38.151    U5/clk_out1
    SLICE_X71Y133        FDRE                                         r  U5/Go_reg[1]/C
                         clock pessimism              0.480    38.631    
                         clock uncertainty           -0.238    38.393    
    SLICE_X71Y133        FDRE (Setup_fdre_C_D)        0.029    38.422    U5/Go_reg[1]
  -------------------------------------------------------------------
                         required time                         38.422    
                         arrival time                         -22.132    
  -------------------------------------------------------------------
                         slack                                 16.290    

Slack (MET) :             16.507ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Ro_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.735ns  (logic 1.996ns (8.780%)  route 20.739ns (91.220%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.147 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)       14.170    13.802    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X77Y181        LUT6 (Prop_lut6_I2_O)        0.124    13.926 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_252/O
                         net (fo=1, routed)           0.000    13.926    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_252_n_0
    SLICE_X77Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    14.143 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_108/O
                         net (fo=1, routed)           0.000    14.143    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_108_n_0
    SLICE_X77Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    14.237 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_36/O
                         net (fo=1, routed)           4.424    18.661    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_36_n_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.316    18.977 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    18.977    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_14_n_0
    SLICE_X61Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    19.222 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    19.222    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_5_n_0
    SLICE_X61Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    19.326 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.735    21.061    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0_i_1_n_0
    SLICE_X67Y130        LUT6 (Prop_lut6_I0_O)        0.316    21.377 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[8]_INST_0/O
                         net (fo=1, routed)           0.410    21.787    U5/dpo[8]
    SLICE_X71Y130        LUT5 (Prop_lut5_I4_O)        0.124    21.911 r  U5/Ro[0]_i_1/O
                         net (fo=1, routed)           0.000    21.911    U5/Ro[0]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  U5/Ro_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.485    38.147    U5/clk_out1
    SLICE_X71Y130        FDRE                                         r  U5/Ro_reg[0]/C
                         clock pessimism              0.480    38.627    
                         clock uncertainty           -0.238    38.389    
    SLICE_X71Y130        FDRE (Setup_fdre_C_D)        0.029    38.418    U5/Ro_reg[0]
  -------------------------------------------------------------------
                         required time                         38.418    
                         arrival time                         -21.911    
  -------------------------------------------------------------------
                         slack                                 16.507    

Slack (MET) :             20.454ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.874ns  (logic 1.991ns (10.549%)  route 16.883ns (89.451%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.233 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)        8.628     8.260    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_458/O
                         net (fo=1, routed)           0.000     8.384    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_458_n_0
    SLICE_X43Y5          MUXF7 (Prop_muxf7_I1_O)      0.245     8.629 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_211/O
                         net (fo=1, routed)           0.000     8.629    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_211_n_0
    SLICE_X43Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.733 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_88/O
                         net (fo=1, routed)           2.729    11.463    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_88_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.316    11.779 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    11.779    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_27_n_0
    SLICE_X15Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    11.991 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    11.991    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_12_n_0
    SLICE_X15Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.085 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_4/O
                         net (fo=1, routed)           2.316    14.401    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_4_n_0
    SLICE_X64Y61         LUT6 (Prop_lut6_I5_O)        0.316    14.717 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0/O
                         net (fo=1, routed)           3.210    17.927    U5/dpo[1]
    SLICE_X72Y132        LUT5 (Prop_lut5_I4_O)        0.124    18.051 r  U5/Bo[1]_i_1/O
                         net (fo=1, routed)           0.000    18.051    U5/Bo[1]_i_1_n_0
    SLICE_X72Y132        FDRE                                         r  U5/Bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.571    38.233    U5/clk_out1
    SLICE_X72Y132        FDRE                                         r  U5/Bo_reg[1]/C
                         clock pessimism              0.480    38.713    
                         clock uncertainty           -0.238    38.475    
    SLICE_X72Y132        FDRE (Setup_fdre_C_D)        0.029    38.504    U5/Bo_reg[1]
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -18.051    
  -------------------------------------------------------------------
                         slack                                 20.454    

Slack (MET) :             20.599ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Ro_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 2.020ns (10.834%)  route 16.625ns (89.166%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.147 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)        7.878     7.510    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.124     7.634 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_425/O
                         net (fo=1, routed)           0.000     7.634    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_425_n_0
    SLICE_X9Y82          MUXF7 (Prop_muxf7_I0_O)      0.238     7.872 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.872    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_195_n_0
    SLICE_X9Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_80/O
                         net (fo=1, routed)           3.880    11.856    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_80_n_0
    SLICE_X67Y37         LUT6 (Prop_lut6_I5_O)        0.316    12.172 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    12.172    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_25_n_0
    SLICE_X67Y37         MUXF7 (Prop_muxf7_I0_O)      0.238    12.410 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    12.410    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_11_n_0
    SLICE_X67Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    12.514 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.877    14.391    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0_i_4_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.316    14.707 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[10]_INST_0/O
                         net (fo=1, routed)           2.991    17.698    U5/dpo[10]
    SLICE_X71Y130        LUT5 (Prop_lut5_I4_O)        0.124    17.822 r  U5/Ro[2]_i_1/O
                         net (fo=1, routed)           0.000    17.822    U5/Ro[2]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  U5/Ro_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.485    38.147    U5/clk_out1
    SLICE_X71Y130        FDRE                                         r  U5/Ro_reg[2]/C
                         clock pessimism              0.480    38.627    
                         clock uncertainty           -0.238    38.389    
    SLICE_X71Y130        FDRE (Setup_fdre_C_D)        0.031    38.420    U5/Ro_reg[2]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                 20.599    

Slack (MET) :             20.721ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Bo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.524ns  (logic 1.953ns (10.543%)  route 16.571ns (89.457%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.150 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)        8.759     8.391    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X43Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.515 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_460/O
                         net (fo=1, routed)           0.000     8.515    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_460_n_0
    SLICE_X43Y4          MUXF7 (Prop_muxf7_I1_O)      0.217     8.732 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_212/O
                         net (fo=1, routed)           0.000     8.732    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_212_n_0
    SLICE_X43Y4          MUXF8 (Prop_muxf8_I1_O)      0.094     8.826 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_88/O
                         net (fo=1, routed)           2.318    11.145    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_88_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.316    11.461 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    11.461    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_27_n_0
    SLICE_X17Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    11.673 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    11.673    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_12_n_0
    SLICE_X17Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    11.767 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.486    14.252    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_4_n_0
    SLICE_X67Y58         LUT6 (Prop_lut6_I5_O)        0.316    14.568 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0/O
                         net (fo=1, routed)           3.008    17.576    U5/dpo[2]
    SLICE_X71Y132        LUT5 (Prop_lut5_I4_O)        0.124    17.700 r  U5/Bo[2]_i_1/O
                         net (fo=1, routed)           0.000    17.700    U5/Bo[2]_i_1_n_0
    SLICE_X71Y132        FDRE                                         r  U5/Bo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.488    38.150    U5/clk_out1
    SLICE_X71Y132        FDRE                                         r  U5/Bo_reg[2]/C
                         clock pessimism              0.480    38.630    
                         clock uncertainty           -0.238    38.392    
    SLICE_X71Y132        FDRE (Setup_fdre_C_D)        0.029    38.421    U5/Bo_reg[2]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                 20.721    

Slack (MET) :             20.974ns  (required time - arrival time)
  Source:                 U4/dpra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/Ro_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.270ns  (logic 1.984ns (10.859%)  route 16.286ns (89.141%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.147 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.716    -0.824    U4/clk_out1
    SLICE_X72Y52         FDCE                                         r  U4/dpra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.368 r  U4/dpra_reg[7]/Q
                         net (fo=3072, routed)        7.484     7.116    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpra[7]
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.124     7.240 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_419/O
                         net (fo=1, routed)           0.000     7.240    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_419_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     7.452 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_192/O
                         net (fo=1, routed)           0.000     7.452    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_192_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     7.546 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_78/O
                         net (fo=1, routed)           3.703    11.250    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_78_n_0
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.316    11.566 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    11.566    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_25_n_0
    SLICE_X67Y36         MUXF7 (Prop_muxf7_I0_O)      0.238    11.804 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.804    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_11_n_0
    SLICE_X67Y36         MUXF8 (Prop_muxf8_I0_O)      0.104    11.908 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.905    13.812    U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0_i_4_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.316    14.128 r  U7/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[11]_INST_0/O
                         net (fo=1, routed)           3.194    17.323    U5/dpo[11]
    SLICE_X71Y130        LUT5 (Prop_lut5_I4_O)        0.124    17.447 r  U5/Ro[3]_i_2/O
                         net (fo=1, routed)           0.000    17.447    U5/Ro[3]_i_2_n_0
    SLICE_X71Y130        FDRE                                         r  U5/Ro_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_in (IN)
                         net (fo=0)                   0.000    39.683    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.256    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.485    38.147    U5/clk_out1
    SLICE_X71Y130        FDRE                                         r  U5/Ro_reg[3]/C
                         clock pessimism              0.480    38.627    
                         clock uncertainty           -0.238    38.389    
    SLICE_X71Y130        FDRE (Setup_fdre_C_D)        0.031    38.420    U5/Ro_reg[3]
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -17.447    
  -------------------------------------------------------------------
                         slack                                 20.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U4/line_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U4/line_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.607    -0.557    U4/clk_out1
    SLICE_X89Y53         FDCE                                         r  U4/line_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  U4/line_reg[6]/Q
                         net (fo=10, routed)          0.084    -0.346    U4/line_reg_n_0_[6]
    SLICE_X89Y53         LUT6 (Prop_lut6_I1_O)        0.099    -0.247 r  U4/line[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U4/line[8]_i_1_n_0
    SLICE_X89Y53         FDCE                                         r  U4/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.879    -0.794    U4/clk_out1
    SLICE_X89Y53         FDCE                                         r  U4/line_reg[8]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.092    -0.465    U4/line_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U6/line_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U6/line_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.571    U6/clk_out1
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U6/line_reg[5]/Q
                         net (fo=13, routed)          0.142    -0.288    U6/line[5]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  U6/line[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.243    U6/line[8]_i_1__1_n_0
    SLICE_X4Y77          FDCE                                         r  U6/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.861    -0.812    U6/clk_out1
    SLICE_X4Y77          FDCE                                         r  U6/line_reg[8]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.091    -0.467    U6/line_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U6/line_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U6/line_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.879%)  route 0.155ns (45.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.571    U6/clk_out1
    SLICE_X4Y77          FDCE                                         r  U6/line_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U6/line_reg[8]/Q
                         net (fo=15, routed)          0.155    -0.275    U6/line[8]
    SLICE_X5Y77          LUT5 (Prop_lut5_I4_O)        0.048    -0.227 r  U6/line[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.227    U6/line[6]_i_1__1_n_0
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.861    -0.812    U6/clk_out1
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[6]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.107    -0.451    U6/line_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U5/line_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/line_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.597    -0.567    U5/clk_out1
    SLICE_X87Y135        FDCE                                         r  U5/line_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U5/line_reg[3]/Q
                         net (fo=6, routed)           0.133    -0.293    U5/line[3]
    SLICE_X87Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  U5/line[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.248    U5/line[4]_i_1__0_n_0
    SLICE_X87Y135        FDCE                                         r  U5/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.867    -0.805    U5/clk_out1
    SLICE_X87Y135        FDCE                                         r  U5/line_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X87Y135        FDCE (Hold_fdce_C_D)         0.092    -0.475    U5/line_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U5/line_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/line_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.973%)  route 0.172ns (48.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.596    -0.568    U5/clk_out1
    SLICE_X85Y135        FDCE                                         r  U5/line_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  U5/line_reg[2]/Q
                         net (fo=7, routed)           0.172    -0.255    U5/line[2]
    SLICE_X87Y135        LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  U5/line[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U5/line[3]_i_1_n_0
    SLICE_X87Y135        FDCE                                         r  U5/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.867    -0.805    U5/clk_out1
    SLICE_X87Y135        FDCE                                         r  U5/line_reg[3]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X87Y135        FDCE (Hold_fdce_C_D)         0.091    -0.439    U5/line_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U6/line_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U6/line_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.323%)  route 0.156ns (45.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.571    U6/clk_out1
    SLICE_X4Y77          FDCE                                         r  U6/line_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U6/line_reg[8]/Q
                         net (fo=15, routed)          0.156    -0.274    U6/line[8]
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  U6/line[9]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.229    U6/line[9]_i_2__1_n_0
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.861    -0.812    U6/clk_out1
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[9]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.092    -0.466    U6/line_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U6/line_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U6/line_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.571    U6/clk_out1
    SLICE_X4Y77          FDCE                                         r  U6/line_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U6/line_reg[8]/Q
                         net (fo=15, routed)          0.155    -0.275    U6/line[8]
    SLICE_X5Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  U6/line[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.230    U6/line[5]_i_1__1_n_0
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.861    -0.812    U6/clk_out1
    SLICE_X5Y77          FDCE                                         r  U6/line_reg[5]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.091    -0.467    U6/line_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U4/line_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U4/line_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.607    -0.557    U4/clk_out1
    SLICE_X89Y55         FDCE                                         r  U4/line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  U4/line_reg[0]/Q
                         net (fo=9, routed)           0.170    -0.246    U4/line_reg_n_0_[0]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.043    -0.203 r  U4/line[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U4/line[2]_i_1_n_0
    SLICE_X89Y55         FDCE                                         r  U4/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.879    -0.794    U4/clk_out1
    SLICE_X89Y55         FDCE                                         r  U4/line_reg[2]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X89Y55         FDCE (Hold_fdce_C_D)         0.107    -0.450    U4/line_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U6/line_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U6/line_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.678%)  route 0.167ns (47.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.574    U6/clk_out1
    SLICE_X5Y75          FDCE                                         r  U6/line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  U6/line_reg[0]/Q
                         net (fo=11, routed)          0.167    -0.266    U6/line[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  U6/line[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.221    U6/line[4]_i_1__1_n_0
    SLICE_X5Y75          FDCE                                         r  U6/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.815    U6/clk_out1
    SLICE_X5Y75          FDCE                                         r  U6/line_reg[4]/C
                         clock pessimism              0.241    -0.574    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.092    -0.482    U6/line_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U5/line_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            U5/line_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (64.002%)  route 0.128ns (35.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.597    -0.567    U5/clk_out1
    SLICE_X87Y134        FDCE                                         r  U5/line_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  U5/line_reg[6]/Q
                         net (fo=27, routed)          0.128    -0.311    U5/line[6]
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.099    -0.212 r  U5/line[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    U5/line[7]_i_1__0_n_0
    SLICE_X87Y134        FDCE                                         r  U5/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.866    -0.806    U5/clk_out1
    SLICE_X87Y134        FDCE                                         r  U5/line_reg[7]/C
                         clock pessimism              0.239    -0.567    
    SLICE_X87Y134        FDCE (Hold_fdce_C_D)         0.092    -0.475    U5/line_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X86Y50     U4/dpra_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X86Y55     U4/dpra_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X86Y50     U4/dpra_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X83Y52     U4/dpra_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X83Y53     U4/dpra_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X83Y55     U4/dpra_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X85Y55     U4/dpra_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.683      38.683     SLICE_X86Y50     U4/dpra_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X83Y53     U4/dpra_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X83Y55     U4/dpra_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X85Y55     U4/dpra_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X89Y51     U4/line_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X89Y51     U4/line_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y51     U4/row_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X83Y53     U4/dpra_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X83Y55     U4/dpra_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X85Y55     U4/dpra_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X81Y50     U4/dpra_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X81Y51     U4/dpra_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X86Y50     U4/dpra_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.841      19.341     SLICE_X79Y51     U4/dpra_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.126ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.058ns (20.730%)  route 4.046ns (79.270%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.379     4.271    U2/cnt[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.577   199.143    
                         clock uncertainty           -0.316   198.827    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                194.126    

Slack (MET) :             194.126ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.058ns (20.730%)  route 4.046ns (79.270%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.379     4.271    U2/cnt[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[17]/C
                         clock pessimism              0.577   199.143    
                         clock uncertainty           -0.316   198.827    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                194.126    

Slack (MET) :             194.126ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.058ns (20.730%)  route 4.046ns (79.270%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.379     4.271    U2/cnt[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[18]/C
                         clock pessimism              0.577   199.143    
                         clock uncertainty           -0.316   198.827    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                194.126    

Slack (MET) :             194.126ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.058ns (20.730%)  route 4.046ns (79.270%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.379     4.271    U2/cnt[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[19]/C
                         clock pessimism              0.577   199.143    
                         clock uncertainty           -0.316   198.827    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429   198.398    U2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.398    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                194.126    

Slack (MET) :             194.290ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.058ns (21.308%)  route 3.907ns (78.692%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.241     4.133    U2/cnt[0]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[12]/C
                         clock pessimism              0.602   199.168    
                         clock uncertainty           -0.316   198.852    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429   198.423    U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                194.290    

Slack (MET) :             194.290ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.058ns (21.308%)  route 3.907ns (78.692%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.241     4.133    U2/cnt[0]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[13]/C
                         clock pessimism              0.602   199.168    
                         clock uncertainty           -0.316   198.852    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429   198.423    U2/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                194.290    

Slack (MET) :             194.290ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.058ns (21.308%)  route 3.907ns (78.692%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.241     4.133    U2/cnt[0]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.602   199.168    
                         clock uncertainty           -0.316   198.852    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429   198.423    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                194.290    

Slack (MET) :             194.290ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.058ns (21.308%)  route 3.907ns (78.692%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 198.566 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          1.241     4.133    U2/cnt[0]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.587   198.566    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.602   199.168    
                         clock uncertainty           -0.316   198.852    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429   198.423    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                194.290    

Slack (MET) :             194.557ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.058ns (22.637%)  route 3.616ns (77.363%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          0.950     3.842    U2/cnt[0]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.588   198.567    U2/clk_out2
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.577   199.144    
                         clock uncertainty           -0.316   198.828    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429   198.399    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.399    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                194.557    

Slack (MET) :             194.557ns  (required time - arrival time)
  Source:                 U2/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clk_wiz_0 rise@200.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.058ns (22.637%)  route 3.616ns (77.363%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.628ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.708    -0.832    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  U2/cnt_reg[14]/Q
                         net (fo=4, routed)           1.138     0.762    U2/cnt_reg[14]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.152     0.914 r  U2/cnt[0]_i_6/O
                         net (fo=1, routed)           0.969     1.883    U2/cnt[0]_i_6_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.326     2.209 r  U2/cnt[0]_i_3/O
                         net (fo=1, routed)           0.559     2.768    U2/cnt[0]_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I4_O)        0.124     2.892 r  U2/cnt[0]_i_1/O
                         net (fo=24, routed)          0.950     3.842    U2/cnt[0]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          1.588   198.567    U2/clk_out2
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[1]/C
                         clock pessimism              0.577   199.144    
                         clock uncertainty           -0.316   198.828    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429   198.399    U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.399    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                194.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.598    -0.566    U2/clk_out2
    SLICE_X5Y102         FDRE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.308    U2/cnt_reg[7]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  U2/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    U2/cnt_reg[4]_i_1_n_4
    SLICE_X5Y102         FDRE                                         r  U2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.868    -0.804    U2/clk_out2
    SLICE_X5Y102         FDRE                                         r  U2/cnt_reg[7]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.597    -0.567    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.309    U2/cnt_reg[15]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  U2/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    U2/cnt_reg[12]_i_1_n_4
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.867    -0.805    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.105    -0.462    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.597    -0.567    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.117    -0.309    U2/cnt_reg[19]
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  U2/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    U2/cnt_reg[16]_i_1_n_4
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.867    -0.805    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[19]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.105    -0.462    U2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.598    -0.566    U2/clk_out2
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.306    U2/cnt_reg[3]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  U2/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.198    U2/cnt_reg[0]_i_2_n_4
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.868    -0.804    U2/clk_out2
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U2/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.597    -0.567    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/cnt_reg[12]/Q
                         net (fo=3, routed)           0.114    -0.312    U2/cnt_reg[12]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  U2/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    U2/cnt_reg[12]_i_1_n_7
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.867    -0.805    U2/clk_out2
    SLICE_X5Y104         FDRE                                         r  U2/cnt_reg[12]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.105    -0.462    U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.597    -0.567    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/cnt_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.310    U2/cnt_reg[16]
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  U2/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    U2/cnt_reg[16]_i_1_n_7
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.867    -0.805    U2/clk_out2
    SLICE_X5Y105         FDRE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.105    -0.462    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.598    -0.566    U2/clk_out2
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/cnt_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.305    U2/cnt_reg[2]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.194 r  U2/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.194    U2/cnt_reg[0]_i_2_n_5
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.868    -0.804    U2/clk_out2
    SLICE_X5Y101         FDRE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.598    -0.566    U2/clk_out2
    SLICE_X5Y102         FDRE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.304    U2/cnt_reg[6]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  U2/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    U2/cnt_reg[4]_i_1_n_5
    SLICE_X5Y102         FDRE                                         r  U2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.868    -0.804    U2/clk_out2
    SLICE_X5Y102         FDRE                                         r  U2/cnt_reg[6]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.105    -0.461    U2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.597    -0.567    U2/clk_out2
    SLICE_X5Y106         FDRE                                         r  U2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.117    -0.309    U2/cnt_reg[20]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  U2/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    U2/cnt_reg[20]_i_1_n_7
    SLICE_X5Y106         FDRE                                         r  U2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.867    -0.805    U2/clk_out2
    SLICE_X5Y106         FDRE                                         r  U2/cnt_reg[20]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105    -0.462    U2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.597    -0.567    U2/clk_out2
    SLICE_X5Y103         FDRE                                         r  U2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.309    U2/cnt_reg[8]
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  U2/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    U2/cnt_reg[8]_i_1_n_7
    SLICE_X5Y103         FDRE                                         r  U2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout2_buf/O
                         net (fo=24, routed)          0.867    -0.805    U2/clk_out2
    SLICE_X5Y103         FDRE                                         r  U2/cnt_reg[8]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.105    -0.462    U2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   U1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y101     U2/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y101     U2/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y103     U2/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y103     U2/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y104     U2/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y104     U2/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y104     U2/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X5Y104     U2/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y103     U2/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y103     U2/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U2/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U2/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U2/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y104     U2/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y105     U2/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y105     U2/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y105     U2/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y105     U2/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y101     U2/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y101     U2/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y101     U2/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y101     U2/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y101     U2/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y102     U2/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y102     U2/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y102     U2/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y102     U2/cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y101     U2/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



