;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-125
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 12, @10
	SUB 12, @10
	ADD 210, 32
	SLT 121, 0
	DJN -1, @-20
	SLT 121, 0
	SPL @12, #7
	SUB #12, @0
	JMP 0, 10
	SUB -100, -101
	SUB #12, @0
	SUB @127, 106
	SUB 12, @10
	SLT 121, 6
	SUB #6, -237
	SUB 12, @10
	SPL -12, #10
	DJN -1, @-20
	SPL 0, <332
	SPL -12, #10
	SPL -12, #10
	SUB <-30, 9
	SUB #12, @0
	SPL 12, #10
	SLT -1, <-20
	SUB @121, 103
	SUB @121, 106
	ADD <-30, 9
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	CMP -208, <-225
	ADD <-30, 9
	ADD 270, 60
	SUB #12, @0
	DJN -1, @-20
	SUB 121, 100
	DJN -1, @-20
	JMP 12, #10
	SPL 0, <332
	CMP -207, <-125
	SPL 0, <332
	SLT -100, -100
	SPL 0, <332
	SLT -100, -100
	MOV -7, <-20
