/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Jun 15 01:24:14 2017
 *                 Full Compile MD5 Checksum  baaf4fe4b42308fba7d058c189a4d035
 *                     (minus title and desc)
 *                 MD5 Checksum               195961e38451e88b53b198e0dfd88b31
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1485
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_CCL_H__
#define BCHP_CCL_H__

/***************************************************************************
 *CCL - Type-C Connection Layer (Connection State Machine and Pad Registers)
 ***************************************************************************/
#define BCHP_CCL_STRAP_CFG                       0x0020d84200 /* [RW][32] USBC Core Strap Configuration Register */
#define BCHP_CCL_STRAP_STATUS                    0x0020d84204 /* [RO][32] USBC Core Strap status Register */
#define BCHP_CCL_SM_CTRL                         0x0020d84208 /* [RW][32] USB Type-C Connection State Machine Control Register */
#define BCHP_CCL_CONNECTION_CTRL                 0x0020d8420c /* [RW][32] Connection Control Register */
#define BCHP_CCL_CONNECTION_STATUS               0x0020d84210 /* [RO][32] Connection Status Register */
#define BCHP_CCL_TIMING_0                        0x0020d84214 /* [RW][32] USB Type-C Layer Timing Configuration Register 0 */
#define BCHP_CCL_TIMING_1                        0x0020d84218 /* [RW][32] USB Type-C Layer Timing Configuration Register 1 */
#define BCHP_CCL_TIMING_2                        0x0020d8421c /* [RW][32] USB Type-C Layer Timing Configuration Register 2 */
#define BCHP_CCL_CC_PAD_CFG                      0x0020d84220 /* [RW][32] CC Pads Configuration Register */
#define BCHP_CCL_CC_PAD_CTRL                     0x0020d84224 /* [RW][32] CC Pads Control Register */
#define BCHP_CCL_CC_PAD_STATUS                   0x0020d84228 /* [RO][32] CC Pads Status Register */
#define BCHP_CCL_VBUS_SENSE_CFG_0                0x0020d8422c /* [RW][32] VBUS_SENSE Pad Configuration Register 0 */
#define BCHP_CCL_VBUS_SENSE_CFG_1                0x0020d84230 /* [RW][32] VBUS_SENSE Pad Configuration Register 1 */
#define BCHP_CCL_VBUS_SENSE_STATUS               0x0020d84234 /* [RO][32] VBUS_SENSE Pad Status Register */
#define BCHP_CCL_SPARE_REG_0                     0x0020d842f0 /* [RW][32] Spare Register 0 */
#define BCHP_CCL_SPARE_REG_1                     0x0020d842f4 /* [RW][32] Spare Register 1 */
#define BCHP_CCL_SPARE_REG_2                     0x0020d842f8 /* [RW][32] Spare Register 2 */
#define BCHP_CCL_SPARE_REG_3                     0x0020d842fc /* [RW][32] Spare Register 3 */

/***************************************************************************
 *STRAP_CFG - USBC Core Strap Configuration Register
 ***************************************************************************/
/* CCL :: STRAP_CFG :: OVERRIDE_STRAPS [31:31] */
#define BCHP_CCL_STRAP_CFG_OVERRIDE_STRAPS_MASK                    0x80000000
#define BCHP_CCL_STRAP_CFG_OVERRIDE_STRAPS_SHIFT                   31
#define BCHP_CCL_STRAP_CFG_OVERRIDE_STRAPS_DEFAULT                 0x00000000

/* CCL :: STRAP_CFG :: reserved0 [30:12] */
#define BCHP_CCL_STRAP_CFG_reserved0_MASK                          0x7ffff000
#define BCHP_CCL_STRAP_CFG_reserved0_SHIFT                         12

/* CCL :: STRAP_CFG :: RES_ENABLE [11:11] */
#define BCHP_CCL_STRAP_CFG_RES_ENABLE_MASK                         0x00000800
#define BCHP_CCL_STRAP_CFG_RES_ENABLE_SHIFT                        11
#define BCHP_CCL_STRAP_CFG_RES_ENABLE_DEFAULT                      0x00000000

/* CCL :: STRAP_CFG :: FAST_ATTACH [10:10] */
#define BCHP_CCL_STRAP_CFG_FAST_ATTACH_MASK                        0x00000400
#define BCHP_CCL_STRAP_CFG_FAST_ATTACH_SHIFT                       10
#define BCHP_CCL_STRAP_CFG_FAST_ATTACH_DEFAULT                     0x00000000

/* CCL :: STRAP_CFG :: CCL_INIT_STATE [09:09] */
#define BCHP_CCL_STRAP_CFG_CCL_INIT_STATE_MASK                     0x00000200
#define BCHP_CCL_STRAP_CFG_CCL_INIT_STATE_SHIFT                    9
#define BCHP_CCL_STRAP_CFG_CCL_INIT_STATE_DEFAULT                  0x00000000

/* CCL :: STRAP_CFG :: VCONN_SOURCE [08:08] */
#define BCHP_CCL_STRAP_CFG_VCONN_SOURCE_MASK                       0x00000100
#define BCHP_CCL_STRAP_CFG_VCONN_SOURCE_SHIFT                      8
#define BCHP_CCL_STRAP_CFG_VCONN_SOURCE_DEFAULT                    0x00000000

/* CCL :: STRAP_CFG :: reserved1 [07:06] */
#define BCHP_CCL_STRAP_CFG_reserved1_MASK                          0x000000c0
#define BCHP_CCL_STRAP_CFG_reserved1_SHIFT                         6

/* CCL :: STRAP_CFG :: POWER_SINK [05:04] */
#define BCHP_CCL_STRAP_CFG_POWER_SINK_MASK                         0x00000030
#define BCHP_CCL_STRAP_CFG_POWER_SINK_SHIFT                        4
#define BCHP_CCL_STRAP_CFG_POWER_SINK_DEFAULT                      0x00000000

/* CCL :: STRAP_CFG :: POWER_SOURCE [03:02] */
#define BCHP_CCL_STRAP_CFG_POWER_SOURCE_MASK                       0x0000000c
#define BCHP_CCL_STRAP_CFG_POWER_SOURCE_SHIFT                      2
#define BCHP_CCL_STRAP_CFG_POWER_SOURCE_DEFAULT                    0x00000000

/* CCL :: STRAP_CFG :: PORT_TYPE [01:00] */
#define BCHP_CCL_STRAP_CFG_PORT_TYPE_MASK                          0x00000003
#define BCHP_CCL_STRAP_CFG_PORT_TYPE_SHIFT                         0
#define BCHP_CCL_STRAP_CFG_PORT_TYPE_DEFAULT                       0x00000000

/***************************************************************************
 *STRAP_STATUS - USBC Core Strap status Register
 ***************************************************************************/
/* CCL :: STRAP_STATUS :: reserved0 [31:12] */
#define BCHP_CCL_STRAP_STATUS_reserved0_MASK                       0xfffff000
#define BCHP_CCL_STRAP_STATUS_reserved0_SHIFT                      12

/* CCL :: STRAP_STATUS :: RES_ENABLE [11:11] */
#define BCHP_CCL_STRAP_STATUS_RES_ENABLE_MASK                      0x00000800
#define BCHP_CCL_STRAP_STATUS_RES_ENABLE_SHIFT                     11

/* CCL :: STRAP_STATUS :: FAST_ATTACH [10:10] */
#define BCHP_CCL_STRAP_STATUS_FAST_ATTACH_MASK                     0x00000400
#define BCHP_CCL_STRAP_STATUS_FAST_ATTACH_SHIFT                    10

/* CCL :: STRAP_STATUS :: CCL_INIT_STATE [09:09] */
#define BCHP_CCL_STRAP_STATUS_CCL_INIT_STATE_MASK                  0x00000200
#define BCHP_CCL_STRAP_STATUS_CCL_INIT_STATE_SHIFT                 9

/* CCL :: STRAP_STATUS :: VCONN_SOURCE [08:08] */
#define BCHP_CCL_STRAP_STATUS_VCONN_SOURCE_MASK                    0x00000100
#define BCHP_CCL_STRAP_STATUS_VCONN_SOURCE_SHIFT                   8

/* CCL :: STRAP_STATUS :: reserved1 [07:06] */
#define BCHP_CCL_STRAP_STATUS_reserved1_MASK                       0x000000c0
#define BCHP_CCL_STRAP_STATUS_reserved1_SHIFT                      6

/* CCL :: STRAP_STATUS :: POWER_SINK [05:04] */
#define BCHP_CCL_STRAP_STATUS_POWER_SINK_MASK                      0x00000030
#define BCHP_CCL_STRAP_STATUS_POWER_SINK_SHIFT                     4

/* CCL :: STRAP_STATUS :: POWER_SOURCE [03:02] */
#define BCHP_CCL_STRAP_STATUS_POWER_SOURCE_MASK                    0x0000000c
#define BCHP_CCL_STRAP_STATUS_POWER_SOURCE_SHIFT                   2

/* CCL :: STRAP_STATUS :: PORT_TYPE [01:00] */
#define BCHP_CCL_STRAP_STATUS_PORT_TYPE_MASK                       0x00000003
#define BCHP_CCL_STRAP_STATUS_PORT_TYPE_SHIFT                      0

/***************************************************************************
 *SM_CTRL - USB Type-C Connection State Machine Control Register
 ***************************************************************************/
/* CCL :: SM_CTRL :: reserved0 [31:08] */
#define BCHP_CCL_SM_CTRL_reserved0_MASK                            0xffffff00
#define BCHP_CCL_SM_CTRL_reserved0_SHIFT                           8

/* CCL :: SM_CTRL :: UNFREEZE [07:07] */
#define BCHP_CCL_SM_CTRL_UNFREEZE_MASK                             0x00000080
#define BCHP_CCL_SM_CTRL_UNFREEZE_SHIFT                            7
#define BCHP_CCL_SM_CTRL_UNFREEZE_DEFAULT                          0x00000000

/* CCL :: SM_CTRL :: FREEZE [06:06] */
#define BCHP_CCL_SM_CTRL_FREEZE_MASK                               0x00000040
#define BCHP_CCL_SM_CTRL_FREEZE_SHIFT                              6
#define BCHP_CCL_SM_CTRL_FREEZE_DEFAULT                            0x00000000

/* CCL :: SM_CTRL :: FORCE_DISABLED [05:05] */
#define BCHP_CCL_SM_CTRL_FORCE_DISABLED_MASK                       0x00000020
#define BCHP_CCL_SM_CTRL_FORCE_DISABLED_SHIFT                      5
#define BCHP_CCL_SM_CTRL_FORCE_DISABLED_DEFAULT                    0x00000000

/* CCL :: SM_CTRL :: FORCE_ERROR [04:04] */
#define BCHP_CCL_SM_CTRL_FORCE_ERROR_MASK                          0x00000010
#define BCHP_CCL_SM_CTRL_FORCE_ERROR_SHIFT                         4
#define BCHP_CCL_SM_CTRL_FORCE_ERROR_DEFAULT                       0x00000000

/* CCL :: SM_CTRL :: FORCE_ATTACHED_SNK [03:03] */
#define BCHP_CCL_SM_CTRL_FORCE_ATTACHED_SNK_MASK                   0x00000008
#define BCHP_CCL_SM_CTRL_FORCE_ATTACHED_SNK_SHIFT                  3
#define BCHP_CCL_SM_CTRL_FORCE_ATTACHED_SNK_DEFAULT                0x00000000

/* CCL :: SM_CTRL :: FORCE_ATTACHED_SRC [02:02] */
#define BCHP_CCL_SM_CTRL_FORCE_ATTACHED_SRC_MASK                   0x00000004
#define BCHP_CCL_SM_CTRL_FORCE_ATTACHED_SRC_SHIFT                  2
#define BCHP_CCL_SM_CTRL_FORCE_ATTACHED_SRC_DEFAULT                0x00000000

/* CCL :: SM_CTRL :: FORCE_UNATTACHED_SNK [01:01] */
#define BCHP_CCL_SM_CTRL_FORCE_UNATTACHED_SNK_MASK                 0x00000002
#define BCHP_CCL_SM_CTRL_FORCE_UNATTACHED_SNK_SHIFT                1
#define BCHP_CCL_SM_CTRL_FORCE_UNATTACHED_SNK_DEFAULT              0x00000000

/* CCL :: SM_CTRL :: FORCE_UNATTACHED_SRC [00:00] */
#define BCHP_CCL_SM_CTRL_FORCE_UNATTACHED_SRC_MASK                 0x00000001
#define BCHP_CCL_SM_CTRL_FORCE_UNATTACHED_SRC_SHIFT                0
#define BCHP_CCL_SM_CTRL_FORCE_UNATTACHED_SRC_DEFAULT              0x00000000

/***************************************************************************
 *CONNECTION_CTRL - Connection Control Register
 ***************************************************************************/
/* CCL :: CONNECTION_CTRL :: reserved0 [31:12] */
#define BCHP_CCL_CONNECTION_CTRL_reserved0_MASK                    0xfffff000
#define BCHP_CCL_CONNECTION_CTRL_reserved0_SHIFT                   12

/* CCL :: CONNECTION_CTRL :: PLUG_ORIENTATION_OVERRIDE [11:11] */
#define BCHP_CCL_CONNECTION_CTRL_PLUG_ORIENTATION_OVERRIDE_MASK    0x00000800
#define BCHP_CCL_CONNECTION_CTRL_PLUG_ORIENTATION_OVERRIDE_SHIFT   11
#define BCHP_CCL_CONNECTION_CTRL_PLUG_ORIENTATION_OVERRIDE_DEFAULT 0x00000000

/* CCL :: CONNECTION_CTRL :: reserved1 [10:10] */
#define BCHP_CCL_CONNECTION_CTRL_reserved1_MASK                    0x00000400
#define BCHP_CCL_CONNECTION_CTRL_reserved1_SHIFT                   10

/* CCL :: CONNECTION_CTRL :: PLUG_ORIENTATION_CTRL [09:08] */
#define BCHP_CCL_CONNECTION_CTRL_PLUG_ORIENTATION_CTRL_MASK        0x00000300
#define BCHP_CCL_CONNECTION_CTRL_PLUG_ORIENTATION_CTRL_SHIFT       8
#define BCHP_CCL_CONNECTION_CTRL_PLUG_ORIENTATION_CTRL_DEFAULT     0x00000000

/* CCL :: CONNECTION_CTRL :: reserved2 [07:06] */
#define BCHP_CCL_CONNECTION_CTRL_reserved2_MASK                    0x000000c0
#define BCHP_CCL_CONNECTION_CTRL_reserved2_SHIFT                   6

/* CCL :: CONNECTION_CTRL :: VCONN_ROLE [05:04] */
#define BCHP_CCL_CONNECTION_CTRL_VCONN_ROLE_MASK                   0x00000030
#define BCHP_CCL_CONNECTION_CTRL_VCONN_ROLE_SHIFT                  4
#define BCHP_CCL_CONNECTION_CTRL_VCONN_ROLE_DEFAULT                0x00000003

/* CCL :: CONNECTION_CTRL :: DATA_ROLE [03:02] */
#define BCHP_CCL_CONNECTION_CTRL_DATA_ROLE_MASK                    0x0000000c
#define BCHP_CCL_CONNECTION_CTRL_DATA_ROLE_SHIFT                   2
#define BCHP_CCL_CONNECTION_CTRL_DATA_ROLE_DEFAULT                 0x00000000

/* CCL :: CONNECTION_CTRL :: POWER_ROLE [01:00] */
#define BCHP_CCL_CONNECTION_CTRL_POWER_ROLE_MASK                   0x00000003
#define BCHP_CCL_CONNECTION_CTRL_POWER_ROLE_SHIFT                  0
#define BCHP_CCL_CONNECTION_CTRL_POWER_ROLE_DEFAULT                0x00000000

/***************************************************************************
 *CONNECTION_STATUS - Connection Status Register
 ***************************************************************************/
/* CCL :: CONNECTION_STATUS :: reserved0 [31:18] */
#define BCHP_CCL_CONNECTION_STATUS_reserved0_MASK                  0xfffc0000
#define BCHP_CCL_CONNECTION_STATUS_reserved0_SHIFT                 18

/* CCL :: CONNECTION_STATUS :: SOURCE_CAPABILITY [17:16] */
#define BCHP_CCL_CONNECTION_STATUS_SOURCE_CAPABILITY_MASK          0x00030000
#define BCHP_CCL_CONNECTION_STATUS_SOURCE_CAPABILITY_SHIFT         16

/* CCL :: CONNECTION_STATUS :: reserved1 [15:14] */
#define BCHP_CCL_CONNECTION_STATUS_reserved1_MASK                  0x0000c000
#define BCHP_CCL_CONNECTION_STATUS_reserved1_SHIFT                 14

/* CCL :: CONNECTION_STATUS :: PLUG_ORIENTATION [13:12] */
#define BCHP_CCL_CONNECTION_STATUS_PLUG_ORIENTATION_MASK           0x00003000
#define BCHP_CCL_CONNECTION_STATUS_PLUG_ORIENTATION_SHIFT          12

/* CCL :: CONNECTION_STATUS :: CONNECTION_STATE [11:08] */
#define BCHP_CCL_CONNECTION_STATUS_CONNECTION_STATE_MASK           0x00000f00
#define BCHP_CCL_CONNECTION_STATUS_CONNECTION_STATE_SHIFT          8

/* CCL :: CONNECTION_STATUS :: reserved2 [07:06] */
#define BCHP_CCL_CONNECTION_STATUS_reserved2_MASK                  0x000000c0
#define BCHP_CCL_CONNECTION_STATUS_reserved2_SHIFT                 6

/* CCL :: CONNECTION_STATUS :: VCONN_ROLE [05:04] */
#define BCHP_CCL_CONNECTION_STATUS_VCONN_ROLE_MASK                 0x00000030
#define BCHP_CCL_CONNECTION_STATUS_VCONN_ROLE_SHIFT                4

/* CCL :: CONNECTION_STATUS :: DATA_ROLE [03:02] */
#define BCHP_CCL_CONNECTION_STATUS_DATA_ROLE_MASK                  0x0000000c
#define BCHP_CCL_CONNECTION_STATUS_DATA_ROLE_SHIFT                 2

/* CCL :: CONNECTION_STATUS :: POWER_ROLE [01:00] */
#define BCHP_CCL_CONNECTION_STATUS_POWER_ROLE_MASK                 0x00000003
#define BCHP_CCL_CONNECTION_STATUS_POWER_ROLE_SHIFT                0

/***************************************************************************
 *TIMING_0 - USB Type-C Layer Timing Configuration Register 0
 ***************************************************************************/
/* CCL :: TIMING_0 :: T_DRP_HI [31:24] */
#define BCHP_CCL_TIMING_0_T_DRP_HI_MASK                            0xff000000
#define BCHP_CCL_TIMING_0_T_DRP_HI_SHIFT                           24
#define BCHP_CCL_TIMING_0_T_DRP_HI_DEFAULT                         0x00000026

/* CCL :: TIMING_0 :: T_DRP_LO [23:16] */
#define BCHP_CCL_TIMING_0_T_DRP_LO_MASK                            0x00ff0000
#define BCHP_CCL_TIMING_0_T_DRP_LO_SHIFT                           16
#define BCHP_CCL_TIMING_0_T_DRP_LO_DEFAULT                         0x00000025

/* CCL :: TIMING_0 :: reserved0 [15:14] */
#define BCHP_CCL_TIMING_0_reserved0_MASK                           0x0000c000
#define BCHP_CCL_TIMING_0_reserved0_SHIFT                          14

/* CCL :: TIMING_0 :: T_PD_DEBOUNCE [13:08] */
#define BCHP_CCL_TIMING_0_T_PD_DEBOUNCE_MASK                       0x00003f00
#define BCHP_CCL_TIMING_0_T_PD_DEBOUNCE_SHIFT                      8
#define BCHP_CCL_TIMING_0_T_PD_DEBOUNCE_DEFAULT                    0x0000000f

/* CCL :: TIMING_0 :: T_CC_DEBOUNCE [07:00] */
#define BCHP_CCL_TIMING_0_T_CC_DEBOUNCE_MASK                       0x000000ff
#define BCHP_CCL_TIMING_0_T_CC_DEBOUNCE_SHIFT                      0
#define BCHP_CCL_TIMING_0_T_CC_DEBOUNCE_DEFAULT                    0x00000096

/***************************************************************************
 *TIMING_1 - USB Type-C Layer Timing Configuration Register 1
 ***************************************************************************/
/* CCL :: TIMING_1 :: reserved0 [31:28] */
#define BCHP_CCL_TIMING_1_reserved0_MASK                           0xf0000000
#define BCHP_CCL_TIMING_1_reserved0_SHIFT                          28

/* CCL :: TIMING_1 :: T_ERROR_RECOVERY [27:20] */
#define BCHP_CCL_TIMING_1_T_ERROR_RECOVERY_MASK                    0x0ff00000
#define BCHP_CCL_TIMING_1_T_ERROR_RECOVERY_SHIFT                   20
#define BCHP_CCL_TIMING_1_T_ERROR_RECOVERY_DEFAULT                 0x00000019

/* CCL :: TIMING_1 :: T_DRP_TRY_WAIT [19:08] */
#define BCHP_CCL_TIMING_1_T_DRP_TRY_WAIT_MASK                      0x000fff00
#define BCHP_CCL_TIMING_1_T_DRP_TRY_WAIT_SHIFT                     8
#define BCHP_CCL_TIMING_1_T_DRP_TRY_WAIT_DEFAULT                   0x00000258

/* CCL :: TIMING_1 :: T_DRP_TRY [07:00] */
#define BCHP_CCL_TIMING_1_T_DRP_TRY_MASK                           0x000000ff
#define BCHP_CCL_TIMING_1_T_DRP_TRY_SHIFT                          0
#define BCHP_CCL_TIMING_1_T_DRP_TRY_DEFAULT                        0x00000064

/***************************************************************************
 *TIMING_2 - USB Type-C Layer Timing Configuration Register 2
 ***************************************************************************/
/* CCL :: TIMING_2 :: reserved0 [31:08] */
#define BCHP_CCL_TIMING_2_reserved0_MASK                           0xffffff00
#define BCHP_CCL_TIMING_2_reserved0_SHIFT                          8

/* CCL :: TIMING_2 :: T_CC_IGNORE [07:00] */
#define BCHP_CCL_TIMING_2_T_CC_IGNORE_MASK                         0x000000ff
#define BCHP_CCL_TIMING_2_T_CC_IGNORE_SHIFT                        0
#define BCHP_CCL_TIMING_2_T_CC_IGNORE_DEFAULT                      0x00000008

/***************************************************************************
 *CC_PAD_CFG - CC Pads Configuration Register
 ***************************************************************************/
/* CCL :: CC_PAD_CFG :: reserved0 [31:16] */
#define BCHP_CCL_CC_PAD_CFG_reserved0_MASK                         0xffff0000
#define BCHP_CCL_CC_PAD_CFG_reserved0_SHIFT                        16

/* CCL :: CC_PAD_CFG :: CC2_IDDQ [15:15] */
#define BCHP_CCL_CC_PAD_CFG_CC2_IDDQ_MASK                          0x00008000
#define BCHP_CCL_CC_PAD_CFG_CC2_IDDQ_SHIFT                         15
#define BCHP_CCL_CC_PAD_CFG_CC2_IDDQ_DEFAULT                       0x00000000

/* CCL :: CC_PAD_CFG :: CC2_DIFF_ENB [14:14] */
#define BCHP_CCL_CC_PAD_CFG_CC2_DIFF_ENB_MASK                      0x00004000
#define BCHP_CCL_CC_PAD_CFG_CC2_DIFF_ENB_SHIFT                     14
#define BCHP_CCL_CC_PAD_CFG_CC2_DIFF_ENB_DEFAULT                   0x00000000

/* CCL :: CC_PAD_CFG :: CC2_TX_MODE [13:13] */
#define BCHP_CCL_CC_PAD_CFG_CC2_TX_MODE_MASK                       0x00002000
#define BCHP_CCL_CC_PAD_CFG_CC2_TX_MODE_SHIFT                      13
#define BCHP_CCL_CC_PAD_CFG_CC2_TX_MODE_DEFAULT                    0x00000000

/* CCL :: CC_PAD_CFG :: CC2_REG_ENB [12:12] */
#define BCHP_CCL_CC_PAD_CFG_CC2_REG_ENB_MASK                       0x00001000
#define BCHP_CCL_CC_PAD_CFG_CC2_REG_ENB_SHIFT                      12
#define BCHP_CCL_CC_PAD_CFG_CC2_REG_ENB_DEFAULT                    0x00000000

/* CCL :: CC_PAD_CFG :: CC1_IDDQ [11:11] */
#define BCHP_CCL_CC_PAD_CFG_CC1_IDDQ_MASK                          0x00000800
#define BCHP_CCL_CC_PAD_CFG_CC1_IDDQ_SHIFT                         11
#define BCHP_CCL_CC_PAD_CFG_CC1_IDDQ_DEFAULT                       0x00000000

/* CCL :: CC_PAD_CFG :: CC1_DIFF_ENB [10:10] */
#define BCHP_CCL_CC_PAD_CFG_CC1_DIFF_ENB_MASK                      0x00000400
#define BCHP_CCL_CC_PAD_CFG_CC1_DIFF_ENB_SHIFT                     10
#define BCHP_CCL_CC_PAD_CFG_CC1_DIFF_ENB_DEFAULT                   0x00000000

/* CCL :: CC_PAD_CFG :: CC1_TX_MODE [09:09] */
#define BCHP_CCL_CC_PAD_CFG_CC1_TX_MODE_MASK                       0x00000200
#define BCHP_CCL_CC_PAD_CFG_CC1_TX_MODE_SHIFT                      9
#define BCHP_CCL_CC_PAD_CFG_CC1_TX_MODE_DEFAULT                    0x00000000

/* CCL :: CC_PAD_CFG :: CC1_REG_ENB [08:08] */
#define BCHP_CCL_CC_PAD_CFG_CC1_REG_ENB_MASK                       0x00000100
#define BCHP_CCL_CC_PAD_CFG_CC1_REG_ENB_SHIFT                      8
#define BCHP_CCL_CC_PAD_CFG_CC1_REG_ENB_DEFAULT                    0x00000000

/* CCL :: CC_PAD_CFG :: POWER_DETECT [07:06] */
#define BCHP_CCL_CC_PAD_CFG_POWER_DETECT_MASK                      0x000000c0
#define BCHP_CCL_CC_PAD_CFG_POWER_DETECT_SHIFT                     6
#define BCHP_CCL_CC_PAD_CFG_POWER_DETECT_DEFAULT                   0x00000000

/* CCL :: CC_PAD_CFG :: POWER_INDICATE [05:04] */
#define BCHP_CCL_CC_PAD_CFG_POWER_INDICATE_MASK                    0x00000030
#define BCHP_CCL_CC_PAD_CFG_POWER_INDICATE_SHIFT                   4
#define BCHP_CCL_CC_PAD_CFG_POWER_INDICATE_DEFAULT                 0x00000000

/* CCL :: CC_PAD_CFG :: reserved1 [03:03] */
#define BCHP_CCL_CC_PAD_CFG_reserved1_MASK                         0x00000008
#define BCHP_CCL_CC_PAD_CFG_reserved1_SHIFT                        3

/* CCL :: CC_PAD_CFG :: INVERT_INPUT_DATA [02:02] */
#define BCHP_CCL_CC_PAD_CFG_INVERT_INPUT_DATA_MASK                 0x00000004
#define BCHP_CCL_CC_PAD_CFG_INVERT_INPUT_DATA_SHIFT                2
#define BCHP_CCL_CC_PAD_CFG_INVERT_INPUT_DATA_DEFAULT              0x00000000

/* CCL :: CC_PAD_CFG :: INVERT_OUTPUT_DATA [01:01] */
#define BCHP_CCL_CC_PAD_CFG_INVERT_OUTPUT_DATA_MASK                0x00000002
#define BCHP_CCL_CC_PAD_CFG_INVERT_OUTPUT_DATA_SHIFT               1
#define BCHP_CCL_CC_PAD_CFG_INVERT_OUTPUT_DATA_DEFAULT             0x00000000

/* CCL :: CC_PAD_CFG :: INVERT_OUTPUT_ENABLE [00:00] */
#define BCHP_CCL_CC_PAD_CFG_INVERT_OUTPUT_ENABLE_MASK              0x00000001
#define BCHP_CCL_CC_PAD_CFG_INVERT_OUTPUT_ENABLE_SHIFT             0
#define BCHP_CCL_CC_PAD_CFG_INVERT_OUTPUT_ENABLE_DEFAULT           0x00000000

/***************************************************************************
 *CC_PAD_CTRL - CC Pads Control Register
 ***************************************************************************/
/* CCL :: CC_PAD_CTRL :: reserved0 [31:30] */
#define BCHP_CCL_CC_PAD_CTRL_reserved0_MASK                        0xc0000000
#define BCHP_CCL_CC_PAD_CTRL_reserved0_SHIFT                       30

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC2_VCONN [29:29] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_VCONN_MASK               0x20000000
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_VCONN_SHIFT              29
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_VCONN_DEFAULT            0x00000000

/* CCL :: CC_PAD_CTRL :: CC2_VCONN [28:28] */
#define BCHP_CCL_CC_PAD_CTRL_CC2_VCONN_MASK                        0x10000000
#define BCHP_CCL_CC_PAD_CTRL_CC2_VCONN_SHIFT                       28
#define BCHP_CCL_CC_PAD_CTRL_CC2_VCONN_DEFAULT                     0x00000000

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC2_VOLTAGE [27:27] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_VOLTAGE_MASK             0x08000000
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_VOLTAGE_SHIFT            27
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_VOLTAGE_DEFAULT          0x00000000

/* CCL :: CC_PAD_CTRL :: CC2_VOLTAGE [26:24] */
#define BCHP_CCL_CC_PAD_CTRL_CC2_VOLTAGE_MASK                      0x07000000
#define BCHP_CCL_CC_PAD_CTRL_CC2_VOLTAGE_SHIFT                     24
#define BCHP_CCL_CC_PAD_CTRL_CC2_VOLTAGE_DEFAULT                   0x00000000

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC2_RESISTORS [23:23] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_RESISTORS_MASK           0x00800000
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_RESISTORS_SHIFT          23
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_RESISTORS_DEFAULT        0x00000000

/* CCL :: CC_PAD_CTRL :: CC2_RESISTORS_SEL [22:20] */
#define BCHP_CCL_CC_PAD_CTRL_CC2_RESISTORS_SEL_MASK                0x00700000
#define BCHP_CCL_CC_PAD_CTRL_CC2_RESISTORS_SEL_SHIFT               20
#define BCHP_CCL_CC_PAD_CTRL_CC2_RESISTORS_SEL_DEFAULT             0x00000000

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC2 [19:19] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_MASK                     0x00080000
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_SHIFT                    19
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC2_DEFAULT                  0x00000000

/* CCL :: CC_PAD_CTRL :: reserved1 [18:18] */
#define BCHP_CCL_CC_PAD_CTRL_reserved1_MASK                        0x00040000
#define BCHP_CCL_CC_PAD_CTRL_reserved1_SHIFT                       18

/* CCL :: CC_PAD_CTRL :: CC2_DOUT_ENB [17:17] */
#define BCHP_CCL_CC_PAD_CTRL_CC2_DOUT_ENB_MASK                     0x00020000
#define BCHP_CCL_CC_PAD_CTRL_CC2_DOUT_ENB_SHIFT                    17
#define BCHP_CCL_CC_PAD_CTRL_CC2_DOUT_ENB_DEFAULT                  0x00000000

/* CCL :: CC_PAD_CTRL :: CC2_DOUT [16:16] */
#define BCHP_CCL_CC_PAD_CTRL_CC2_DOUT_MASK                         0x00010000
#define BCHP_CCL_CC_PAD_CTRL_CC2_DOUT_SHIFT                        16
#define BCHP_CCL_CC_PAD_CTRL_CC2_DOUT_DEFAULT                      0x00000000

/* CCL :: CC_PAD_CTRL :: reserved2 [15:14] */
#define BCHP_CCL_CC_PAD_CTRL_reserved2_MASK                        0x0000c000
#define BCHP_CCL_CC_PAD_CTRL_reserved2_SHIFT                       14

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC1_VCONN [13:13] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_VCONN_MASK               0x00002000
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_VCONN_SHIFT              13
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_VCONN_DEFAULT            0x00000000

/* CCL :: CC_PAD_CTRL :: CC1_VCONN [12:12] */
#define BCHP_CCL_CC_PAD_CTRL_CC1_VCONN_MASK                        0x00001000
#define BCHP_CCL_CC_PAD_CTRL_CC1_VCONN_SHIFT                       12
#define BCHP_CCL_CC_PAD_CTRL_CC1_VCONN_DEFAULT                     0x00000000

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC1_VOLTAGE [11:11] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_VOLTAGE_MASK             0x00000800
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_VOLTAGE_SHIFT            11
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_VOLTAGE_DEFAULT          0x00000000

/* CCL :: CC_PAD_CTRL :: CC1_VOLTAGE [10:08] */
#define BCHP_CCL_CC_PAD_CTRL_CC1_VOLTAGE_MASK                      0x00000700
#define BCHP_CCL_CC_PAD_CTRL_CC1_VOLTAGE_SHIFT                     8
#define BCHP_CCL_CC_PAD_CTRL_CC1_VOLTAGE_DEFAULT                   0x00000000

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC1_RESISTORS [07:07] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_RESISTORS_MASK           0x00000080
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_RESISTORS_SHIFT          7
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_RESISTORS_DEFAULT        0x00000000

/* CCL :: CC_PAD_CTRL :: CC1_RESISTORS_SEL [06:04] */
#define BCHP_CCL_CC_PAD_CTRL_CC1_RESISTORS_SEL_MASK                0x00000070
#define BCHP_CCL_CC_PAD_CTRL_CC1_RESISTORS_SEL_SHIFT               4
#define BCHP_CCL_CC_PAD_CTRL_CC1_RESISTORS_SEL_DEFAULT             0x00000000

/* CCL :: CC_PAD_CTRL :: OVERRIDE_CC1 [03:03] */
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_MASK                     0x00000008
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_SHIFT                    3
#define BCHP_CCL_CC_PAD_CTRL_OVERRIDE_CC1_DEFAULT                  0x00000000

/* CCL :: CC_PAD_CTRL :: reserved3 [02:02] */
#define BCHP_CCL_CC_PAD_CTRL_reserved3_MASK                        0x00000004
#define BCHP_CCL_CC_PAD_CTRL_reserved3_SHIFT                       2

/* CCL :: CC_PAD_CTRL :: CC1_DOUT_ENB [01:01] */
#define BCHP_CCL_CC_PAD_CTRL_CC1_DOUT_ENB_MASK                     0x00000002
#define BCHP_CCL_CC_PAD_CTRL_CC1_DOUT_ENB_SHIFT                    1
#define BCHP_CCL_CC_PAD_CTRL_CC1_DOUT_ENB_DEFAULT                  0x00000000

/* CCL :: CC_PAD_CTRL :: CC1_DOUT [00:00] */
#define BCHP_CCL_CC_PAD_CTRL_CC1_DOUT_MASK                         0x00000001
#define BCHP_CCL_CC_PAD_CTRL_CC1_DOUT_SHIFT                        0
#define BCHP_CCL_CC_PAD_CTRL_CC1_DOUT_DEFAULT                      0x00000000

/***************************************************************************
 *CC_PAD_STATUS - CC Pads Status Register
 ***************************************************************************/
/* CCL :: CC_PAD_STATUS :: reserved0 [31:30] */
#define BCHP_CCL_CC_PAD_STATUS_reserved0_MASK                      0xc0000000
#define BCHP_CCL_CC_PAD_STATUS_reserved0_SHIFT                     30

/* CCL :: CC_PAD_STATUS :: CC2_VCONN_OVER_CURRENT [29:29] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_VCONN_OVER_CURRENT_MASK         0x20000000
#define BCHP_CCL_CC_PAD_STATUS_CC2_VCONN_OVER_CURRENT_SHIFT        29

/* CCL :: CC_PAD_STATUS :: CC2_VCONN [28:28] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_VCONN_MASK                      0x10000000
#define BCHP_CCL_CC_PAD_STATUS_CC2_VCONN_SHIFT                     28

/* CCL :: CC_PAD_STATUS :: reserved1 [27:27] */
#define BCHP_CCL_CC_PAD_STATUS_reserved1_MASK                      0x08000000
#define BCHP_CCL_CC_PAD_STATUS_reserved1_SHIFT                     27

/* CCL :: CC_PAD_STATUS :: CC2_RESISTORS [26:24] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_RESISTORS_MASK                  0x07000000
#define BCHP_CCL_CC_PAD_STATUS_CC2_RESISTORS_SHIFT                 24

/* CCL :: CC_PAD_STATUS :: reserved2 [23:23] */
#define BCHP_CCL_CC_PAD_STATUS_reserved2_MASK                      0x00800000
#define BCHP_CCL_CC_PAD_STATUS_reserved2_SHIFT                     23

/* CCL :: CC_PAD_STATUS :: CC2_VOLTAGE [22:20] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_VOLTAGE_MASK                    0x00700000
#define BCHP_CCL_CC_PAD_STATUS_CC2_VOLTAGE_SHIFT                   20

/* CCL :: CC_PAD_STATUS :: reserved3 [19:19] */
#define BCHP_CCL_CC_PAD_STATUS_reserved3_MASK                      0x00080000
#define BCHP_CCL_CC_PAD_STATUS_reserved3_SHIFT                     19

/* CCL :: CC_PAD_STATUS :: CC2_DOUT_ENB [18:18] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_DOUT_ENB_MASK                   0x00040000
#define BCHP_CCL_CC_PAD_STATUS_CC2_DOUT_ENB_SHIFT                  18

/* CCL :: CC_PAD_STATUS :: CC2_DOUT [17:17] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_DOUT_MASK                       0x00020000
#define BCHP_CCL_CC_PAD_STATUS_CC2_DOUT_SHIFT                      17

/* CCL :: CC_PAD_STATUS :: CC2_DIN [16:16] */
#define BCHP_CCL_CC_PAD_STATUS_CC2_DIN_MASK                        0x00010000
#define BCHP_CCL_CC_PAD_STATUS_CC2_DIN_SHIFT                       16

/* CCL :: CC_PAD_STATUS :: reserved4 [15:14] */
#define BCHP_CCL_CC_PAD_STATUS_reserved4_MASK                      0x0000c000
#define BCHP_CCL_CC_PAD_STATUS_reserved4_SHIFT                     14

/* CCL :: CC_PAD_STATUS :: CC1_VCONN_OVER_CURRENT [13:13] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_VCONN_OVER_CURRENT_MASK         0x00002000
#define BCHP_CCL_CC_PAD_STATUS_CC1_VCONN_OVER_CURRENT_SHIFT        13

/* CCL :: CC_PAD_STATUS :: CC1_VCONN [12:12] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_VCONN_MASK                      0x00001000
#define BCHP_CCL_CC_PAD_STATUS_CC1_VCONN_SHIFT                     12

/* CCL :: CC_PAD_STATUS :: reserved5 [11:11] */
#define BCHP_CCL_CC_PAD_STATUS_reserved5_MASK                      0x00000800
#define BCHP_CCL_CC_PAD_STATUS_reserved5_SHIFT                     11

/* CCL :: CC_PAD_STATUS :: CC1_RESISTORS [10:08] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_RESISTORS_MASK                  0x00000700
#define BCHP_CCL_CC_PAD_STATUS_CC1_RESISTORS_SHIFT                 8

/* CCL :: CC_PAD_STATUS :: reserved6 [07:07] */
#define BCHP_CCL_CC_PAD_STATUS_reserved6_MASK                      0x00000080
#define BCHP_CCL_CC_PAD_STATUS_reserved6_SHIFT                     7

/* CCL :: CC_PAD_STATUS :: CC1_VOLTAGE [06:04] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_VOLTAGE_MASK                    0x00000070
#define BCHP_CCL_CC_PAD_STATUS_CC1_VOLTAGE_SHIFT                   4

/* CCL :: CC_PAD_STATUS :: reserved7 [03:03] */
#define BCHP_CCL_CC_PAD_STATUS_reserved7_MASK                      0x00000008
#define BCHP_CCL_CC_PAD_STATUS_reserved7_SHIFT                     3

/* CCL :: CC_PAD_STATUS :: CC1_DOUT_ENB [02:02] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_DOUT_ENB_MASK                   0x00000004
#define BCHP_CCL_CC_PAD_STATUS_CC1_DOUT_ENB_SHIFT                  2

/* CCL :: CC_PAD_STATUS :: CC1_DOUT [01:01] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_DOUT_MASK                       0x00000002
#define BCHP_CCL_CC_PAD_STATUS_CC1_DOUT_SHIFT                      1

/* CCL :: CC_PAD_STATUS :: CC1_DIN [00:00] */
#define BCHP_CCL_CC_PAD_STATUS_CC1_DIN_MASK                        0x00000001
#define BCHP_CCL_CC_PAD_STATUS_CC1_DIN_SHIFT                       0

/***************************************************************************
 *VBUS_SENSE_CFG_0 - VBUS_SENSE Pad Configuration Register 0
 ***************************************************************************/
/* CCL :: VBUS_SENSE_CFG_0 :: reserved0 [31:27] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved0_MASK                   0xf8000000
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved0_SHIFT                  27

/* CCL :: VBUS_SENSE_CFG_0 :: INVERT_VBROWNOUT [26:26] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VBROWNOUT_MASK            0x04000000
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VBROWNOUT_SHIFT           26
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VBROWNOUT_DEFAULT         0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: INVERT_VSAFE5V [25:25] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VSAFE5V_MASK              0x02000000
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VSAFE5V_SHIFT             25
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VSAFE5V_DEFAULT           0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: INVERT_VSAFE0V [24:24] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VSAFE0V_MASK              0x01000000
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VSAFE0V_SHIFT             24
#define BCHP_CCL_VBUS_SENSE_CFG_0_INVERT_VSAFE0V_DEFAULT           0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: reserved1 [23:22] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved1_MASK                   0x00c00000
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved1_SHIFT                  22

/* CCL :: VBUS_SENSE_CFG_0 :: OVERRIDE_VBROWNOUT [21:21] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VBROWNOUT_MASK          0x00200000
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VBROWNOUT_SHIFT         21
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VBROWNOUT_DEFAULT       0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: VBROWNOUT_CTRL [20:20] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_CTRL_MASK              0x00100000
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_CTRL_SHIFT             20
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_CTRL_DEFAULT           0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: OVERRIDE_VSAFE5V [19:19] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VSAFE5V_MASK            0x00080000
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VSAFE5V_SHIFT           19
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VSAFE5V_DEFAULT         0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: VSAFE5V_CTRL [18:18] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE5V_CTRL_MASK                0x00040000
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE5V_CTRL_SHIFT               18
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE5V_CTRL_DEFAULT             0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: OVERRIDE_VSAFE0V [17:17] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VSAFE0V_MASK            0x00020000
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VSAFE0V_SHIFT           17
#define BCHP_CCL_VBUS_SENSE_CFG_0_OVERRIDE_VSAFE0V_DEFAULT         0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: VSAFE0V_CTRL [16:16] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE0V_CTRL_MASK                0x00010000
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE0V_CTRL_SHIFT               16
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE0V_CTRL_DEFAULT             0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: DISABLE_INT_RESDIV [15:15] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_DISABLE_INT_RESDIV_MASK          0x00008000
#define BCHP_CCL_VBUS_SENSE_CFG_0_DISABLE_INT_RESDIV_SHIFT         15
#define BCHP_CCL_VBUS_SENSE_CFG_0_DISABLE_INT_RESDIV_DEFAULT       0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: HYST_EN [14:14] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_HYST_EN_MASK                     0x00004000
#define BCHP_CCL_VBUS_SENSE_CFG_0_HYST_EN_SHIFT                    14
#define BCHP_CCL_VBUS_SENSE_CFG_0_HYST_EN_DEFAULT                  0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: VBROWNOUT_EN [13:13] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_EN_MASK                0x00002000
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_EN_SHIFT               13
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_EN_DEFAULT             0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: VSAFE_EN [12:12] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE_EN_MASK                    0x00001000
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE_EN_SHIFT                   12
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE_EN_DEFAULT                 0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: reserved2 [11:11] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved2_MASK                   0x00000800
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved2_SHIFT                  11

/* CCL :: VBUS_SENSE_CFG_0 :: VBROWNOUT_SEL [10:08] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_SEL_MASK               0x00000700
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_SEL_SHIFT              8
#define BCHP_CCL_VBUS_SENSE_CFG_0_VBROWNOUT_SEL_DEFAULT            0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: reserved3 [07:07] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved3_MASK                   0x00000080
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved3_SHIFT                  7

/* CCL :: VBUS_SENSE_CFG_0 :: VSAFE5V_SEL [06:04] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE5V_SEL_MASK                 0x00000070
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE5V_SEL_SHIFT                4
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE5V_SEL_DEFAULT              0x00000000

/* CCL :: VBUS_SENSE_CFG_0 :: reserved4 [03:03] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved4_MASK                   0x00000008
#define BCHP_CCL_VBUS_SENSE_CFG_0_reserved4_SHIFT                  3

/* CCL :: VBUS_SENSE_CFG_0 :: VSAFE0V_SEL [02:00] */
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE0V_SEL_MASK                 0x00000007
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE0V_SEL_SHIFT                0
#define BCHP_CCL_VBUS_SENSE_CFG_0_VSAFE0V_SEL_DEFAULT              0x00000000

/***************************************************************************
 *VBUS_SENSE_CFG_1 - VBUS_SENSE Pad Configuration Register 1
 ***************************************************************************/
/* CCL :: VBUS_SENSE_CFG_1 :: reserved0 [31:24] */
#define BCHP_CCL_VBUS_SENSE_CFG_1_reserved0_MASK                   0xff000000
#define BCHP_CCL_VBUS_SENSE_CFG_1_reserved0_SHIFT                  24

/* CCL :: VBUS_SENSE_CFG_1 :: T_VBROWNOUT_DEBOUNCE [23:16] */
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VBROWNOUT_DEBOUNCE_MASK        0x00ff0000
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VBROWNOUT_DEBOUNCE_SHIFT       16
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VBROWNOUT_DEBOUNCE_DEFAULT     0x00000002

/* CCL :: VBUS_SENSE_CFG_1 :: T_VSAFE5V_DEBOUNCE [15:08] */
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VSAFE5V_DEBOUNCE_MASK          0x0000ff00
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VSAFE5V_DEBOUNCE_SHIFT         8
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VSAFE5V_DEBOUNCE_DEFAULT       0x0000000a

/* CCL :: VBUS_SENSE_CFG_1 :: T_VSAFE0V_DEBOUNCE [07:00] */
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VSAFE0V_DEBOUNCE_MASK          0x000000ff
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VSAFE0V_DEBOUNCE_SHIFT         0
#define BCHP_CCL_VBUS_SENSE_CFG_1_T_VSAFE0V_DEBOUNCE_DEFAULT       0x0000000a

/***************************************************************************
 *VBUS_SENSE_STATUS - VBUS_SENSE Pad Status Register
 ***************************************************************************/
/* CCL :: VBUS_SENSE_STATUS :: reserved0 [31:04] */
#define BCHP_CCL_VBUS_SENSE_STATUS_reserved0_MASK                  0xfffffff0
#define BCHP_CCL_VBUS_SENSE_STATUS_reserved0_SHIFT                 4

/* CCL :: VBUS_SENSE_STATUS :: OVER_VOLTAGE [03:03] */
#define BCHP_CCL_VBUS_SENSE_STATUS_OVER_VOLTAGE_MASK               0x00000008
#define BCHP_CCL_VBUS_SENSE_STATUS_OVER_VOLTAGE_SHIFT              3

/* CCL :: VBUS_SENSE_STATUS :: VBROWNOUT [02:02] */
#define BCHP_CCL_VBUS_SENSE_STATUS_VBROWNOUT_MASK                  0x00000004
#define BCHP_CCL_VBUS_SENSE_STATUS_VBROWNOUT_SHIFT                 2

/* CCL :: VBUS_SENSE_STATUS :: VSAFE5V [01:01] */
#define BCHP_CCL_VBUS_SENSE_STATUS_VSAFE5V_MASK                    0x00000002
#define BCHP_CCL_VBUS_SENSE_STATUS_VSAFE5V_SHIFT                   1

/* CCL :: VBUS_SENSE_STATUS :: VSAFE0V [00:00] */
#define BCHP_CCL_VBUS_SENSE_STATUS_VSAFE0V_MASK                    0x00000001
#define BCHP_CCL_VBUS_SENSE_STATUS_VSAFE0V_SHIFT                   0

/***************************************************************************
 *SPARE_REG_0 - Spare Register 0
 ***************************************************************************/
/* CCL :: SPARE_REG_0 :: SPARE_31_0 [31:00] */
#define BCHP_CCL_SPARE_REG_0_SPARE_31_0_MASK                       0xffffffff
#define BCHP_CCL_SPARE_REG_0_SPARE_31_0_SHIFT                      0
#define BCHP_CCL_SPARE_REG_0_SPARE_31_0_DEFAULT                    0x00000000

/***************************************************************************
 *SPARE_REG_1 - Spare Register 1
 ***************************************************************************/
/* CCL :: SPARE_REG_1 :: SPARE_31_0 [31:00] */
#define BCHP_CCL_SPARE_REG_1_SPARE_31_0_MASK                       0xffffffff
#define BCHP_CCL_SPARE_REG_1_SPARE_31_0_SHIFT                      0
#define BCHP_CCL_SPARE_REG_1_SPARE_31_0_DEFAULT                    0x00000000

/***************************************************************************
 *SPARE_REG_2 - Spare Register 2
 ***************************************************************************/
/* CCL :: SPARE_REG_2 :: SPARE_31_0 [31:00] */
#define BCHP_CCL_SPARE_REG_2_SPARE_31_0_MASK                       0xffffffff
#define BCHP_CCL_SPARE_REG_2_SPARE_31_0_SHIFT                      0
#define BCHP_CCL_SPARE_REG_2_SPARE_31_0_DEFAULT                    0x00000000

/***************************************************************************
 *SPARE_REG_3 - Spare Register 3
 ***************************************************************************/
/* CCL :: SPARE_REG_3 :: SPARE_31_0 [31:00] */
#define BCHP_CCL_SPARE_REG_3_SPARE_31_0_MASK                       0xffffffff
#define BCHP_CCL_SPARE_REG_3_SPARE_31_0_SHIFT                      0
#define BCHP_CCL_SPARE_REG_3_SPARE_31_0_DEFAULT                    0x00000000

#endif /* #ifndef BCHP_CCL_H__ */

/* End of File */
