// Seed: 144050622
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4
);
  type_10 id_5 (
      id_2,
      1
  );
  type_11(
      id_0, 1 !== 1
  );
  assign id_3 = id_4;
endmodule
