-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-013                                 
-- Generated date:              Fri Apr 29 16:20:28 +0100 2016                      

Solution Settings: Render.v7
  Current state: extract
  Project: RenderBlock
  
  Design Input Files Specified
    $PROJECT_HOME/src/Render.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Render/core                       21  614401     614401            0  0          
    Design Total:                      21  614401     614401            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(1,0,1,0,2)                           2.319      2.319 0.506          0           1 
    mgc_add(19,0,2,1,19)                        20.000     20.000 1.908          1           1 
    mgc_add(2,0,1,0,2)                           3.315      3.315 0.658          0           2 
    mgc_add(2,0,1,0,3)                           3.315      3.315 0.658          0           1 
    mgc_add(2,0,2,0,3)                           3.311      3.311 0.653          0           1 
    mgc_add(4,0,4,0,5)                           5.293      5.293 0.854          3           3 
    mgc_add(5,0,4,1,6)                           6.000      6.000 0.778          2           2 
    mgc_add(5,0,5,0,6)                           6.285      6.285 0.938          4           1 
    mgc_add(6,0,6,1,7)                           7.000      7.000 0.854          2           2 
    mgc_add(8,0,7,0,8)                           9.262      9.262 1.165          1           1 
    mgc_and(19,2)                               13.867     13.867 0.263          0           1 
    mgc_mux(12,1,2)                             11.033     11.033 0.369          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           7 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(12,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(19,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(1,12)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):             117.901    118.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     96.3         152.5           117.9        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             96.3 (100%)  152.5 (100%)    117.9 (100%) 
      MUX:                 0.0          45.6  (30%)     11.0   (9%) 
      FUNC:               96.3 (100%)   93.0  (61%)     93.0  (79%) 
      LOGIC:               0.0          13.9   (9%)     13.9  (12%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                   Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------- ---------- -------------- ----------- -----------------------------------------------------
    for:i#1.sva                        19                            for:i#1.sva                                           
    for:i#1.sva#1                      19                            for:i#1.sva#1                                         
    v_out:rsc:mgc_out_stdreg.d         12                            v_out:rsc:mgc_out_stdreg.d                            
    for:slc.itm                         1                            for:slc.itm                                           
                                                                                                                           
    Total:                             51              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  6.276222000000001
      Slack:      13.723778
      
      Path                                          Startpoint                   Endpoint                                    Delay  Slack   
      --------------------------------------------- ---------------------------- ------------------------------------------- ------ -------
      1                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1.itm                                                                                   0.0000 0.0000  
        Render:core/conc#24                                                                                                  0.0000 0.0000  
        Render:core/conc#24.itm                                                                                              0.0000 0.0000  
        Render:core/for:acc#6                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#6.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#3                                                                                                0.0000 0.8536  
        Render:core/for:slc#3.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)                                                                                        0.0000 3.4145  
        Render:core/slc(acc.imod.sva).itm                                                                                    0.0000 3.4145  
        Render:core/for:not#8                       mgc_not_1                                                                0.0000 3.4145  
        Render:core/for:not#8.itm                                                                                            0.0000 3.4145  
        Render:core/conc#21                                                                                                  0.0000 3.4145  
        Render:core/conc#21.itm                                                                                              0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)                                                                                      0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva).itm                                                                                  0.0000 4.9697  
        Render:core/conc#19                                                                                                  0.0000 4.9697  
        Render:core/conc#19.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      2                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1.itm                                                                                   0.0000 0.0000  
        Render:core/conc#24                                                                                                  0.0000 0.0000  
        Render:core/conc#24.itm                                                                                              0.0000 0.0000  
        Render:core/for:acc#6                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#6.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#3                                                                                                0.0000 0.8536  
        Render:core/for:slc#3.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)                                                                                        0.0000 3.4145  
        Render:core/slc(acc.imod.sva).itm                                                                                    0.0000 3.4145  
        Render:core/for:not#8                       mgc_not_1                                                                0.0000 3.4145  
        Render:core/for:not#8.itm                                                                                            0.0000 3.4145  
        Render:core/conc#21                                                                                                  0.0000 3.4145  
        Render:core/conc#21.itm                                                                                              0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      3                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#2                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#2.itm                                                                                   0.0000 0.0000  
        Render:core/for:acc#6                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#6.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#3                                                                                                0.0000 0.8536  
        Render:core/for:slc#3.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)                                                                                        0.0000 3.4145  
        Render:core/slc(acc.imod.sva).itm                                                                                    0.0000 3.4145  
        Render:core/for:not#8                       mgc_not_1                                                                0.0000 3.4145  
        Render:core/for:not#8.itm                                                                                            0.0000 3.4145  
        Render:core/conc#21                                                                                                  0.0000 3.4145  
        Render:core/conc#21.itm                                                                                              0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      4                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1.itm                                                                                   0.0000 0.0000  
        Render:core/conc#24                                                                                                  0.0000 0.0000  
        Render:core/conc#24.itm                                                                                              0.0000 0.0000  
        Render:core/for:acc#6                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#6.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#3                                                                                                0.0000 0.8536  
        Render:core/for:slc#3.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1.itm                                                                                  0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      5                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#3                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#3.itm                                                                                   0.0000 0.0000  
        Render:core/conc#25                                                                                                  0.0000 0.0000  
        Render:core/conc#25.itm                                                                                              0.0000 0.0000  
        Render:core/for:acc#5                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#5.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#2                                                                                                0.0000 0.8536  
        Render:core/for:slc#2.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1.itm                                                                                  0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      6                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#2                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#2.itm                                                                                   0.0000 0.0000  
        Render:core/for:acc#6                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#6.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#3                                                                                                0.0000 0.8536  
        Render:core/for:slc#3.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1.itm                                                                                  0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      7                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#4                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#4.itm                                                                                   0.0000 0.0000  
        Render:core/for:conc#37                                                                                              0.0000 0.0000  
        Render:core/for:conc#37.itm                                                                                          0.0000 0.0000  
        Render:core/for:acc#5                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#5.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#2                                                                                                0.0000 0.8536  
        Render:core/for:slc#2.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1.itm                                                                                  0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      8                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 6.2762 13.7238 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#5                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#5.itm                                                                                   0.0000 0.0000  
        Render:core/for:conc#37                                                                                              0.0000 0.0000  
        Render:core/for:conc#37.itm                                                                                          0.0000 0.0000  
        Render:core/for:acc#5                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#5.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#2                                                                                                0.0000 0.8536  
        Render:core/for:slc#2.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#1.itm                                                                                  0.0000 3.4145  
        Render:core/for:acc#12                      mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/for:acc#12.itm                                                                                           0.0000 4.1921  
        Render:core/for:slc#6                                                                                                0.0000 4.1921  
        Render:core/for:slc#6.itm                                                                                            0.0000 4.1921  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.9697  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.9697  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.9697  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.9697  
        Render:core/for:not#34.itm                                                                                           0.0000 4.9697  
        Render:core/conc#20                                                                                                  0.0000 4.9697  
        Render:core/conc#20.itm                                                                                              0.0000 4.9697  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.9073  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.9073  
        Render:core/for:slc#7                                                                                                0.0000 5.9073  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.9073  
        Render:core/for:conc#34                                                                                              0.0000 5.9073  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.9073  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 6.2762  
        Render:core/mux#1.itm                                                                                                0.0000 6.2762  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 6.2762  
                                                                                                                                            
      9                                             Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 5.4987 14.5013 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#1.itm                                                                                   0.0000 0.0000  
        Render:core/conc#24                                                                                                  0.0000 0.0000  
        Render:core/conc#24.itm                                                                                              0.0000 0.0000  
        Render:core/for:acc#6                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#6.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#3                                                                                                0.0000 0.8536  
        Render:core/for:slc#3.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#2                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#2.itm                                                                                  0.0000 3.4145  
        Render:core/conc#22                                                                                                  0.0000 3.4145  
        Render:core/conc#22.itm                                                                                              0.0000 3.4145  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.1921  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.1921  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.1921  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.1921  
        Render:core/for:not#34.itm                                                                                           0.0000 4.1921  
        Render:core/conc#20                                                                                                  0.0000 4.1921  
        Render:core/conc#20.itm                                                                                              0.0000 4.1921  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.1297  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.1297  
        Render:core/for:slc#7                                                                                                0.0000 5.1297  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.1297  
        Render:core/for:conc#34                                                                                              0.0000 5.1297  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.1297  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 5.4987  
        Render:core/mux#1.itm                                                                                                0.0000 5.4987  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 5.4987  
                                                                                                                                            
      10                                            Render:core/reg(for:i#1.sva) Render:core/reg(v_out:rsc:mgc_out_stdreg.d) 5.4987 14.5013 
                                                                                                                                            
        Instance                                    Component                                                                Delta  Delay   
        --------                                    ---------                                                                -----  -----   
        Render:core/reg(for:i#1.sva)                mgc_reg_pos_19_0_0_1_1_0_0                                               0.0000 0.0000  
        Render:core/for:i#1.sva                                                                                              0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#3                                                                                       0.0000 0.0000  
        Render:core/slc(for:i#1.sva)#3.itm                                                                                   0.0000 0.0000  
        Render:core/conc#25                                                                                                  0.0000 0.0000  
        Render:core/conc#25.itm                                                                                              0.0000 0.0000  
        Render:core/for:acc#5                       mgc_add_4_0_4_0_5                                                        0.8536 0.8536  
        Render:core/for:acc#5.itm                                                                                            0.0000 0.8536  
        Render:core/for:slc#2                                                                                                0.0000 0.8536  
        Render:core/for:slc#2.itm                                                                                            0.0000 0.8536  
        Render:core/for:acc#9                       mgc_add_4_0_4_0_5                                                        0.8536 1.7071  
        Render:core/for:acc#9.itm                                                                                            0.0000 1.7071  
        Render:core/for:acc#11                      mgc_add_6_0_6_1_7                                                        0.8537 2.5608  
        Render:core/for:acc#11.itm                                                                                           0.0000 2.5608  
        Render:core/acc                             mgc_add_6_0_6_1_7                                                        0.8537 3.4145  
        Render:core/acc.imod.sva                                                                                             0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#2                                                                                      0.0000 3.4145  
        Render:core/slc(acc.imod.sva)#2.itm                                                                                  0.0000 3.4145  
        Render:core/conc#22                                                                                                  0.0000 3.4145  
        Render:core/conc#22.itm                                                                                              0.0000 3.4145  
        Render:core/acc#1                           mgc_add_5_0_4_1_6                                                        0.7776 4.1921  
        Render:core/acc.imod#1.sva                                                                                           0.0000 4.1921  
        Render:core/slc(acc.imod#1.sva)#1                                                                                    0.0000 4.1921  
        Render:core/slc(acc.imod#1.sva)#1.itm                                                                                0.0000 4.1921  
        Render:core/for:not#34                      mgc_not_1                                                                0.0000 4.1921  
        Render:core/for:not#34.itm                                                                                           0.0000 4.1921  
        Render:core/conc#20                                                                                                  0.0000 4.1921  
        Render:core/conc#20.itm                                                                                              0.0000 4.1921  
        Render:core/for:acc#13                      mgc_add_5_0_5_0_6                                                        0.9376 5.1297  
        Render:core/for:acc#13.itm                                                                                           0.0000 5.1297  
        Render:core/for:slc#7                                                                                                0.0000 5.1297  
        Render:core/for:acc#2.cse.sva                                                                                        0.0000 5.1297  
        Render:core/for:conc#34                                                                                              0.0000 5.1297  
        Render:core/for:conc#34.itm                                                                                          0.0000 5.1297  
        Render:core/mux#1                           mgc_mux_12_1_2                                                           0.3690 5.4987  
        Render:core/mux#1.itm                                                                                                0.0000 5.4987  
        Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_12_0_0_1_1_0_0                                               0.0000 5.4987  
                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port            Slack (Delay) Messages 
      ------------------------------------------- ------------- ------- ------- --------
      Render:core/reg(for:i#1.sva)                and.itm       19.7375  0.2625          
      Render:core/reg(v_out:rsc:mgc_out_stdreg.d) mux#1.itm     13.7238  6.2762          
      Render:core/reg(for:slc.itm)                for:slc.itm#1 16.9268  3.0732          
      Render:core/reg(for:i#1.sva#1)              for:i#1.sva#2 16.9268  3.0732          
      Render                                      v_out:rsc.z   20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   19     1 
    -                    8     1 
    -                    7     2 
    -                    6     3 
    -                    5     3 
    -                    3     2 
    -                    2     3 
    and                          
    -                    2     1 
    mux                          
    -                    1     1 
    not                          
    -                    1     7 
    reg                          
    -                   19     2 
    -                   12     1 
    -                    1     1 
    write_port                   
    -                   12     1 
    
  End of Report
