<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3154" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3154{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3154{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3154{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3154{left:69px;bottom:1084px;}
#t5_3154{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t6_3154{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t7_3154{left:364px;bottom:1078px;}
#t8_3154{left:379px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t9_3154{left:69px;bottom:1012px;letter-spacing:0.13px;}
#ta_3154{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_3154{left:69px;bottom:988px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#tc_3154{left:499px;bottom:995px;}
#td_3154{left:514px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#te_3154{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3154{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3154{left:196px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3154{left:416px;bottom:955px;}
#ti_3154{left:422px;bottom:955px;letter-spacing:-0.17px;}
#tj_3154{left:470px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tk_3154{left:537px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tl_3154{left:698px;bottom:955px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#tm_3154{left:787px;bottom:955px;letter-spacing:-0.15px;}
#tn_3154{left:816px;bottom:955px;letter-spacing:-0.11px;}
#to_3154{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tp_3154{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3154{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3154{left:69px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ts_3154{left:69px;bottom:855px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tt_3154{left:443px;bottom:855px;letter-spacing:-0.17px;}
#tu_3154{left:559px;bottom:855px;letter-spacing:-0.13px;word-spacing:-1.43px;}
#tv_3154{left:69px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3154{left:69px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_3154{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3154{left:69px;bottom:781px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#tz_3154{left:69px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_3154{left:69px;bottom:696px;letter-spacing:0.15px;}
#t11_3154{left:150px;bottom:696px;letter-spacing:0.2px;}
#t12_3154{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t13_3154{left:69px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t14_3154{left:69px;bottom:637px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t15_3154{left:69px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_3154{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t17_3154{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3154{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3154{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#t1a_3154{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1b_3154{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1c_3154{left:69px;bottom:487px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_3154{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_3154{left:69px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1f_3154{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_3154{left:69px;bottom:412px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t1h_3154{left:69px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3154{left:69px;bottom:327px;letter-spacing:0.16px;}
#t1j_3154{left:150px;bottom:327px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1k_3154{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_3154{left:69px;bottom:286px;letter-spacing:-0.17px;word-spacing:-0.91px;}
#t1m_3154{left:69px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_3154{left:69px;bottom:252px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1o_3154{left:825px;bottom:252px;letter-spacing:-0.09px;}
#t1p_3154{left:69px;bottom:235px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1q_3154{left:69px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t1r_3154{left:69px;bottom:202px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t1s_3154{left:69px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1t_3154{left:69px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1u_3154{left:69px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1v_3154{left:69px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1w_3154{left:69px;bottom:110px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_3154{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3154{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3154{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3154{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3154{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3154{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3154{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3154{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3154" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3154Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3154" style="-webkit-user-select: none;"><object width="935" height="1210" data="3154/3154.svg" type="image/svg+xml" id="pdf3154" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3154" class="t s1_3154">4-54 </span><span id="t2_3154" class="t s1_3154">Vol. 3A </span>
<span id="t3_3154" class="t s2_3154">PAGING </span>
<span id="t4_3154" class="t s3_3154">• </span><span id="t5_3154" class="t s4_3154">VMX transitions invalidate the TLBs and paging-structure caches based on certain control settings. See Section </span>
<span id="t6_3154" class="t s4_3154">27.3.2.5 and Section 28.5.5 in the Intel </span>
<span id="t7_3154" class="t s5_3154">® </span>
<span id="t8_3154" class="t s4_3154">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C. </span>
<span id="t9_3154" class="t s6_3154">4.11.2 </span><span id="ta_3154" class="t s6_3154">VMX Support for Address Translation </span>
<span id="tb_3154" class="t s4_3154">Chapter 29, “VMX Support for Address Translation,” in the Intel </span>
<span id="tc_3154" class="t s5_3154">® </span>
<span id="td_3154" class="t s4_3154">64 and IA-32 Architectures Software Developer’s </span>
<span id="te_3154" class="t s4_3154">Manual, Volume 3C, describes two features of the virtual-machine extensions (VMX) that interact directly with </span>
<span id="tf_3154" class="t s4_3154">paging. These are </span><span id="tg_3154" class="t s7_3154">virtual-processor identifiers </span><span id="th_3154" class="t s4_3154">(</span><span id="ti_3154" class="t s7_3154">VPIDs</span><span id="tj_3154" class="t s4_3154">) and the </span><span id="tk_3154" class="t s7_3154">extended page table </span><span id="tl_3154" class="t s4_3154">mechanism (</span><span id="tm_3154" class="t s7_3154">EPT</span><span id="tn_3154" class="t s4_3154">). </span>
<span id="to_3154" class="t s4_3154">VPIDs provide a way for software to identify to the processor the address spaces for different “virtual processors.” </span>
<span id="tp_3154" class="t s4_3154">The processor may use this identification to maintain concurrently information for multiple address spaces in its </span>
<span id="tq_3154" class="t s4_3154">TLBs and paging-structure caches, even when non-zero PCIDs are not being used. See Section 29.1 for details. </span>
<span id="tr_3154" class="t s4_3154">When EPT is in use, the addresses in the paging-structures are not used as physical addresses to access memory </span>
<span id="ts_3154" class="t s4_3154">and memory-mapped I/O. Instead, they are treated as </span><span id="tt_3154" class="t s7_3154">guest-physical </span><span id="tu_3154" class="t s4_3154">addresses and are translated through a set </span>
<span id="tv_3154" class="t s4_3154">of EPT paging structures to produce physical addresses. EPT can also specify its own access rights and memory </span>
<span id="tw_3154" class="t s4_3154">typing; these are used on conjunction with those specified in this chapter. See Section 29.3 for more information. </span>
<span id="tx_3154" class="t s4_3154">Both VPIDs and EPT may change the way that a processor maintains information in TLBs and paging structure </span>
<span id="ty_3154" class="t s4_3154">caches and the ways in which software can manage that information. Some of the behaviors documented in Section </span>
<span id="tz_3154" class="t s4_3154">4.10 may change. See Section 29.4 for details. </span>
<span id="t10_3154" class="t s8_3154">4.12 </span><span id="t11_3154" class="t s8_3154">USING PAGING FOR VIRTUAL MEMORY </span>
<span id="t12_3154" class="t s4_3154">With paging, portions of the linear-address space need not be mapped to the physical-address space; data for the </span>
<span id="t13_3154" class="t s4_3154">unmapped addresses can be stored externally (e.g., on disk). This method of mapping the linear-address space is </span>
<span id="t14_3154" class="t s4_3154">referred to as virtual memory or demand-paged virtual memory. </span>
<span id="t15_3154" class="t s4_3154">Paging divides the linear address space into fixed-size pages that can be mapped into the physical-address space </span>
<span id="t16_3154" class="t s4_3154">and/or external storage. When a program (or task) references a linear address, the processor uses paging to trans- </span>
<span id="t17_3154" class="t s4_3154">late the linear address into a corresponding physical address if such an address is defined. </span>
<span id="t18_3154" class="t s4_3154">If the page containing the linear address is not currently mapped into the physical-address space, the processor </span>
<span id="t19_3154" class="t s4_3154">generates a page-fault exception as described in Section 4.7. The handler for page-fault exceptions typically directs </span>
<span id="t1a_3154" class="t s4_3154">the operating system or executive to load data for the unmapped page from external storage into physical memory </span>
<span id="t1b_3154" class="t s4_3154">(perhaps writing a different page from physical memory out to external storage in the process) and to map it using </span>
<span id="t1c_3154" class="t s4_3154">paging (by updating the paging structures). When the page has been loaded into physical memory, a return from </span>
<span id="t1d_3154" class="t s4_3154">the exception handler causes the instruction that generated the exception to be restarted. </span>
<span id="t1e_3154" class="t s4_3154">Paging differs from segmentation through its use of fixed-size pages. Unlike segments, which usually are the same </span>
<span id="t1f_3154" class="t s4_3154">size as the code or data structures they hold, pages have a fixed size. If segmentation is the only form of address </span>
<span id="t1g_3154" class="t s4_3154">translation used, a data structure present in physical memory will have all of its parts in memory. If paging is used, </span>
<span id="t1h_3154" class="t s4_3154">a data structure can be partly in memory and partly in disk storage. </span>
<span id="t1i_3154" class="t s8_3154">4.13 </span><span id="t1j_3154" class="t s8_3154">MAPPING SEGMENTS TO PAGES </span>
<span id="t1k_3154" class="t s4_3154">The segmentation and paging mechanisms provide support for a wide variety of approaches to memory manage- </span>
<span id="t1l_3154" class="t s4_3154">ment. When segmentation and paging are combined, segments can be mapped to pages in several ways. To imple- </span>
<span id="t1m_3154" class="t s4_3154">ment a flat (unsegmented) addressing environment, for example, all the code, data, and stack modules can be </span>
<span id="t1n_3154" class="t s4_3154">mapped to one or more large segments (up to 4-GBytes) that share same range of linear addresses (see Figure </span><span id="t1o_3154" class="t s4_3154">3-2 </span>
<span id="t1p_3154" class="t s4_3154">in Section 3.2.2). Here, segments are essentially invisible to applications and the operating-system or executive. If </span>
<span id="t1q_3154" class="t s4_3154">paging is used, the paging mechanism can map a single linear-address space (contained in a single segment) into </span>
<span id="t1r_3154" class="t s4_3154">virtual memory. Alternatively, each program (or task) can have its own large linear-address space (contained in its </span>
<span id="t1s_3154" class="t s4_3154">own segment), which is mapped into virtual memory through its own paging structures. </span>
<span id="t1t_3154" class="t s4_3154">Segments can be smaller than the size of a page. If one of these segments is placed in a page which is not shared </span>
<span id="t1u_3154" class="t s4_3154">with another segment, the extra memory is wasted. For example, a small data structure, such as a 1-Byte sema- </span>
<span id="t1v_3154" class="t s4_3154">phore, occupies 4 KBytes if it is placed in a page by itself. If many semaphores are used, it is more efficient to pack </span>
<span id="t1w_3154" class="t s4_3154">them into a single page. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
