
Test-lvgl-757_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015d8  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08101870  08101870  00011870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08101888  08101888  00011888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0810188c  0810188c  0001188c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  10000000  08101890  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000098  10000010  081018a0  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  100000a8  081018a0  000200a8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d90a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001c75  00000000  00000000  0002d94a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000728  00000000  00000000  0002f5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000680  00000000  00000000  0002fce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003cdff  00000000  00000000  00030368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000953d  00000000  00000000  0006d167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018c424  00000000  00000000  000766a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  00202ac8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001b80  00000000  00000000  00202b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08101858 	.word	0x08101858

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08101858 	.word	0x08101858

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b0b      	ldr	r3, [pc, #44]	; (810030c <SystemInit+0x34>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002e2:	4a0a      	ldr	r2, [pc, #40]	; (810030c <SystemInit+0x34>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b07      	ldr	r3, [pc, #28]	; (810030c <SystemInit+0x34>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a06      	ldr	r2, [pc, #24]	; (810030c <SystemInit+0x34>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 81002f8:	4b04      	ldr	r3, [pc, #16]	; (810030c <SystemInit+0x34>)
 81002fa:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 81002fe:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8100300:	bf00      	nop
 8100302:	46bd      	mov	sp, r7
 8100304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100308:	4770      	bx	lr
 810030a:	bf00      	nop
 810030c:	e000ed00 	.word	0xe000ed00

08100310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100310:	b580      	push	{r7, lr}
 8100312:	b082      	sub	sp, #8
 8100314:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100316:	4b1c      	ldr	r3, [pc, #112]	; (8100388 <main+0x78>)
 8100318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810031c:	4a1a      	ldr	r2, [pc, #104]	; (8100388 <main+0x78>)
 810031e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100322:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100326:	4b18      	ldr	r3, [pc, #96]	; (8100388 <main+0x78>)
 8100328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810032c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100330:	607b      	str	r3, [r7, #4]
 8100332:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100334:	2001      	movs	r0, #1
 8100336:	f001 f857 	bl	81013e8 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810033a:	f001 f8e1 	bl	8101500 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810033e:	2201      	movs	r2, #1
 8100340:	2102      	movs	r1, #2
 8100342:	2000      	movs	r0, #0
 8100344:	f001 f862 	bl	810140c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100348:	4b10      	ldr	r3, [pc, #64]	; (810038c <main+0x7c>)
 810034a:	681b      	ldr	r3, [r3, #0]
 810034c:	091b      	lsrs	r3, r3, #4
 810034e:	f003 030f 	and.w	r3, r3, #15
 8100352:	2b07      	cmp	r3, #7
 8100354:	d108      	bne.n	8100368 <main+0x58>
 8100356:	4b0e      	ldr	r3, [pc, #56]	; (8100390 <main+0x80>)
 8100358:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810035c:	4a0c      	ldr	r2, [pc, #48]	; (8100390 <main+0x80>)
 810035e:	f043 0301 	orr.w	r3, r3, #1
 8100362:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100366:	e007      	b.n	8100378 <main+0x68>
 8100368:	4b09      	ldr	r3, [pc, #36]	; (8100390 <main+0x80>)
 810036a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810036e:	4a08      	ldr	r2, [pc, #32]	; (8100390 <main+0x80>)
 8100370:	f043 0301 	orr.w	r3, r3, #1
 8100374:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100378:	f000 f8d0 	bl	810051c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 810037c:	f000 f80a 	bl	8100394 <MX_DMA_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_Delay(5);
 8100380:	2005      	movs	r0, #5
 8100382:	f000 f97f 	bl	8100684 <HAL_Delay>
 8100386:	e7fb      	b.n	8100380 <main+0x70>
 8100388:	58024400 	.word	0x58024400
 810038c:	e000ed00 	.word	0xe000ed00
 8100390:	58026400 	.word	0x58026400

08100394 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
static void MX_DMA_Init(void)
{
 8100394:	b580      	push	{r7, lr}
 8100396:	b082      	sub	sp, #8
 8100398:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 810039a:	4b23      	ldr	r3, [pc, #140]	; (8100428 <MX_DMA_Init+0x94>)
 810039c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81003a0:	4a21      	ldr	r2, [pc, #132]	; (8100428 <MX_DMA_Init+0x94>)
 81003a2:	f043 0302 	orr.w	r3, r3, #2
 81003a6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81003aa:	4b1f      	ldr	r3, [pc, #124]	; (8100428 <MX_DMA_Init+0x94>)
 81003ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81003b0:	f003 0302 	and.w	r3, r3, #2
 81003b4:	607b      	str	r3, [r7, #4]
 81003b6:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 81003b8:	4b1c      	ldr	r3, [pc, #112]	; (810042c <MX_DMA_Init+0x98>)
 81003ba:	4a1d      	ldr	r2, [pc, #116]	; (8100430 <MX_DMA_Init+0x9c>)
 81003bc:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Request = DMA_REQUEST_MEM2MEM;
 81003be:	4b1b      	ldr	r3, [pc, #108]	; (810042c <MX_DMA_Init+0x98>)
 81003c0:	2200      	movs	r2, #0
 81003c2:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 81003c4:	4b19      	ldr	r3, [pc, #100]	; (810042c <MX_DMA_Init+0x98>)
 81003c6:	2280      	movs	r2, #128	; 0x80
 81003c8:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 81003ca:	4b18      	ldr	r3, [pc, #96]	; (810042c <MX_DMA_Init+0x98>)
 81003cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 81003d0:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 81003d2:	4b16      	ldr	r3, [pc, #88]	; (810042c <MX_DMA_Init+0x98>)
 81003d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81003d8:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 81003da:	4b14      	ldr	r3, [pc, #80]	; (810042c <MX_DMA_Init+0x98>)
 81003dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81003e0:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 81003e2:	4b12      	ldr	r3, [pc, #72]	; (810042c <MX_DMA_Init+0x98>)
 81003e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81003e8:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 81003ea:	4b10      	ldr	r3, [pc, #64]	; (810042c <MX_DMA_Init+0x98>)
 81003ec:	2200      	movs	r2, #0
 81003ee:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_HIGH;
 81003f0:	4b0e      	ldr	r3, [pc, #56]	; (810042c <MX_DMA_Init+0x98>)
 81003f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 81003f6:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 81003f8:	4b0c      	ldr	r3, [pc, #48]	; (810042c <MX_DMA_Init+0x98>)
 81003fa:	2204      	movs	r2, #4
 81003fc:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 81003fe:	4b0b      	ldr	r3, [pc, #44]	; (810042c <MX_DMA_Init+0x98>)
 8100400:	2200      	movs	r2, #0
 8100402:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8100404:	4b09      	ldr	r3, [pc, #36]	; (810042c <MX_DMA_Init+0x98>)
 8100406:	2200      	movs	r2, #0
 8100408:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 810040a:	4b08      	ldr	r3, [pc, #32]	; (810042c <MX_DMA_Init+0x98>)
 810040c:	2200      	movs	r2, #0
 810040e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8100410:	4806      	ldr	r0, [pc, #24]	; (810042c <MX_DMA_Init+0x98>)
 8100412:	f000 fa53 	bl	81008bc <HAL_DMA_Init>
 8100416:	4603      	mov	r3, r0
 8100418:	2b00      	cmp	r3, #0
 810041a:	d001      	beq.n	8100420 <MX_DMA_Init+0x8c>
  {
    Error_Handler( );
 810041c:	f000 f80a 	bl	8100434 <Error_Handler>
  }

}
 8100420:	bf00      	nop
 8100422:	3708      	adds	r7, #8
 8100424:	46bd      	mov	sp, r7
 8100426:	bd80      	pop	{r7, pc}
 8100428:	58024400 	.word	0x58024400
 810042c:	1000002c 	.word	0x1000002c
 8100430:	40020410 	.word	0x40020410

08100434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100434:	b480      	push	{r7}
 8100436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100438:	b672      	cpsid	i
}
 810043a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 810043c:	e7fe      	b.n	810043c <Error_Handler+0x8>
	...

08100440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100440:	b480      	push	{r7}
 8100442:	b083      	sub	sp, #12
 8100444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100446:	4b0a      	ldr	r3, [pc, #40]	; (8100470 <HAL_MspInit+0x30>)
 8100448:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810044c:	4a08      	ldr	r2, [pc, #32]	; (8100470 <HAL_MspInit+0x30>)
 810044e:	f043 0302 	orr.w	r3, r3, #2
 8100452:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100456:	4b06      	ldr	r3, [pc, #24]	; (8100470 <HAL_MspInit+0x30>)
 8100458:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810045c:	f003 0302 	and.w	r3, r3, #2
 8100460:	607b      	str	r3, [r7, #4]
 8100462:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100464:	bf00      	nop
 8100466:	370c      	adds	r7, #12
 8100468:	46bd      	mov	sp, r7
 810046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810046e:	4770      	bx	lr
 8100470:	58024400 	.word	0x58024400

08100474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100474:	b480      	push	{r7}
 8100476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100478:	e7fe      	b.n	8100478 <NMI_Handler+0x4>

0810047a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810047a:	b480      	push	{r7}
 810047c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810047e:	e7fe      	b.n	810047e <HardFault_Handler+0x4>

08100480 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100480:	b480      	push	{r7}
 8100482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100484:	e7fe      	b.n	8100484 <MemManage_Handler+0x4>

08100486 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100486:	b480      	push	{r7}
 8100488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810048a:	e7fe      	b.n	810048a <BusFault_Handler+0x4>

0810048c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810048c:	b480      	push	{r7}
 810048e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100490:	e7fe      	b.n	8100490 <UsageFault_Handler+0x4>

08100492 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100492:	b480      	push	{r7}
 8100494:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100496:	bf00      	nop
 8100498:	46bd      	mov	sp, r7
 810049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810049e:	4770      	bx	lr

081004a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81004a0:	b480      	push	{r7}
 81004a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81004a4:	bf00      	nop
 81004a6:	46bd      	mov	sp, r7
 81004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81004ac:	4770      	bx	lr

081004ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81004ae:	b480      	push	{r7}
 81004b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81004b2:	bf00      	nop
 81004b4:	46bd      	mov	sp, r7
 81004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81004ba:	4770      	bx	lr

081004bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81004bc:	b580      	push	{r7, lr}
 81004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81004c0:	f000 f8c0 	bl	8100644 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81004c4:	bf00      	nop
 81004c6:	bd80      	pop	{r7, pc}

081004c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81004c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100500 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81004cc:	f7ff ff04 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81004d0:	480c      	ldr	r0, [pc, #48]	; (8100504 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81004d2:	490d      	ldr	r1, [pc, #52]	; (8100508 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81004d4:	4a0d      	ldr	r2, [pc, #52]	; (810050c <LoopFillZerobss+0x1a>)
  movs r3, #0
 81004d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81004d8:	e002      	b.n	81004e0 <LoopCopyDataInit>

081004da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81004da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81004dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81004de:	3304      	adds	r3, #4

081004e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81004e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81004e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81004e4:	d3f9      	bcc.n	81004da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81004e6:	4a0a      	ldr	r2, [pc, #40]	; (8100510 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81004e8:	4c0a      	ldr	r4, [pc, #40]	; (8100514 <LoopFillZerobss+0x22>)
  movs r3, #0
 81004ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 81004ec:	e001      	b.n	81004f2 <LoopFillZerobss>

081004ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81004ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81004f0:	3204      	adds	r2, #4

081004f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81004f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81004f4:	d3fb      	bcc.n	81004ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81004f6:	f001 f98b 	bl	8101810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81004fa:	f7ff ff09 	bl	8100310 <main>
  bx  lr
 81004fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100500:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100504:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100508:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 810050c:	08101890 	.word	0x08101890
  ldr r2, =_sbss
 8100510:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8100514:	100000a8 	.word	0x100000a8

08100518 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100518:	e7fe      	b.n	8100518 <ADC3_IRQHandler>
	...

0810051c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 810051c:	b580      	push	{r7, lr}
 810051e:	b082      	sub	sp, #8
 8100520:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100522:	4b28      	ldr	r3, [pc, #160]	; (81005c4 <HAL_Init+0xa8>)
 8100524:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100528:	4a26      	ldr	r2, [pc, #152]	; (81005c4 <HAL_Init+0xa8>)
 810052a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810052e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100532:	4b24      	ldr	r3, [pc, #144]	; (81005c4 <HAL_Init+0xa8>)
 8100534:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810053c:	603b      	str	r3, [r7, #0]
 810053e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100540:	4b21      	ldr	r3, [pc, #132]	; (81005c8 <HAL_Init+0xac>)
 8100542:	681b      	ldr	r3, [r3, #0]
 8100544:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8100548:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 810054c:	4a1e      	ldr	r2, [pc, #120]	; (81005c8 <HAL_Init+0xac>)
 810054e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8100552:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100554:	4b1c      	ldr	r3, [pc, #112]	; (81005c8 <HAL_Init+0xac>)
 8100556:	681b      	ldr	r3, [r3, #0]
 8100558:	4a1b      	ldr	r2, [pc, #108]	; (81005c8 <HAL_Init+0xac>)
 810055a:	f043 0301 	orr.w	r3, r3, #1
 810055e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100560:	2003      	movs	r0, #3
 8100562:	f000 f965 	bl	8100830 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100566:	f000 ffd9 	bl	810151c <HAL_RCC_GetSysClockFreq>
 810056a:	4602      	mov	r2, r0
 810056c:	4b15      	ldr	r3, [pc, #84]	; (81005c4 <HAL_Init+0xa8>)
 810056e:	699b      	ldr	r3, [r3, #24]
 8100570:	0a1b      	lsrs	r3, r3, #8
 8100572:	f003 030f 	and.w	r3, r3, #15
 8100576:	4915      	ldr	r1, [pc, #84]	; (81005cc <HAL_Init+0xb0>)
 8100578:	5ccb      	ldrb	r3, [r1, r3]
 810057a:	f003 031f 	and.w	r3, r3, #31
 810057e:	fa22 f303 	lsr.w	r3, r2, r3
 8100582:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100584:	4b0f      	ldr	r3, [pc, #60]	; (81005c4 <HAL_Init+0xa8>)
 8100586:	699b      	ldr	r3, [r3, #24]
 8100588:	f003 030f 	and.w	r3, r3, #15
 810058c:	4a0f      	ldr	r2, [pc, #60]	; (81005cc <HAL_Init+0xb0>)
 810058e:	5cd3      	ldrb	r3, [r2, r3]
 8100590:	f003 031f 	and.w	r3, r3, #31
 8100594:	687a      	ldr	r2, [r7, #4]
 8100596:	fa22 f303 	lsr.w	r3, r2, r3
 810059a:	4a0d      	ldr	r2, [pc, #52]	; (81005d0 <HAL_Init+0xb4>)
 810059c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810059e:	4b0c      	ldr	r3, [pc, #48]	; (81005d0 <HAL_Init+0xb4>)
 81005a0:	681b      	ldr	r3, [r3, #0]
 81005a2:	4a0c      	ldr	r2, [pc, #48]	; (81005d4 <HAL_Init+0xb8>)
 81005a4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81005a6:	2000      	movs	r0, #0
 81005a8:	f000 f816 	bl	81005d8 <HAL_InitTick>
 81005ac:	4603      	mov	r3, r0
 81005ae:	2b00      	cmp	r3, #0
 81005b0:	d001      	beq.n	81005b6 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81005b2:	2301      	movs	r3, #1
 81005b4:	e002      	b.n	81005bc <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81005b6:	f7ff ff43 	bl	8100440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81005ba:	2300      	movs	r3, #0
}
 81005bc:	4618      	mov	r0, r3
 81005be:	3708      	adds	r7, #8
 81005c0:	46bd      	mov	sp, r7
 81005c2:	bd80      	pop	{r7, pc}
 81005c4:	58024400 	.word	0x58024400
 81005c8:	40024400 	.word	0x40024400
 81005cc:	08101870 	.word	0x08101870
 81005d0:	10000004 	.word	0x10000004
 81005d4:	10000000 	.word	0x10000000

081005d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81005d8:	b580      	push	{r7, lr}
 81005da:	b082      	sub	sp, #8
 81005dc:	af00      	add	r7, sp, #0
 81005de:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81005e0:	4b15      	ldr	r3, [pc, #84]	; (8100638 <HAL_InitTick+0x60>)
 81005e2:	781b      	ldrb	r3, [r3, #0]
 81005e4:	2b00      	cmp	r3, #0
 81005e6:	d101      	bne.n	81005ec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81005e8:	2301      	movs	r3, #1
 81005ea:	e021      	b.n	8100630 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81005ec:	4b13      	ldr	r3, [pc, #76]	; (810063c <HAL_InitTick+0x64>)
 81005ee:	681a      	ldr	r2, [r3, #0]
 81005f0:	4b11      	ldr	r3, [pc, #68]	; (8100638 <HAL_InitTick+0x60>)
 81005f2:	781b      	ldrb	r3, [r3, #0]
 81005f4:	4619      	mov	r1, r3
 81005f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81005fa:	fbb3 f3f1 	udiv	r3, r3, r1
 81005fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8100602:	4618      	mov	r0, r3
 8100604:	f000 f939 	bl	810087a <HAL_SYSTICK_Config>
 8100608:	4603      	mov	r3, r0
 810060a:	2b00      	cmp	r3, #0
 810060c:	d001      	beq.n	8100612 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810060e:	2301      	movs	r3, #1
 8100610:	e00e      	b.n	8100630 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100612:	687b      	ldr	r3, [r7, #4]
 8100614:	2b0f      	cmp	r3, #15
 8100616:	d80a      	bhi.n	810062e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100618:	2200      	movs	r2, #0
 810061a:	6879      	ldr	r1, [r7, #4]
 810061c:	f04f 30ff 	mov.w	r0, #4294967295
 8100620:	f000 f911 	bl	8100846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100624:	4a06      	ldr	r2, [pc, #24]	; (8100640 <HAL_InitTick+0x68>)
 8100626:	687b      	ldr	r3, [r7, #4]
 8100628:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810062a:	2300      	movs	r3, #0
 810062c:	e000      	b.n	8100630 <HAL_InitTick+0x58>
    return HAL_ERROR;
 810062e:	2301      	movs	r3, #1
}
 8100630:	4618      	mov	r0, r3
 8100632:	3708      	adds	r7, #8
 8100634:	46bd      	mov	sp, r7
 8100636:	bd80      	pop	{r7, pc}
 8100638:	1000000c 	.word	0x1000000c
 810063c:	10000000 	.word	0x10000000
 8100640:	10000008 	.word	0x10000008

08100644 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100644:	b480      	push	{r7}
 8100646:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100648:	4b06      	ldr	r3, [pc, #24]	; (8100664 <HAL_IncTick+0x20>)
 810064a:	781b      	ldrb	r3, [r3, #0]
 810064c:	461a      	mov	r2, r3
 810064e:	4b06      	ldr	r3, [pc, #24]	; (8100668 <HAL_IncTick+0x24>)
 8100650:	681b      	ldr	r3, [r3, #0]
 8100652:	4413      	add	r3, r2
 8100654:	4a04      	ldr	r2, [pc, #16]	; (8100668 <HAL_IncTick+0x24>)
 8100656:	6013      	str	r3, [r2, #0]
}
 8100658:	bf00      	nop
 810065a:	46bd      	mov	sp, r7
 810065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100660:	4770      	bx	lr
 8100662:	bf00      	nop
 8100664:	1000000c 	.word	0x1000000c
 8100668:	100000a4 	.word	0x100000a4

0810066c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 810066c:	b480      	push	{r7}
 810066e:	af00      	add	r7, sp, #0
  return uwTick;
 8100670:	4b03      	ldr	r3, [pc, #12]	; (8100680 <HAL_GetTick+0x14>)
 8100672:	681b      	ldr	r3, [r3, #0]
}
 8100674:	4618      	mov	r0, r3
 8100676:	46bd      	mov	sp, r7
 8100678:	f85d 7b04 	ldr.w	r7, [sp], #4
 810067c:	4770      	bx	lr
 810067e:	bf00      	nop
 8100680:	100000a4 	.word	0x100000a4

08100684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8100684:	b580      	push	{r7, lr}
 8100686:	b084      	sub	sp, #16
 8100688:	af00      	add	r7, sp, #0
 810068a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 810068c:	f7ff ffee 	bl	810066c <HAL_GetTick>
 8100690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8100692:	687b      	ldr	r3, [r7, #4]
 8100694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8100696:	68fb      	ldr	r3, [r7, #12]
 8100698:	f1b3 3fff 	cmp.w	r3, #4294967295
 810069c:	d005      	beq.n	81006aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810069e:	4b0a      	ldr	r3, [pc, #40]	; (81006c8 <HAL_Delay+0x44>)
 81006a0:	781b      	ldrb	r3, [r3, #0]
 81006a2:	461a      	mov	r2, r3
 81006a4:	68fb      	ldr	r3, [r7, #12]
 81006a6:	4413      	add	r3, r2
 81006a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81006aa:	bf00      	nop
 81006ac:	f7ff ffde 	bl	810066c <HAL_GetTick>
 81006b0:	4602      	mov	r2, r0
 81006b2:	68bb      	ldr	r3, [r7, #8]
 81006b4:	1ad3      	subs	r3, r2, r3
 81006b6:	68fa      	ldr	r2, [r7, #12]
 81006b8:	429a      	cmp	r2, r3
 81006ba:	d8f7      	bhi.n	81006ac <HAL_Delay+0x28>
  {
  }
}
 81006bc:	bf00      	nop
 81006be:	bf00      	nop
 81006c0:	3710      	adds	r7, #16
 81006c2:	46bd      	mov	sp, r7
 81006c4:	bd80      	pop	{r7, pc}
 81006c6:	bf00      	nop
 81006c8:	1000000c 	.word	0x1000000c

081006cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81006cc:	b480      	push	{r7}
 81006ce:	b085      	sub	sp, #20
 81006d0:	af00      	add	r7, sp, #0
 81006d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81006d4:	687b      	ldr	r3, [r7, #4]
 81006d6:	f003 0307 	and.w	r3, r3, #7
 81006da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81006dc:	4b0c      	ldr	r3, [pc, #48]	; (8100710 <__NVIC_SetPriorityGrouping+0x44>)
 81006de:	68db      	ldr	r3, [r3, #12]
 81006e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81006e2:	68ba      	ldr	r2, [r7, #8]
 81006e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81006e8:	4013      	ands	r3, r2
 81006ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81006ec:	68fb      	ldr	r3, [r7, #12]
 81006ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81006f0:	68bb      	ldr	r3, [r7, #8]
 81006f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81006f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81006f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81006fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81006fe:	4a04      	ldr	r2, [pc, #16]	; (8100710 <__NVIC_SetPriorityGrouping+0x44>)
 8100700:	68bb      	ldr	r3, [r7, #8]
 8100702:	60d3      	str	r3, [r2, #12]
}
 8100704:	bf00      	nop
 8100706:	3714      	adds	r7, #20
 8100708:	46bd      	mov	sp, r7
 810070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810070e:	4770      	bx	lr
 8100710:	e000ed00 	.word	0xe000ed00

08100714 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8100714:	b480      	push	{r7}
 8100716:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100718:	4b04      	ldr	r3, [pc, #16]	; (810072c <__NVIC_GetPriorityGrouping+0x18>)
 810071a:	68db      	ldr	r3, [r3, #12]
 810071c:	0a1b      	lsrs	r3, r3, #8
 810071e:	f003 0307 	and.w	r3, r3, #7
}
 8100722:	4618      	mov	r0, r3
 8100724:	46bd      	mov	sp, r7
 8100726:	f85d 7b04 	ldr.w	r7, [sp], #4
 810072a:	4770      	bx	lr
 810072c:	e000ed00 	.word	0xe000ed00

08100730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100730:	b480      	push	{r7}
 8100732:	b083      	sub	sp, #12
 8100734:	af00      	add	r7, sp, #0
 8100736:	4603      	mov	r3, r0
 8100738:	6039      	str	r1, [r7, #0]
 810073a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810073c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100740:	2b00      	cmp	r3, #0
 8100742:	db0a      	blt.n	810075a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100744:	683b      	ldr	r3, [r7, #0]
 8100746:	b2da      	uxtb	r2, r3
 8100748:	490c      	ldr	r1, [pc, #48]	; (810077c <__NVIC_SetPriority+0x4c>)
 810074a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810074e:	0112      	lsls	r2, r2, #4
 8100750:	b2d2      	uxtb	r2, r2
 8100752:	440b      	add	r3, r1
 8100754:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100758:	e00a      	b.n	8100770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810075a:	683b      	ldr	r3, [r7, #0]
 810075c:	b2da      	uxtb	r2, r3
 810075e:	4908      	ldr	r1, [pc, #32]	; (8100780 <__NVIC_SetPriority+0x50>)
 8100760:	88fb      	ldrh	r3, [r7, #6]
 8100762:	f003 030f 	and.w	r3, r3, #15
 8100766:	3b04      	subs	r3, #4
 8100768:	0112      	lsls	r2, r2, #4
 810076a:	b2d2      	uxtb	r2, r2
 810076c:	440b      	add	r3, r1
 810076e:	761a      	strb	r2, [r3, #24]
}
 8100770:	bf00      	nop
 8100772:	370c      	adds	r7, #12
 8100774:	46bd      	mov	sp, r7
 8100776:	f85d 7b04 	ldr.w	r7, [sp], #4
 810077a:	4770      	bx	lr
 810077c:	e000e100 	.word	0xe000e100
 8100780:	e000ed00 	.word	0xe000ed00

08100784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100784:	b480      	push	{r7}
 8100786:	b089      	sub	sp, #36	; 0x24
 8100788:	af00      	add	r7, sp, #0
 810078a:	60f8      	str	r0, [r7, #12]
 810078c:	60b9      	str	r1, [r7, #8]
 810078e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100790:	68fb      	ldr	r3, [r7, #12]
 8100792:	f003 0307 	and.w	r3, r3, #7
 8100796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100798:	69fb      	ldr	r3, [r7, #28]
 810079a:	f1c3 0307 	rsb	r3, r3, #7
 810079e:	2b04      	cmp	r3, #4
 81007a0:	bf28      	it	cs
 81007a2:	2304      	movcs	r3, #4
 81007a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81007a6:	69fb      	ldr	r3, [r7, #28]
 81007a8:	3304      	adds	r3, #4
 81007aa:	2b06      	cmp	r3, #6
 81007ac:	d902      	bls.n	81007b4 <NVIC_EncodePriority+0x30>
 81007ae:	69fb      	ldr	r3, [r7, #28]
 81007b0:	3b03      	subs	r3, #3
 81007b2:	e000      	b.n	81007b6 <NVIC_EncodePriority+0x32>
 81007b4:	2300      	movs	r3, #0
 81007b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81007b8:	f04f 32ff 	mov.w	r2, #4294967295
 81007bc:	69bb      	ldr	r3, [r7, #24]
 81007be:	fa02 f303 	lsl.w	r3, r2, r3
 81007c2:	43da      	mvns	r2, r3
 81007c4:	68bb      	ldr	r3, [r7, #8]
 81007c6:	401a      	ands	r2, r3
 81007c8:	697b      	ldr	r3, [r7, #20]
 81007ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81007cc:	f04f 31ff 	mov.w	r1, #4294967295
 81007d0:	697b      	ldr	r3, [r7, #20]
 81007d2:	fa01 f303 	lsl.w	r3, r1, r3
 81007d6:	43d9      	mvns	r1, r3
 81007d8:	687b      	ldr	r3, [r7, #4]
 81007da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81007dc:	4313      	orrs	r3, r2
         );
}
 81007de:	4618      	mov	r0, r3
 81007e0:	3724      	adds	r7, #36	; 0x24
 81007e2:	46bd      	mov	sp, r7
 81007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007e8:	4770      	bx	lr
	...

081007ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81007ec:	b580      	push	{r7, lr}
 81007ee:	b082      	sub	sp, #8
 81007f0:	af00      	add	r7, sp, #0
 81007f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81007f4:	687b      	ldr	r3, [r7, #4]
 81007f6:	3b01      	subs	r3, #1
 81007f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81007fc:	d301      	bcc.n	8100802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81007fe:	2301      	movs	r3, #1
 8100800:	e00f      	b.n	8100822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8100802:	4a0a      	ldr	r2, [pc, #40]	; (810082c <SysTick_Config+0x40>)
 8100804:	687b      	ldr	r3, [r7, #4]
 8100806:	3b01      	subs	r3, #1
 8100808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810080a:	210f      	movs	r1, #15
 810080c:	f04f 30ff 	mov.w	r0, #4294967295
 8100810:	f7ff ff8e 	bl	8100730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8100814:	4b05      	ldr	r3, [pc, #20]	; (810082c <SysTick_Config+0x40>)
 8100816:	2200      	movs	r2, #0
 8100818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810081a:	4b04      	ldr	r3, [pc, #16]	; (810082c <SysTick_Config+0x40>)
 810081c:	2207      	movs	r2, #7
 810081e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8100820:	2300      	movs	r3, #0
}
 8100822:	4618      	mov	r0, r3
 8100824:	3708      	adds	r7, #8
 8100826:	46bd      	mov	sp, r7
 8100828:	bd80      	pop	{r7, pc}
 810082a:	bf00      	nop
 810082c:	e000e010 	.word	0xe000e010

08100830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100830:	b580      	push	{r7, lr}
 8100832:	b082      	sub	sp, #8
 8100834:	af00      	add	r7, sp, #0
 8100836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100838:	6878      	ldr	r0, [r7, #4]
 810083a:	f7ff ff47 	bl	81006cc <__NVIC_SetPriorityGrouping>
}
 810083e:	bf00      	nop
 8100840:	3708      	adds	r7, #8
 8100842:	46bd      	mov	sp, r7
 8100844:	bd80      	pop	{r7, pc}

08100846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100846:	b580      	push	{r7, lr}
 8100848:	b086      	sub	sp, #24
 810084a:	af00      	add	r7, sp, #0
 810084c:	4603      	mov	r3, r0
 810084e:	60b9      	str	r1, [r7, #8]
 8100850:	607a      	str	r2, [r7, #4]
 8100852:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100854:	f7ff ff5e 	bl	8100714 <__NVIC_GetPriorityGrouping>
 8100858:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810085a:	687a      	ldr	r2, [r7, #4]
 810085c:	68b9      	ldr	r1, [r7, #8]
 810085e:	6978      	ldr	r0, [r7, #20]
 8100860:	f7ff ff90 	bl	8100784 <NVIC_EncodePriority>
 8100864:	4602      	mov	r2, r0
 8100866:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810086a:	4611      	mov	r1, r2
 810086c:	4618      	mov	r0, r3
 810086e:	f7ff ff5f 	bl	8100730 <__NVIC_SetPriority>
}
 8100872:	bf00      	nop
 8100874:	3718      	adds	r7, #24
 8100876:	46bd      	mov	sp, r7
 8100878:	bd80      	pop	{r7, pc}

0810087a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810087a:	b580      	push	{r7, lr}
 810087c:	b082      	sub	sp, #8
 810087e:	af00      	add	r7, sp, #0
 8100880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8100882:	6878      	ldr	r0, [r7, #4]
 8100884:	f7ff ffb2 	bl	81007ec <SysTick_Config>
 8100888:	4603      	mov	r3, r0
}
 810088a:	4618      	mov	r0, r3
 810088c:	3708      	adds	r7, #8
 810088e:	46bd      	mov	sp, r7
 8100890:	bd80      	pop	{r7, pc}
	...

08100894 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100894:	b480      	push	{r7}
 8100896:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100898:	4b07      	ldr	r3, [pc, #28]	; (81008b8 <HAL_GetCurrentCPUID+0x24>)
 810089a:	681b      	ldr	r3, [r3, #0]
 810089c:	091b      	lsrs	r3, r3, #4
 810089e:	f003 030f 	and.w	r3, r3, #15
 81008a2:	2b07      	cmp	r3, #7
 81008a4:	d101      	bne.n	81008aa <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81008a6:	2303      	movs	r3, #3
 81008a8:	e000      	b.n	81008ac <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81008aa:	2301      	movs	r3, #1
  }
}
 81008ac:	4618      	mov	r0, r3
 81008ae:	46bd      	mov	sp, r7
 81008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008b4:	4770      	bx	lr
 81008b6:	bf00      	nop
 81008b8:	e000ed00 	.word	0xe000ed00

081008bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 81008bc:	b580      	push	{r7, lr}
 81008be:	b086      	sub	sp, #24
 81008c0:	af00      	add	r7, sp, #0
 81008c2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 81008c4:	f7ff fed2 	bl	810066c <HAL_GetTick>
 81008c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81008ca:	687b      	ldr	r3, [r7, #4]
 81008cc:	2b00      	cmp	r3, #0
 81008ce:	d101      	bne.n	81008d4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 81008d0:	2301      	movs	r3, #1
 81008d2:	e314      	b.n	8100efe <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81008d4:	687b      	ldr	r3, [r7, #4]
 81008d6:	681b      	ldr	r3, [r3, #0]
 81008d8:	4a66      	ldr	r2, [pc, #408]	; (8100a74 <HAL_DMA_Init+0x1b8>)
 81008da:	4293      	cmp	r3, r2
 81008dc:	d04a      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 81008de:	687b      	ldr	r3, [r7, #4]
 81008e0:	681b      	ldr	r3, [r3, #0]
 81008e2:	4a65      	ldr	r2, [pc, #404]	; (8100a78 <HAL_DMA_Init+0x1bc>)
 81008e4:	4293      	cmp	r3, r2
 81008e6:	d045      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 81008e8:	687b      	ldr	r3, [r7, #4]
 81008ea:	681b      	ldr	r3, [r3, #0]
 81008ec:	4a63      	ldr	r2, [pc, #396]	; (8100a7c <HAL_DMA_Init+0x1c0>)
 81008ee:	4293      	cmp	r3, r2
 81008f0:	d040      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 81008f2:	687b      	ldr	r3, [r7, #4]
 81008f4:	681b      	ldr	r3, [r3, #0]
 81008f6:	4a62      	ldr	r2, [pc, #392]	; (8100a80 <HAL_DMA_Init+0x1c4>)
 81008f8:	4293      	cmp	r3, r2
 81008fa:	d03b      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 81008fc:	687b      	ldr	r3, [r7, #4]
 81008fe:	681b      	ldr	r3, [r3, #0]
 8100900:	4a60      	ldr	r2, [pc, #384]	; (8100a84 <HAL_DMA_Init+0x1c8>)
 8100902:	4293      	cmp	r3, r2
 8100904:	d036      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100906:	687b      	ldr	r3, [r7, #4]
 8100908:	681b      	ldr	r3, [r3, #0]
 810090a:	4a5f      	ldr	r2, [pc, #380]	; (8100a88 <HAL_DMA_Init+0x1cc>)
 810090c:	4293      	cmp	r3, r2
 810090e:	d031      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100910:	687b      	ldr	r3, [r7, #4]
 8100912:	681b      	ldr	r3, [r3, #0]
 8100914:	4a5d      	ldr	r2, [pc, #372]	; (8100a8c <HAL_DMA_Init+0x1d0>)
 8100916:	4293      	cmp	r3, r2
 8100918:	d02c      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 810091a:	687b      	ldr	r3, [r7, #4]
 810091c:	681b      	ldr	r3, [r3, #0]
 810091e:	4a5c      	ldr	r2, [pc, #368]	; (8100a90 <HAL_DMA_Init+0x1d4>)
 8100920:	4293      	cmp	r3, r2
 8100922:	d027      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100924:	687b      	ldr	r3, [r7, #4]
 8100926:	681b      	ldr	r3, [r3, #0]
 8100928:	4a5a      	ldr	r2, [pc, #360]	; (8100a94 <HAL_DMA_Init+0x1d8>)
 810092a:	4293      	cmp	r3, r2
 810092c:	d022      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 810092e:	687b      	ldr	r3, [r7, #4]
 8100930:	681b      	ldr	r3, [r3, #0]
 8100932:	4a59      	ldr	r2, [pc, #356]	; (8100a98 <HAL_DMA_Init+0x1dc>)
 8100934:	4293      	cmp	r3, r2
 8100936:	d01d      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100938:	687b      	ldr	r3, [r7, #4]
 810093a:	681b      	ldr	r3, [r3, #0]
 810093c:	4a57      	ldr	r2, [pc, #348]	; (8100a9c <HAL_DMA_Init+0x1e0>)
 810093e:	4293      	cmp	r3, r2
 8100940:	d018      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100942:	687b      	ldr	r3, [r7, #4]
 8100944:	681b      	ldr	r3, [r3, #0]
 8100946:	4a56      	ldr	r2, [pc, #344]	; (8100aa0 <HAL_DMA_Init+0x1e4>)
 8100948:	4293      	cmp	r3, r2
 810094a:	d013      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 810094c:	687b      	ldr	r3, [r7, #4]
 810094e:	681b      	ldr	r3, [r3, #0]
 8100950:	4a54      	ldr	r2, [pc, #336]	; (8100aa4 <HAL_DMA_Init+0x1e8>)
 8100952:	4293      	cmp	r3, r2
 8100954:	d00e      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100956:	687b      	ldr	r3, [r7, #4]
 8100958:	681b      	ldr	r3, [r3, #0]
 810095a:	4a53      	ldr	r2, [pc, #332]	; (8100aa8 <HAL_DMA_Init+0x1ec>)
 810095c:	4293      	cmp	r3, r2
 810095e:	d009      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 8100960:	687b      	ldr	r3, [r7, #4]
 8100962:	681b      	ldr	r3, [r3, #0]
 8100964:	4a51      	ldr	r2, [pc, #324]	; (8100aac <HAL_DMA_Init+0x1f0>)
 8100966:	4293      	cmp	r3, r2
 8100968:	d004      	beq.n	8100974 <HAL_DMA_Init+0xb8>
 810096a:	687b      	ldr	r3, [r7, #4]
 810096c:	681b      	ldr	r3, [r3, #0]
 810096e:	4a50      	ldr	r2, [pc, #320]	; (8100ab0 <HAL_DMA_Init+0x1f4>)
 8100970:	4293      	cmp	r3, r2
 8100972:	d101      	bne.n	8100978 <HAL_DMA_Init+0xbc>
 8100974:	2301      	movs	r3, #1
 8100976:	e000      	b.n	810097a <HAL_DMA_Init+0xbe>
 8100978:	2300      	movs	r3, #0
 810097a:	2b00      	cmp	r3, #0
 810097c:	f000 813b 	beq.w	8100bf6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8100980:	687b      	ldr	r3, [r7, #4]
 8100982:	2200      	movs	r2, #0
 8100984:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8100988:	687b      	ldr	r3, [r7, #4]
 810098a:	2202      	movs	r2, #2
 810098c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8100990:	687b      	ldr	r3, [r7, #4]
 8100992:	681b      	ldr	r3, [r3, #0]
 8100994:	4a37      	ldr	r2, [pc, #220]	; (8100a74 <HAL_DMA_Init+0x1b8>)
 8100996:	4293      	cmp	r3, r2
 8100998:	d04a      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 810099a:	687b      	ldr	r3, [r7, #4]
 810099c:	681b      	ldr	r3, [r3, #0]
 810099e:	4a36      	ldr	r2, [pc, #216]	; (8100a78 <HAL_DMA_Init+0x1bc>)
 81009a0:	4293      	cmp	r3, r2
 81009a2:	d045      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009a4:	687b      	ldr	r3, [r7, #4]
 81009a6:	681b      	ldr	r3, [r3, #0]
 81009a8:	4a34      	ldr	r2, [pc, #208]	; (8100a7c <HAL_DMA_Init+0x1c0>)
 81009aa:	4293      	cmp	r3, r2
 81009ac:	d040      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009ae:	687b      	ldr	r3, [r7, #4]
 81009b0:	681b      	ldr	r3, [r3, #0]
 81009b2:	4a33      	ldr	r2, [pc, #204]	; (8100a80 <HAL_DMA_Init+0x1c4>)
 81009b4:	4293      	cmp	r3, r2
 81009b6:	d03b      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009b8:	687b      	ldr	r3, [r7, #4]
 81009ba:	681b      	ldr	r3, [r3, #0]
 81009bc:	4a31      	ldr	r2, [pc, #196]	; (8100a84 <HAL_DMA_Init+0x1c8>)
 81009be:	4293      	cmp	r3, r2
 81009c0:	d036      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009c2:	687b      	ldr	r3, [r7, #4]
 81009c4:	681b      	ldr	r3, [r3, #0]
 81009c6:	4a30      	ldr	r2, [pc, #192]	; (8100a88 <HAL_DMA_Init+0x1cc>)
 81009c8:	4293      	cmp	r3, r2
 81009ca:	d031      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009cc:	687b      	ldr	r3, [r7, #4]
 81009ce:	681b      	ldr	r3, [r3, #0]
 81009d0:	4a2e      	ldr	r2, [pc, #184]	; (8100a8c <HAL_DMA_Init+0x1d0>)
 81009d2:	4293      	cmp	r3, r2
 81009d4:	d02c      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009d6:	687b      	ldr	r3, [r7, #4]
 81009d8:	681b      	ldr	r3, [r3, #0]
 81009da:	4a2d      	ldr	r2, [pc, #180]	; (8100a90 <HAL_DMA_Init+0x1d4>)
 81009dc:	4293      	cmp	r3, r2
 81009de:	d027      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009e0:	687b      	ldr	r3, [r7, #4]
 81009e2:	681b      	ldr	r3, [r3, #0]
 81009e4:	4a2b      	ldr	r2, [pc, #172]	; (8100a94 <HAL_DMA_Init+0x1d8>)
 81009e6:	4293      	cmp	r3, r2
 81009e8:	d022      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009ea:	687b      	ldr	r3, [r7, #4]
 81009ec:	681b      	ldr	r3, [r3, #0]
 81009ee:	4a2a      	ldr	r2, [pc, #168]	; (8100a98 <HAL_DMA_Init+0x1dc>)
 81009f0:	4293      	cmp	r3, r2
 81009f2:	d01d      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009f4:	687b      	ldr	r3, [r7, #4]
 81009f6:	681b      	ldr	r3, [r3, #0]
 81009f8:	4a28      	ldr	r2, [pc, #160]	; (8100a9c <HAL_DMA_Init+0x1e0>)
 81009fa:	4293      	cmp	r3, r2
 81009fc:	d018      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 81009fe:	687b      	ldr	r3, [r7, #4]
 8100a00:	681b      	ldr	r3, [r3, #0]
 8100a02:	4a27      	ldr	r2, [pc, #156]	; (8100aa0 <HAL_DMA_Init+0x1e4>)
 8100a04:	4293      	cmp	r3, r2
 8100a06:	d013      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 8100a08:	687b      	ldr	r3, [r7, #4]
 8100a0a:	681b      	ldr	r3, [r3, #0]
 8100a0c:	4a25      	ldr	r2, [pc, #148]	; (8100aa4 <HAL_DMA_Init+0x1e8>)
 8100a0e:	4293      	cmp	r3, r2
 8100a10:	d00e      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 8100a12:	687b      	ldr	r3, [r7, #4]
 8100a14:	681b      	ldr	r3, [r3, #0]
 8100a16:	4a24      	ldr	r2, [pc, #144]	; (8100aa8 <HAL_DMA_Init+0x1ec>)
 8100a18:	4293      	cmp	r3, r2
 8100a1a:	d009      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 8100a1c:	687b      	ldr	r3, [r7, #4]
 8100a1e:	681b      	ldr	r3, [r3, #0]
 8100a20:	4a22      	ldr	r2, [pc, #136]	; (8100aac <HAL_DMA_Init+0x1f0>)
 8100a22:	4293      	cmp	r3, r2
 8100a24:	d004      	beq.n	8100a30 <HAL_DMA_Init+0x174>
 8100a26:	687b      	ldr	r3, [r7, #4]
 8100a28:	681b      	ldr	r3, [r3, #0]
 8100a2a:	4a21      	ldr	r2, [pc, #132]	; (8100ab0 <HAL_DMA_Init+0x1f4>)
 8100a2c:	4293      	cmp	r3, r2
 8100a2e:	d108      	bne.n	8100a42 <HAL_DMA_Init+0x186>
 8100a30:	687b      	ldr	r3, [r7, #4]
 8100a32:	681b      	ldr	r3, [r3, #0]
 8100a34:	681a      	ldr	r2, [r3, #0]
 8100a36:	687b      	ldr	r3, [r7, #4]
 8100a38:	681b      	ldr	r3, [r3, #0]
 8100a3a:	f022 0201 	bic.w	r2, r2, #1
 8100a3e:	601a      	str	r2, [r3, #0]
 8100a40:	e007      	b.n	8100a52 <HAL_DMA_Init+0x196>
 8100a42:	687b      	ldr	r3, [r7, #4]
 8100a44:	681b      	ldr	r3, [r3, #0]
 8100a46:	681a      	ldr	r2, [r3, #0]
 8100a48:	687b      	ldr	r3, [r7, #4]
 8100a4a:	681b      	ldr	r3, [r3, #0]
 8100a4c:	f022 0201 	bic.w	r2, r2, #1
 8100a50:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8100a52:	e02f      	b.n	8100ab4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8100a54:	f7ff fe0a 	bl	810066c <HAL_GetTick>
 8100a58:	4602      	mov	r2, r0
 8100a5a:	693b      	ldr	r3, [r7, #16]
 8100a5c:	1ad3      	subs	r3, r2, r3
 8100a5e:	2b05      	cmp	r3, #5
 8100a60:	d928      	bls.n	8100ab4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8100a62:	687b      	ldr	r3, [r7, #4]
 8100a64:	2220      	movs	r2, #32
 8100a66:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8100a68:	687b      	ldr	r3, [r7, #4]
 8100a6a:	2203      	movs	r2, #3
 8100a6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8100a70:	2301      	movs	r3, #1
 8100a72:	e244      	b.n	8100efe <HAL_DMA_Init+0x642>
 8100a74:	40020010 	.word	0x40020010
 8100a78:	40020028 	.word	0x40020028
 8100a7c:	40020040 	.word	0x40020040
 8100a80:	40020058 	.word	0x40020058
 8100a84:	40020070 	.word	0x40020070
 8100a88:	40020088 	.word	0x40020088
 8100a8c:	400200a0 	.word	0x400200a0
 8100a90:	400200b8 	.word	0x400200b8
 8100a94:	40020410 	.word	0x40020410
 8100a98:	40020428 	.word	0x40020428
 8100a9c:	40020440 	.word	0x40020440
 8100aa0:	40020458 	.word	0x40020458
 8100aa4:	40020470 	.word	0x40020470
 8100aa8:	40020488 	.word	0x40020488
 8100aac:	400204a0 	.word	0x400204a0
 8100ab0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8100ab4:	687b      	ldr	r3, [r7, #4]
 8100ab6:	681b      	ldr	r3, [r3, #0]
 8100ab8:	681b      	ldr	r3, [r3, #0]
 8100aba:	f003 0301 	and.w	r3, r3, #1
 8100abe:	2b00      	cmp	r3, #0
 8100ac0:	d1c8      	bne.n	8100a54 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8100ac2:	687b      	ldr	r3, [r7, #4]
 8100ac4:	681b      	ldr	r3, [r3, #0]
 8100ac6:	681b      	ldr	r3, [r3, #0]
 8100ac8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8100aca:	697a      	ldr	r2, [r7, #20]
 8100acc:	4b84      	ldr	r3, [pc, #528]	; (8100ce0 <HAL_DMA_Init+0x424>)
 8100ace:	4013      	ands	r3, r2
 8100ad0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8100ad2:	687b      	ldr	r3, [r7, #4]
 8100ad4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8100ad6:	687b      	ldr	r3, [r7, #4]
 8100ad8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8100ada:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8100adc:	687b      	ldr	r3, [r7, #4]
 8100ade:	691b      	ldr	r3, [r3, #16]
 8100ae0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8100ae2:	687b      	ldr	r3, [r7, #4]
 8100ae4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8100ae6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8100ae8:	687b      	ldr	r3, [r7, #4]
 8100aea:	699b      	ldr	r3, [r3, #24]
 8100aec:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8100aee:	687b      	ldr	r3, [r7, #4]
 8100af0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8100af2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8100af4:	687b      	ldr	r3, [r7, #4]
 8100af6:	6a1b      	ldr	r3, [r3, #32]
 8100af8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8100afa:	697a      	ldr	r2, [r7, #20]
 8100afc:	4313      	orrs	r3, r2
 8100afe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8100b00:	687b      	ldr	r3, [r7, #4]
 8100b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100b04:	2b04      	cmp	r3, #4
 8100b06:	d107      	bne.n	8100b18 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8100b08:	687b      	ldr	r3, [r7, #4]
 8100b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8100b0c:	687b      	ldr	r3, [r7, #4]
 8100b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100b10:	4313      	orrs	r3, r2
 8100b12:	697a      	ldr	r2, [r7, #20]
 8100b14:	4313      	orrs	r3, r2
 8100b16:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8100b18:	4b72      	ldr	r3, [pc, #456]	; (8100ce4 <HAL_DMA_Init+0x428>)
 8100b1a:	681b      	ldr	r3, [r3, #0]
 8100b1c:	0c1b      	lsrs	r3, r3, #16
 8100b1e:	041b      	lsls	r3, r3, #16
 8100b20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8100b24:	d328      	bcc.n	8100b78 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8100b26:	687b      	ldr	r3, [r7, #4]
 8100b28:	685b      	ldr	r3, [r3, #4]
 8100b2a:	2b28      	cmp	r3, #40	; 0x28
 8100b2c:	d903      	bls.n	8100b36 <HAL_DMA_Init+0x27a>
 8100b2e:	687b      	ldr	r3, [r7, #4]
 8100b30:	685b      	ldr	r3, [r3, #4]
 8100b32:	2b2e      	cmp	r3, #46	; 0x2e
 8100b34:	d917      	bls.n	8100b66 <HAL_DMA_Init+0x2aa>
 8100b36:	687b      	ldr	r3, [r7, #4]
 8100b38:	685b      	ldr	r3, [r3, #4]
 8100b3a:	2b3e      	cmp	r3, #62	; 0x3e
 8100b3c:	d903      	bls.n	8100b46 <HAL_DMA_Init+0x28a>
 8100b3e:	687b      	ldr	r3, [r7, #4]
 8100b40:	685b      	ldr	r3, [r3, #4]
 8100b42:	2b42      	cmp	r3, #66	; 0x42
 8100b44:	d90f      	bls.n	8100b66 <HAL_DMA_Init+0x2aa>
 8100b46:	687b      	ldr	r3, [r7, #4]
 8100b48:	685b      	ldr	r3, [r3, #4]
 8100b4a:	2b46      	cmp	r3, #70	; 0x46
 8100b4c:	d903      	bls.n	8100b56 <HAL_DMA_Init+0x29a>
 8100b4e:	687b      	ldr	r3, [r7, #4]
 8100b50:	685b      	ldr	r3, [r3, #4]
 8100b52:	2b48      	cmp	r3, #72	; 0x48
 8100b54:	d907      	bls.n	8100b66 <HAL_DMA_Init+0x2aa>
 8100b56:	687b      	ldr	r3, [r7, #4]
 8100b58:	685b      	ldr	r3, [r3, #4]
 8100b5a:	2b4e      	cmp	r3, #78	; 0x4e
 8100b5c:	d905      	bls.n	8100b6a <HAL_DMA_Init+0x2ae>
 8100b5e:	687b      	ldr	r3, [r7, #4]
 8100b60:	685b      	ldr	r3, [r3, #4]
 8100b62:	2b52      	cmp	r3, #82	; 0x52
 8100b64:	d801      	bhi.n	8100b6a <HAL_DMA_Init+0x2ae>
 8100b66:	2301      	movs	r3, #1
 8100b68:	e000      	b.n	8100b6c <HAL_DMA_Init+0x2b0>
 8100b6a:	2300      	movs	r3, #0
 8100b6c:	2b00      	cmp	r3, #0
 8100b6e:	d003      	beq.n	8100b78 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8100b70:	697b      	ldr	r3, [r7, #20]
 8100b72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100b76:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8100b78:	687b      	ldr	r3, [r7, #4]
 8100b7a:	681b      	ldr	r3, [r3, #0]
 8100b7c:	697a      	ldr	r2, [r7, #20]
 8100b7e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8100b80:	687b      	ldr	r3, [r7, #4]
 8100b82:	681b      	ldr	r3, [r3, #0]
 8100b84:	695b      	ldr	r3, [r3, #20]
 8100b86:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8100b88:	697b      	ldr	r3, [r7, #20]
 8100b8a:	f023 0307 	bic.w	r3, r3, #7
 8100b8e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8100b90:	687b      	ldr	r3, [r7, #4]
 8100b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100b94:	697a      	ldr	r2, [r7, #20]
 8100b96:	4313      	orrs	r3, r2
 8100b98:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8100b9a:	687b      	ldr	r3, [r7, #4]
 8100b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100b9e:	2b04      	cmp	r3, #4
 8100ba0:	d117      	bne.n	8100bd2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8100ba2:	687b      	ldr	r3, [r7, #4]
 8100ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100ba6:	697a      	ldr	r2, [r7, #20]
 8100ba8:	4313      	orrs	r3, r2
 8100baa:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8100bac:	687b      	ldr	r3, [r7, #4]
 8100bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8100bb0:	2b00      	cmp	r3, #0
 8100bb2:	d00e      	beq.n	8100bd2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8100bb4:	6878      	ldr	r0, [r7, #4]
 8100bb6:	f000 fa8d 	bl	81010d4 <DMA_CheckFifoParam>
 8100bba:	4603      	mov	r3, r0
 8100bbc:	2b00      	cmp	r3, #0
 8100bbe:	d008      	beq.n	8100bd2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8100bc0:	687b      	ldr	r3, [r7, #4]
 8100bc2:	2240      	movs	r2, #64	; 0x40
 8100bc4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8100bc6:	687b      	ldr	r3, [r7, #4]
 8100bc8:	2201      	movs	r2, #1
 8100bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8100bce:	2301      	movs	r3, #1
 8100bd0:	e195      	b.n	8100efe <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8100bd2:	687b      	ldr	r3, [r7, #4]
 8100bd4:	681b      	ldr	r3, [r3, #0]
 8100bd6:	697a      	ldr	r2, [r7, #20]
 8100bd8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8100bda:	6878      	ldr	r0, [r7, #4]
 8100bdc:	f000 f9c8 	bl	8100f70 <DMA_CalcBaseAndBitshift>
 8100be0:	4603      	mov	r3, r0
 8100be2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8100be4:	687b      	ldr	r3, [r7, #4]
 8100be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8100be8:	f003 031f 	and.w	r3, r3, #31
 8100bec:	223f      	movs	r2, #63	; 0x3f
 8100bee:	409a      	lsls	r2, r3
 8100bf0:	68bb      	ldr	r3, [r7, #8]
 8100bf2:	609a      	str	r2, [r3, #8]
 8100bf4:	e0cb      	b.n	8100d8e <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8100bf6:	687b      	ldr	r3, [r7, #4]
 8100bf8:	681b      	ldr	r3, [r3, #0]
 8100bfa:	4a3b      	ldr	r2, [pc, #236]	; (8100ce8 <HAL_DMA_Init+0x42c>)
 8100bfc:	4293      	cmp	r3, r2
 8100bfe:	d022      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c00:	687b      	ldr	r3, [r7, #4]
 8100c02:	681b      	ldr	r3, [r3, #0]
 8100c04:	4a39      	ldr	r2, [pc, #228]	; (8100cec <HAL_DMA_Init+0x430>)
 8100c06:	4293      	cmp	r3, r2
 8100c08:	d01d      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c0a:	687b      	ldr	r3, [r7, #4]
 8100c0c:	681b      	ldr	r3, [r3, #0]
 8100c0e:	4a38      	ldr	r2, [pc, #224]	; (8100cf0 <HAL_DMA_Init+0x434>)
 8100c10:	4293      	cmp	r3, r2
 8100c12:	d018      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c14:	687b      	ldr	r3, [r7, #4]
 8100c16:	681b      	ldr	r3, [r3, #0]
 8100c18:	4a36      	ldr	r2, [pc, #216]	; (8100cf4 <HAL_DMA_Init+0x438>)
 8100c1a:	4293      	cmp	r3, r2
 8100c1c:	d013      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c1e:	687b      	ldr	r3, [r7, #4]
 8100c20:	681b      	ldr	r3, [r3, #0]
 8100c22:	4a35      	ldr	r2, [pc, #212]	; (8100cf8 <HAL_DMA_Init+0x43c>)
 8100c24:	4293      	cmp	r3, r2
 8100c26:	d00e      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c28:	687b      	ldr	r3, [r7, #4]
 8100c2a:	681b      	ldr	r3, [r3, #0]
 8100c2c:	4a33      	ldr	r2, [pc, #204]	; (8100cfc <HAL_DMA_Init+0x440>)
 8100c2e:	4293      	cmp	r3, r2
 8100c30:	d009      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c32:	687b      	ldr	r3, [r7, #4]
 8100c34:	681b      	ldr	r3, [r3, #0]
 8100c36:	4a32      	ldr	r2, [pc, #200]	; (8100d00 <HAL_DMA_Init+0x444>)
 8100c38:	4293      	cmp	r3, r2
 8100c3a:	d004      	beq.n	8100c46 <HAL_DMA_Init+0x38a>
 8100c3c:	687b      	ldr	r3, [r7, #4]
 8100c3e:	681b      	ldr	r3, [r3, #0]
 8100c40:	4a30      	ldr	r2, [pc, #192]	; (8100d04 <HAL_DMA_Init+0x448>)
 8100c42:	4293      	cmp	r3, r2
 8100c44:	d101      	bne.n	8100c4a <HAL_DMA_Init+0x38e>
 8100c46:	2301      	movs	r3, #1
 8100c48:	e000      	b.n	8100c4c <HAL_DMA_Init+0x390>
 8100c4a:	2300      	movs	r3, #0
 8100c4c:	2b00      	cmp	r3, #0
 8100c4e:	f000 8095 	beq.w	8100d7c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8100c52:	687b      	ldr	r3, [r7, #4]
 8100c54:	681b      	ldr	r3, [r3, #0]
 8100c56:	4a24      	ldr	r2, [pc, #144]	; (8100ce8 <HAL_DMA_Init+0x42c>)
 8100c58:	4293      	cmp	r3, r2
 8100c5a:	d021      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c5c:	687b      	ldr	r3, [r7, #4]
 8100c5e:	681b      	ldr	r3, [r3, #0]
 8100c60:	4a22      	ldr	r2, [pc, #136]	; (8100cec <HAL_DMA_Init+0x430>)
 8100c62:	4293      	cmp	r3, r2
 8100c64:	d01c      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c66:	687b      	ldr	r3, [r7, #4]
 8100c68:	681b      	ldr	r3, [r3, #0]
 8100c6a:	4a21      	ldr	r2, [pc, #132]	; (8100cf0 <HAL_DMA_Init+0x434>)
 8100c6c:	4293      	cmp	r3, r2
 8100c6e:	d017      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c70:	687b      	ldr	r3, [r7, #4]
 8100c72:	681b      	ldr	r3, [r3, #0]
 8100c74:	4a1f      	ldr	r2, [pc, #124]	; (8100cf4 <HAL_DMA_Init+0x438>)
 8100c76:	4293      	cmp	r3, r2
 8100c78:	d012      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c7a:	687b      	ldr	r3, [r7, #4]
 8100c7c:	681b      	ldr	r3, [r3, #0]
 8100c7e:	4a1e      	ldr	r2, [pc, #120]	; (8100cf8 <HAL_DMA_Init+0x43c>)
 8100c80:	4293      	cmp	r3, r2
 8100c82:	d00d      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c84:	687b      	ldr	r3, [r7, #4]
 8100c86:	681b      	ldr	r3, [r3, #0]
 8100c88:	4a1c      	ldr	r2, [pc, #112]	; (8100cfc <HAL_DMA_Init+0x440>)
 8100c8a:	4293      	cmp	r3, r2
 8100c8c:	d008      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c8e:	687b      	ldr	r3, [r7, #4]
 8100c90:	681b      	ldr	r3, [r3, #0]
 8100c92:	4a1b      	ldr	r2, [pc, #108]	; (8100d00 <HAL_DMA_Init+0x444>)
 8100c94:	4293      	cmp	r3, r2
 8100c96:	d003      	beq.n	8100ca0 <HAL_DMA_Init+0x3e4>
 8100c98:	687b      	ldr	r3, [r7, #4]
 8100c9a:	681b      	ldr	r3, [r3, #0]
 8100c9c:	4a19      	ldr	r2, [pc, #100]	; (8100d04 <HAL_DMA_Init+0x448>)
 8100c9e:	4293      	cmp	r3, r2
 8100ca0:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8100ca2:	687b      	ldr	r3, [r7, #4]
 8100ca4:	2200      	movs	r2, #0
 8100ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8100caa:	687b      	ldr	r3, [r7, #4]
 8100cac:	2202      	movs	r2, #2
 8100cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8100cb2:	687b      	ldr	r3, [r7, #4]
 8100cb4:	681b      	ldr	r3, [r3, #0]
 8100cb6:	681b      	ldr	r3, [r3, #0]
 8100cb8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8100cba:	697b      	ldr	r3, [r7, #20]
 8100cbc:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8100cc0:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8100cc4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8100cc6:	687b      	ldr	r3, [r7, #4]
 8100cc8:	689b      	ldr	r3, [r3, #8]
 8100cca:	2b40      	cmp	r3, #64	; 0x40
 8100ccc:	d01c      	beq.n	8100d08 <HAL_DMA_Init+0x44c>
 8100cce:	687b      	ldr	r3, [r7, #4]
 8100cd0:	689b      	ldr	r3, [r3, #8]
 8100cd2:	2b80      	cmp	r3, #128	; 0x80
 8100cd4:	d102      	bne.n	8100cdc <HAL_DMA_Init+0x420>
 8100cd6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100cda:	e016      	b.n	8100d0a <HAL_DMA_Init+0x44e>
 8100cdc:	2300      	movs	r3, #0
 8100cde:	e014      	b.n	8100d0a <HAL_DMA_Init+0x44e>
 8100ce0:	fe10803f 	.word	0xfe10803f
 8100ce4:	5c001000 	.word	0x5c001000
 8100ce8:	58025408 	.word	0x58025408
 8100cec:	5802541c 	.word	0x5802541c
 8100cf0:	58025430 	.word	0x58025430
 8100cf4:	58025444 	.word	0x58025444
 8100cf8:	58025458 	.word	0x58025458
 8100cfc:	5802546c 	.word	0x5802546c
 8100d00:	58025480 	.word	0x58025480
 8100d04:	58025494 	.word	0x58025494
 8100d08:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8100d0a:	687a      	ldr	r2, [r7, #4]
 8100d0c:	68d2      	ldr	r2, [r2, #12]
 8100d0e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8100d10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8100d12:	687b      	ldr	r3, [r7, #4]
 8100d14:	691b      	ldr	r3, [r3, #16]
 8100d16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8100d18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8100d1a:	687b      	ldr	r3, [r7, #4]
 8100d1c:	695b      	ldr	r3, [r3, #20]
 8100d1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8100d20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8100d22:	687b      	ldr	r3, [r7, #4]
 8100d24:	699b      	ldr	r3, [r3, #24]
 8100d26:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8100d28:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8100d2a:	687b      	ldr	r3, [r7, #4]
 8100d2c:	69db      	ldr	r3, [r3, #28]
 8100d2e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8100d30:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8100d32:	687b      	ldr	r3, [r7, #4]
 8100d34:	6a1b      	ldr	r3, [r3, #32]
 8100d36:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8100d38:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8100d3a:	697a      	ldr	r2, [r7, #20]
 8100d3c:	4313      	orrs	r3, r2
 8100d3e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8100d40:	687b      	ldr	r3, [r7, #4]
 8100d42:	681b      	ldr	r3, [r3, #0]
 8100d44:	697a      	ldr	r2, [r7, #20]
 8100d46:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8100d48:	687b      	ldr	r3, [r7, #4]
 8100d4a:	681b      	ldr	r3, [r3, #0]
 8100d4c:	461a      	mov	r2, r3
 8100d4e:	4b6e      	ldr	r3, [pc, #440]	; (8100f08 <HAL_DMA_Init+0x64c>)
 8100d50:	4413      	add	r3, r2
 8100d52:	4a6e      	ldr	r2, [pc, #440]	; (8100f0c <HAL_DMA_Init+0x650>)
 8100d54:	fba2 2303 	umull	r2, r3, r2, r3
 8100d58:	091b      	lsrs	r3, r3, #4
 8100d5a:	009a      	lsls	r2, r3, #2
 8100d5c:	687b      	ldr	r3, [r7, #4]
 8100d5e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8100d60:	6878      	ldr	r0, [r7, #4]
 8100d62:	f000 f905 	bl	8100f70 <DMA_CalcBaseAndBitshift>
 8100d66:	4603      	mov	r3, r0
 8100d68:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8100d6a:	687b      	ldr	r3, [r7, #4]
 8100d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8100d6e:	f003 031f 	and.w	r3, r3, #31
 8100d72:	2201      	movs	r2, #1
 8100d74:	409a      	lsls	r2, r3
 8100d76:	68fb      	ldr	r3, [r7, #12]
 8100d78:	605a      	str	r2, [r3, #4]
 8100d7a:	e008      	b.n	8100d8e <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8100d7c:	687b      	ldr	r3, [r7, #4]
 8100d7e:	2240      	movs	r2, #64	; 0x40
 8100d80:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8100d82:	687b      	ldr	r3, [r7, #4]
 8100d84:	2203      	movs	r2, #3
 8100d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8100d8a:	2301      	movs	r3, #1
 8100d8c:	e0b7      	b.n	8100efe <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8100d8e:	687b      	ldr	r3, [r7, #4]
 8100d90:	681b      	ldr	r3, [r3, #0]
 8100d92:	4a5f      	ldr	r2, [pc, #380]	; (8100f10 <HAL_DMA_Init+0x654>)
 8100d94:	4293      	cmp	r3, r2
 8100d96:	d072      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100d98:	687b      	ldr	r3, [r7, #4]
 8100d9a:	681b      	ldr	r3, [r3, #0]
 8100d9c:	4a5d      	ldr	r2, [pc, #372]	; (8100f14 <HAL_DMA_Init+0x658>)
 8100d9e:	4293      	cmp	r3, r2
 8100da0:	d06d      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100da2:	687b      	ldr	r3, [r7, #4]
 8100da4:	681b      	ldr	r3, [r3, #0]
 8100da6:	4a5c      	ldr	r2, [pc, #368]	; (8100f18 <HAL_DMA_Init+0x65c>)
 8100da8:	4293      	cmp	r3, r2
 8100daa:	d068      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100dac:	687b      	ldr	r3, [r7, #4]
 8100dae:	681b      	ldr	r3, [r3, #0]
 8100db0:	4a5a      	ldr	r2, [pc, #360]	; (8100f1c <HAL_DMA_Init+0x660>)
 8100db2:	4293      	cmp	r3, r2
 8100db4:	d063      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100db6:	687b      	ldr	r3, [r7, #4]
 8100db8:	681b      	ldr	r3, [r3, #0]
 8100dba:	4a59      	ldr	r2, [pc, #356]	; (8100f20 <HAL_DMA_Init+0x664>)
 8100dbc:	4293      	cmp	r3, r2
 8100dbe:	d05e      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100dc0:	687b      	ldr	r3, [r7, #4]
 8100dc2:	681b      	ldr	r3, [r3, #0]
 8100dc4:	4a57      	ldr	r2, [pc, #348]	; (8100f24 <HAL_DMA_Init+0x668>)
 8100dc6:	4293      	cmp	r3, r2
 8100dc8:	d059      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100dca:	687b      	ldr	r3, [r7, #4]
 8100dcc:	681b      	ldr	r3, [r3, #0]
 8100dce:	4a56      	ldr	r2, [pc, #344]	; (8100f28 <HAL_DMA_Init+0x66c>)
 8100dd0:	4293      	cmp	r3, r2
 8100dd2:	d054      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100dd4:	687b      	ldr	r3, [r7, #4]
 8100dd6:	681b      	ldr	r3, [r3, #0]
 8100dd8:	4a54      	ldr	r2, [pc, #336]	; (8100f2c <HAL_DMA_Init+0x670>)
 8100dda:	4293      	cmp	r3, r2
 8100ddc:	d04f      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100dde:	687b      	ldr	r3, [r7, #4]
 8100de0:	681b      	ldr	r3, [r3, #0]
 8100de2:	4a53      	ldr	r2, [pc, #332]	; (8100f30 <HAL_DMA_Init+0x674>)
 8100de4:	4293      	cmp	r3, r2
 8100de6:	d04a      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100de8:	687b      	ldr	r3, [r7, #4]
 8100dea:	681b      	ldr	r3, [r3, #0]
 8100dec:	4a51      	ldr	r2, [pc, #324]	; (8100f34 <HAL_DMA_Init+0x678>)
 8100dee:	4293      	cmp	r3, r2
 8100df0:	d045      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100df2:	687b      	ldr	r3, [r7, #4]
 8100df4:	681b      	ldr	r3, [r3, #0]
 8100df6:	4a50      	ldr	r2, [pc, #320]	; (8100f38 <HAL_DMA_Init+0x67c>)
 8100df8:	4293      	cmp	r3, r2
 8100dfa:	d040      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100dfc:	687b      	ldr	r3, [r7, #4]
 8100dfe:	681b      	ldr	r3, [r3, #0]
 8100e00:	4a4e      	ldr	r2, [pc, #312]	; (8100f3c <HAL_DMA_Init+0x680>)
 8100e02:	4293      	cmp	r3, r2
 8100e04:	d03b      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e06:	687b      	ldr	r3, [r7, #4]
 8100e08:	681b      	ldr	r3, [r3, #0]
 8100e0a:	4a4d      	ldr	r2, [pc, #308]	; (8100f40 <HAL_DMA_Init+0x684>)
 8100e0c:	4293      	cmp	r3, r2
 8100e0e:	d036      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e10:	687b      	ldr	r3, [r7, #4]
 8100e12:	681b      	ldr	r3, [r3, #0]
 8100e14:	4a4b      	ldr	r2, [pc, #300]	; (8100f44 <HAL_DMA_Init+0x688>)
 8100e16:	4293      	cmp	r3, r2
 8100e18:	d031      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e1a:	687b      	ldr	r3, [r7, #4]
 8100e1c:	681b      	ldr	r3, [r3, #0]
 8100e1e:	4a4a      	ldr	r2, [pc, #296]	; (8100f48 <HAL_DMA_Init+0x68c>)
 8100e20:	4293      	cmp	r3, r2
 8100e22:	d02c      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e24:	687b      	ldr	r3, [r7, #4]
 8100e26:	681b      	ldr	r3, [r3, #0]
 8100e28:	4a48      	ldr	r2, [pc, #288]	; (8100f4c <HAL_DMA_Init+0x690>)
 8100e2a:	4293      	cmp	r3, r2
 8100e2c:	d027      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e2e:	687b      	ldr	r3, [r7, #4]
 8100e30:	681b      	ldr	r3, [r3, #0]
 8100e32:	4a47      	ldr	r2, [pc, #284]	; (8100f50 <HAL_DMA_Init+0x694>)
 8100e34:	4293      	cmp	r3, r2
 8100e36:	d022      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e38:	687b      	ldr	r3, [r7, #4]
 8100e3a:	681b      	ldr	r3, [r3, #0]
 8100e3c:	4a45      	ldr	r2, [pc, #276]	; (8100f54 <HAL_DMA_Init+0x698>)
 8100e3e:	4293      	cmp	r3, r2
 8100e40:	d01d      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e42:	687b      	ldr	r3, [r7, #4]
 8100e44:	681b      	ldr	r3, [r3, #0]
 8100e46:	4a44      	ldr	r2, [pc, #272]	; (8100f58 <HAL_DMA_Init+0x69c>)
 8100e48:	4293      	cmp	r3, r2
 8100e4a:	d018      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e4c:	687b      	ldr	r3, [r7, #4]
 8100e4e:	681b      	ldr	r3, [r3, #0]
 8100e50:	4a42      	ldr	r2, [pc, #264]	; (8100f5c <HAL_DMA_Init+0x6a0>)
 8100e52:	4293      	cmp	r3, r2
 8100e54:	d013      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e56:	687b      	ldr	r3, [r7, #4]
 8100e58:	681b      	ldr	r3, [r3, #0]
 8100e5a:	4a41      	ldr	r2, [pc, #260]	; (8100f60 <HAL_DMA_Init+0x6a4>)
 8100e5c:	4293      	cmp	r3, r2
 8100e5e:	d00e      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e60:	687b      	ldr	r3, [r7, #4]
 8100e62:	681b      	ldr	r3, [r3, #0]
 8100e64:	4a3f      	ldr	r2, [pc, #252]	; (8100f64 <HAL_DMA_Init+0x6a8>)
 8100e66:	4293      	cmp	r3, r2
 8100e68:	d009      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e6a:	687b      	ldr	r3, [r7, #4]
 8100e6c:	681b      	ldr	r3, [r3, #0]
 8100e6e:	4a3e      	ldr	r2, [pc, #248]	; (8100f68 <HAL_DMA_Init+0x6ac>)
 8100e70:	4293      	cmp	r3, r2
 8100e72:	d004      	beq.n	8100e7e <HAL_DMA_Init+0x5c2>
 8100e74:	687b      	ldr	r3, [r7, #4]
 8100e76:	681b      	ldr	r3, [r3, #0]
 8100e78:	4a3c      	ldr	r2, [pc, #240]	; (8100f6c <HAL_DMA_Init+0x6b0>)
 8100e7a:	4293      	cmp	r3, r2
 8100e7c:	d101      	bne.n	8100e82 <HAL_DMA_Init+0x5c6>
 8100e7e:	2301      	movs	r3, #1
 8100e80:	e000      	b.n	8100e84 <HAL_DMA_Init+0x5c8>
 8100e82:	2300      	movs	r3, #0
 8100e84:	2b00      	cmp	r3, #0
 8100e86:	d032      	beq.n	8100eee <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8100e88:	6878      	ldr	r0, [r7, #4]
 8100e8a:	f000 f99f 	bl	81011cc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8100e8e:	687b      	ldr	r3, [r7, #4]
 8100e90:	689b      	ldr	r3, [r3, #8]
 8100e92:	2b80      	cmp	r3, #128	; 0x80
 8100e94:	d102      	bne.n	8100e9c <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8100e96:	687b      	ldr	r3, [r7, #4]
 8100e98:	2200      	movs	r2, #0
 8100e9a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8100e9c:	687b      	ldr	r3, [r7, #4]
 8100e9e:	685a      	ldr	r2, [r3, #4]
 8100ea0:	687b      	ldr	r3, [r7, #4]
 8100ea2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8100ea4:	b2d2      	uxtb	r2, r2
 8100ea6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8100ea8:	687b      	ldr	r3, [r7, #4]
 8100eaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8100eac:	687a      	ldr	r2, [r7, #4]
 8100eae:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8100eb0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8100eb2:	687b      	ldr	r3, [r7, #4]
 8100eb4:	685b      	ldr	r3, [r3, #4]
 8100eb6:	2b00      	cmp	r3, #0
 8100eb8:	d010      	beq.n	8100edc <HAL_DMA_Init+0x620>
 8100eba:	687b      	ldr	r3, [r7, #4]
 8100ebc:	685b      	ldr	r3, [r3, #4]
 8100ebe:	2b08      	cmp	r3, #8
 8100ec0:	d80c      	bhi.n	8100edc <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8100ec2:	6878      	ldr	r0, [r7, #4]
 8100ec4:	f000 fa1c 	bl	8101300 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8100ec8:	687b      	ldr	r3, [r7, #4]
 8100eca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8100ecc:	2200      	movs	r2, #0
 8100ece:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8100ed0:	687b      	ldr	r3, [r7, #4]
 8100ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8100ed4:	687a      	ldr	r2, [r7, #4]
 8100ed6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8100ed8:	605a      	str	r2, [r3, #4]
 8100eda:	e008      	b.n	8100eee <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8100edc:	687b      	ldr	r3, [r7, #4]
 8100ede:	2200      	movs	r2, #0
 8100ee0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8100ee2:	687b      	ldr	r3, [r7, #4]
 8100ee4:	2200      	movs	r2, #0
 8100ee6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8100ee8:	687b      	ldr	r3, [r7, #4]
 8100eea:	2200      	movs	r2, #0
 8100eec:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8100eee:	687b      	ldr	r3, [r7, #4]
 8100ef0:	2200      	movs	r2, #0
 8100ef2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8100ef4:	687b      	ldr	r3, [r7, #4]
 8100ef6:	2201      	movs	r2, #1
 8100ef8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8100efc:	2300      	movs	r3, #0
}
 8100efe:	4618      	mov	r0, r3
 8100f00:	3718      	adds	r7, #24
 8100f02:	46bd      	mov	sp, r7
 8100f04:	bd80      	pop	{r7, pc}
 8100f06:	bf00      	nop
 8100f08:	a7fdabf8 	.word	0xa7fdabf8
 8100f0c:	cccccccd 	.word	0xcccccccd
 8100f10:	40020010 	.word	0x40020010
 8100f14:	40020028 	.word	0x40020028
 8100f18:	40020040 	.word	0x40020040
 8100f1c:	40020058 	.word	0x40020058
 8100f20:	40020070 	.word	0x40020070
 8100f24:	40020088 	.word	0x40020088
 8100f28:	400200a0 	.word	0x400200a0
 8100f2c:	400200b8 	.word	0x400200b8
 8100f30:	40020410 	.word	0x40020410
 8100f34:	40020428 	.word	0x40020428
 8100f38:	40020440 	.word	0x40020440
 8100f3c:	40020458 	.word	0x40020458
 8100f40:	40020470 	.word	0x40020470
 8100f44:	40020488 	.word	0x40020488
 8100f48:	400204a0 	.word	0x400204a0
 8100f4c:	400204b8 	.word	0x400204b8
 8100f50:	58025408 	.word	0x58025408
 8100f54:	5802541c 	.word	0x5802541c
 8100f58:	58025430 	.word	0x58025430
 8100f5c:	58025444 	.word	0x58025444
 8100f60:	58025458 	.word	0x58025458
 8100f64:	5802546c 	.word	0x5802546c
 8100f68:	58025480 	.word	0x58025480
 8100f6c:	58025494 	.word	0x58025494

08100f70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8100f70:	b480      	push	{r7}
 8100f72:	b085      	sub	sp, #20
 8100f74:	af00      	add	r7, sp, #0
 8100f76:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8100f78:	687b      	ldr	r3, [r7, #4]
 8100f7a:	681b      	ldr	r3, [r3, #0]
 8100f7c:	4a43      	ldr	r2, [pc, #268]	; (810108c <DMA_CalcBaseAndBitshift+0x11c>)
 8100f7e:	4293      	cmp	r3, r2
 8100f80:	d04a      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100f82:	687b      	ldr	r3, [r7, #4]
 8100f84:	681b      	ldr	r3, [r3, #0]
 8100f86:	4a42      	ldr	r2, [pc, #264]	; (8101090 <DMA_CalcBaseAndBitshift+0x120>)
 8100f88:	4293      	cmp	r3, r2
 8100f8a:	d045      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100f8c:	687b      	ldr	r3, [r7, #4]
 8100f8e:	681b      	ldr	r3, [r3, #0]
 8100f90:	4a40      	ldr	r2, [pc, #256]	; (8101094 <DMA_CalcBaseAndBitshift+0x124>)
 8100f92:	4293      	cmp	r3, r2
 8100f94:	d040      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100f96:	687b      	ldr	r3, [r7, #4]
 8100f98:	681b      	ldr	r3, [r3, #0]
 8100f9a:	4a3f      	ldr	r2, [pc, #252]	; (8101098 <DMA_CalcBaseAndBitshift+0x128>)
 8100f9c:	4293      	cmp	r3, r2
 8100f9e:	d03b      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fa0:	687b      	ldr	r3, [r7, #4]
 8100fa2:	681b      	ldr	r3, [r3, #0]
 8100fa4:	4a3d      	ldr	r2, [pc, #244]	; (810109c <DMA_CalcBaseAndBitshift+0x12c>)
 8100fa6:	4293      	cmp	r3, r2
 8100fa8:	d036      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100faa:	687b      	ldr	r3, [r7, #4]
 8100fac:	681b      	ldr	r3, [r3, #0]
 8100fae:	4a3c      	ldr	r2, [pc, #240]	; (81010a0 <DMA_CalcBaseAndBitshift+0x130>)
 8100fb0:	4293      	cmp	r3, r2
 8100fb2:	d031      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fb4:	687b      	ldr	r3, [r7, #4]
 8100fb6:	681b      	ldr	r3, [r3, #0]
 8100fb8:	4a3a      	ldr	r2, [pc, #232]	; (81010a4 <DMA_CalcBaseAndBitshift+0x134>)
 8100fba:	4293      	cmp	r3, r2
 8100fbc:	d02c      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fbe:	687b      	ldr	r3, [r7, #4]
 8100fc0:	681b      	ldr	r3, [r3, #0]
 8100fc2:	4a39      	ldr	r2, [pc, #228]	; (81010a8 <DMA_CalcBaseAndBitshift+0x138>)
 8100fc4:	4293      	cmp	r3, r2
 8100fc6:	d027      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fc8:	687b      	ldr	r3, [r7, #4]
 8100fca:	681b      	ldr	r3, [r3, #0]
 8100fcc:	4a37      	ldr	r2, [pc, #220]	; (81010ac <DMA_CalcBaseAndBitshift+0x13c>)
 8100fce:	4293      	cmp	r3, r2
 8100fd0:	d022      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fd2:	687b      	ldr	r3, [r7, #4]
 8100fd4:	681b      	ldr	r3, [r3, #0]
 8100fd6:	4a36      	ldr	r2, [pc, #216]	; (81010b0 <DMA_CalcBaseAndBitshift+0x140>)
 8100fd8:	4293      	cmp	r3, r2
 8100fda:	d01d      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fdc:	687b      	ldr	r3, [r7, #4]
 8100fde:	681b      	ldr	r3, [r3, #0]
 8100fe0:	4a34      	ldr	r2, [pc, #208]	; (81010b4 <DMA_CalcBaseAndBitshift+0x144>)
 8100fe2:	4293      	cmp	r3, r2
 8100fe4:	d018      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100fe6:	687b      	ldr	r3, [r7, #4]
 8100fe8:	681b      	ldr	r3, [r3, #0]
 8100fea:	4a33      	ldr	r2, [pc, #204]	; (81010b8 <DMA_CalcBaseAndBitshift+0x148>)
 8100fec:	4293      	cmp	r3, r2
 8100fee:	d013      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100ff0:	687b      	ldr	r3, [r7, #4]
 8100ff2:	681b      	ldr	r3, [r3, #0]
 8100ff4:	4a31      	ldr	r2, [pc, #196]	; (81010bc <DMA_CalcBaseAndBitshift+0x14c>)
 8100ff6:	4293      	cmp	r3, r2
 8100ff8:	d00e      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8100ffa:	687b      	ldr	r3, [r7, #4]
 8100ffc:	681b      	ldr	r3, [r3, #0]
 8100ffe:	4a30      	ldr	r2, [pc, #192]	; (81010c0 <DMA_CalcBaseAndBitshift+0x150>)
 8101000:	4293      	cmp	r3, r2
 8101002:	d009      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 8101004:	687b      	ldr	r3, [r7, #4]
 8101006:	681b      	ldr	r3, [r3, #0]
 8101008:	4a2e      	ldr	r2, [pc, #184]	; (81010c4 <DMA_CalcBaseAndBitshift+0x154>)
 810100a:	4293      	cmp	r3, r2
 810100c:	d004      	beq.n	8101018 <DMA_CalcBaseAndBitshift+0xa8>
 810100e:	687b      	ldr	r3, [r7, #4]
 8101010:	681b      	ldr	r3, [r3, #0]
 8101012:	4a2d      	ldr	r2, [pc, #180]	; (81010c8 <DMA_CalcBaseAndBitshift+0x158>)
 8101014:	4293      	cmp	r3, r2
 8101016:	d101      	bne.n	810101c <DMA_CalcBaseAndBitshift+0xac>
 8101018:	2301      	movs	r3, #1
 810101a:	e000      	b.n	810101e <DMA_CalcBaseAndBitshift+0xae>
 810101c:	2300      	movs	r3, #0
 810101e:	2b00      	cmp	r3, #0
 8101020:	d026      	beq.n	8101070 <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8101022:	687b      	ldr	r3, [r7, #4]
 8101024:	681b      	ldr	r3, [r3, #0]
 8101026:	b2db      	uxtb	r3, r3
 8101028:	3b10      	subs	r3, #16
 810102a:	4a28      	ldr	r2, [pc, #160]	; (81010cc <DMA_CalcBaseAndBitshift+0x15c>)
 810102c:	fba2 2303 	umull	r2, r3, r2, r3
 8101030:	091b      	lsrs	r3, r3, #4
 8101032:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8101034:	68fb      	ldr	r3, [r7, #12]
 8101036:	f003 0307 	and.w	r3, r3, #7
 810103a:	4a25      	ldr	r2, [pc, #148]	; (81010d0 <DMA_CalcBaseAndBitshift+0x160>)
 810103c:	5cd3      	ldrb	r3, [r2, r3]
 810103e:	461a      	mov	r2, r3
 8101040:	687b      	ldr	r3, [r7, #4]
 8101042:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8101044:	68fb      	ldr	r3, [r7, #12]
 8101046:	2b03      	cmp	r3, #3
 8101048:	d909      	bls.n	810105e <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 810104a:	687b      	ldr	r3, [r7, #4]
 810104c:	681b      	ldr	r3, [r3, #0]
 810104e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8101052:	f023 0303 	bic.w	r3, r3, #3
 8101056:	1d1a      	adds	r2, r3, #4
 8101058:	687b      	ldr	r3, [r7, #4]
 810105a:	659a      	str	r2, [r3, #88]	; 0x58
 810105c:	e00e      	b.n	810107c <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 810105e:	687b      	ldr	r3, [r7, #4]
 8101060:	681b      	ldr	r3, [r3, #0]
 8101062:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8101066:	f023 0303 	bic.w	r3, r3, #3
 810106a:	687a      	ldr	r2, [r7, #4]
 810106c:	6593      	str	r3, [r2, #88]	; 0x58
 810106e:	e005      	b.n	810107c <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8101070:	687b      	ldr	r3, [r7, #4]
 8101072:	681b      	ldr	r3, [r3, #0]
 8101074:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8101078:	687b      	ldr	r3, [r7, #4]
 810107a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 810107c:	687b      	ldr	r3, [r7, #4]
 810107e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8101080:	4618      	mov	r0, r3
 8101082:	3714      	adds	r7, #20
 8101084:	46bd      	mov	sp, r7
 8101086:	f85d 7b04 	ldr.w	r7, [sp], #4
 810108a:	4770      	bx	lr
 810108c:	40020010 	.word	0x40020010
 8101090:	40020028 	.word	0x40020028
 8101094:	40020040 	.word	0x40020040
 8101098:	40020058 	.word	0x40020058
 810109c:	40020070 	.word	0x40020070
 81010a0:	40020088 	.word	0x40020088
 81010a4:	400200a0 	.word	0x400200a0
 81010a8:	400200b8 	.word	0x400200b8
 81010ac:	40020410 	.word	0x40020410
 81010b0:	40020428 	.word	0x40020428
 81010b4:	40020440 	.word	0x40020440
 81010b8:	40020458 	.word	0x40020458
 81010bc:	40020470 	.word	0x40020470
 81010c0:	40020488 	.word	0x40020488
 81010c4:	400204a0 	.word	0x400204a0
 81010c8:	400204b8 	.word	0x400204b8
 81010cc:	aaaaaaab 	.word	0xaaaaaaab
 81010d0:	08101880 	.word	0x08101880

081010d4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 81010d4:	b480      	push	{r7}
 81010d6:	b085      	sub	sp, #20
 81010d8:	af00      	add	r7, sp, #0
 81010da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81010dc:	2300      	movs	r3, #0
 81010de:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 81010e0:	687b      	ldr	r3, [r7, #4]
 81010e2:	699b      	ldr	r3, [r3, #24]
 81010e4:	2b00      	cmp	r3, #0
 81010e6:	d120      	bne.n	810112a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 81010e8:	687b      	ldr	r3, [r7, #4]
 81010ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81010ec:	2b03      	cmp	r3, #3
 81010ee:	d858      	bhi.n	81011a2 <DMA_CheckFifoParam+0xce>
 81010f0:	a201      	add	r2, pc, #4	; (adr r2, 81010f8 <DMA_CheckFifoParam+0x24>)
 81010f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81010f6:	bf00      	nop
 81010f8:	08101109 	.word	0x08101109
 81010fc:	0810111b 	.word	0x0810111b
 8101100:	08101109 	.word	0x08101109
 8101104:	081011a3 	.word	0x081011a3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8101108:	687b      	ldr	r3, [r7, #4]
 810110a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810110c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8101110:	2b00      	cmp	r3, #0
 8101112:	d048      	beq.n	81011a6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8101114:	2301      	movs	r3, #1
 8101116:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8101118:	e045      	b.n	81011a6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810111a:	687b      	ldr	r3, [r7, #4]
 810111c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810111e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8101122:	d142      	bne.n	81011aa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8101124:	2301      	movs	r3, #1
 8101126:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8101128:	e03f      	b.n	81011aa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 810112a:	687b      	ldr	r3, [r7, #4]
 810112c:	699b      	ldr	r3, [r3, #24]
 810112e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8101132:	d123      	bne.n	810117c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8101134:	687b      	ldr	r3, [r7, #4]
 8101136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101138:	2b03      	cmp	r3, #3
 810113a:	d838      	bhi.n	81011ae <DMA_CheckFifoParam+0xda>
 810113c:	a201      	add	r2, pc, #4	; (adr r2, 8101144 <DMA_CheckFifoParam+0x70>)
 810113e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101142:	bf00      	nop
 8101144:	08101155 	.word	0x08101155
 8101148:	0810115b 	.word	0x0810115b
 810114c:	08101155 	.word	0x08101155
 8101150:	0810116d 	.word	0x0810116d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8101154:	2301      	movs	r3, #1
 8101156:	73fb      	strb	r3, [r7, #15]
        break;
 8101158:	e030      	b.n	81011bc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810115a:	687b      	ldr	r3, [r7, #4]
 810115c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810115e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8101162:	2b00      	cmp	r3, #0
 8101164:	d025      	beq.n	81011b2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8101166:	2301      	movs	r3, #1
 8101168:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810116a:	e022      	b.n	81011b2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810116c:	687b      	ldr	r3, [r7, #4]
 810116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101170:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8101174:	d11f      	bne.n	81011b6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8101176:	2301      	movs	r3, #1
 8101178:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810117a:	e01c      	b.n	81011b6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 810117c:	687b      	ldr	r3, [r7, #4]
 810117e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101180:	2b02      	cmp	r3, #2
 8101182:	d902      	bls.n	810118a <DMA_CheckFifoParam+0xb6>
 8101184:	2b03      	cmp	r3, #3
 8101186:	d003      	beq.n	8101190 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8101188:	e018      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 810118a:	2301      	movs	r3, #1
 810118c:	73fb      	strb	r3, [r7, #15]
        break;
 810118e:	e015      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8101190:	687b      	ldr	r3, [r7, #4]
 8101192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101194:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8101198:	2b00      	cmp	r3, #0
 810119a:	d00e      	beq.n	81011ba <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 810119c:	2301      	movs	r3, #1
 810119e:	73fb      	strb	r3, [r7, #15]
    break;
 81011a0:	e00b      	b.n	81011ba <DMA_CheckFifoParam+0xe6>
        break;
 81011a2:	bf00      	nop
 81011a4:	e00a      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        break;
 81011a6:	bf00      	nop
 81011a8:	e008      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        break;
 81011aa:	bf00      	nop
 81011ac:	e006      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        break;
 81011ae:	bf00      	nop
 81011b0:	e004      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        break;
 81011b2:	bf00      	nop
 81011b4:	e002      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
        break;
 81011b6:	bf00      	nop
 81011b8:	e000      	b.n	81011bc <DMA_CheckFifoParam+0xe8>
    break;
 81011ba:	bf00      	nop
    }
  }

  return status;
 81011bc:	7bfb      	ldrb	r3, [r7, #15]
}
 81011be:	4618      	mov	r0, r3
 81011c0:	3714      	adds	r7, #20
 81011c2:	46bd      	mov	sp, r7
 81011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011c8:	4770      	bx	lr
 81011ca:	bf00      	nop

081011cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 81011cc:	b480      	push	{r7}
 81011ce:	b085      	sub	sp, #20
 81011d0:	af00      	add	r7, sp, #0
 81011d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81011d4:	687b      	ldr	r3, [r7, #4]
 81011d6:	681b      	ldr	r3, [r3, #0]
 81011d8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81011da:	687b      	ldr	r3, [r7, #4]
 81011dc:	681b      	ldr	r3, [r3, #0]
 81011de:	4a3a      	ldr	r2, [pc, #232]	; (81012c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 81011e0:	4293      	cmp	r3, r2
 81011e2:	d022      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81011e4:	687b      	ldr	r3, [r7, #4]
 81011e6:	681b      	ldr	r3, [r3, #0]
 81011e8:	4a38      	ldr	r2, [pc, #224]	; (81012cc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 81011ea:	4293      	cmp	r3, r2
 81011ec:	d01d      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81011ee:	687b      	ldr	r3, [r7, #4]
 81011f0:	681b      	ldr	r3, [r3, #0]
 81011f2:	4a37      	ldr	r2, [pc, #220]	; (81012d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 81011f4:	4293      	cmp	r3, r2
 81011f6:	d018      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81011f8:	687b      	ldr	r3, [r7, #4]
 81011fa:	681b      	ldr	r3, [r3, #0]
 81011fc:	4a35      	ldr	r2, [pc, #212]	; (81012d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 81011fe:	4293      	cmp	r3, r2
 8101200:	d013      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8101202:	687b      	ldr	r3, [r7, #4]
 8101204:	681b      	ldr	r3, [r3, #0]
 8101206:	4a34      	ldr	r2, [pc, #208]	; (81012d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8101208:	4293      	cmp	r3, r2
 810120a:	d00e      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810120c:	687b      	ldr	r3, [r7, #4]
 810120e:	681b      	ldr	r3, [r3, #0]
 8101210:	4a32      	ldr	r2, [pc, #200]	; (81012dc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8101212:	4293      	cmp	r3, r2
 8101214:	d009      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8101216:	687b      	ldr	r3, [r7, #4]
 8101218:	681b      	ldr	r3, [r3, #0]
 810121a:	4a31      	ldr	r2, [pc, #196]	; (81012e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 810121c:	4293      	cmp	r3, r2
 810121e:	d004      	beq.n	810122a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8101220:	687b      	ldr	r3, [r7, #4]
 8101222:	681b      	ldr	r3, [r3, #0]
 8101224:	4a2f      	ldr	r2, [pc, #188]	; (81012e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8101226:	4293      	cmp	r3, r2
 8101228:	d101      	bne.n	810122e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 810122a:	2301      	movs	r3, #1
 810122c:	e000      	b.n	8101230 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 810122e:	2300      	movs	r3, #0
 8101230:	2b00      	cmp	r3, #0
 8101232:	d01c      	beq.n	810126e <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8101234:	687b      	ldr	r3, [r7, #4]
 8101236:	681b      	ldr	r3, [r3, #0]
 8101238:	b2db      	uxtb	r3, r3
 810123a:	3b08      	subs	r3, #8
 810123c:	4a2a      	ldr	r2, [pc, #168]	; (81012e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 810123e:	fba2 2303 	umull	r2, r3, r2, r3
 8101242:	091b      	lsrs	r3, r3, #4
 8101244:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8101246:	68fb      	ldr	r3, [r7, #12]
 8101248:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 810124c:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 8101250:	009b      	lsls	r3, r3, #2
 8101252:	461a      	mov	r2, r3
 8101254:	687b      	ldr	r3, [r7, #4]
 8101256:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8101258:	687b      	ldr	r3, [r7, #4]
 810125a:	4a24      	ldr	r2, [pc, #144]	; (81012ec <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 810125c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 810125e:	68fb      	ldr	r3, [r7, #12]
 8101260:	f003 031f 	and.w	r3, r3, #31
 8101264:	2201      	movs	r2, #1
 8101266:	409a      	lsls	r2, r3
 8101268:	687b      	ldr	r3, [r7, #4]
 810126a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 810126c:	e026      	b.n	81012bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810126e:	687b      	ldr	r3, [r7, #4]
 8101270:	681b      	ldr	r3, [r3, #0]
 8101272:	b2db      	uxtb	r3, r3
 8101274:	3b10      	subs	r3, #16
 8101276:	4a1e      	ldr	r2, [pc, #120]	; (81012f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8101278:	fba2 2303 	umull	r2, r3, r2, r3
 810127c:	091b      	lsrs	r3, r3, #4
 810127e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8101280:	68bb      	ldr	r3, [r7, #8]
 8101282:	4a1c      	ldr	r2, [pc, #112]	; (81012f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8101284:	4293      	cmp	r3, r2
 8101286:	d806      	bhi.n	8101296 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8101288:	68bb      	ldr	r3, [r7, #8]
 810128a:	4a1b      	ldr	r2, [pc, #108]	; (81012f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 810128c:	4293      	cmp	r3, r2
 810128e:	d902      	bls.n	8101296 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8101290:	68fb      	ldr	r3, [r7, #12]
 8101292:	3308      	adds	r3, #8
 8101294:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8101296:	68fb      	ldr	r3, [r7, #12]
 8101298:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 810129c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 81012a0:	009b      	lsls	r3, r3, #2
 81012a2:	461a      	mov	r2, r3
 81012a4:	687b      	ldr	r3, [r7, #4]
 81012a6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 81012a8:	687b      	ldr	r3, [r7, #4]
 81012aa:	4a14      	ldr	r2, [pc, #80]	; (81012fc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 81012ac:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81012ae:	68fb      	ldr	r3, [r7, #12]
 81012b0:	f003 031f 	and.w	r3, r3, #31
 81012b4:	2201      	movs	r2, #1
 81012b6:	409a      	lsls	r2, r3
 81012b8:	687b      	ldr	r3, [r7, #4]
 81012ba:	669a      	str	r2, [r3, #104]	; 0x68
}
 81012bc:	bf00      	nop
 81012be:	3714      	adds	r7, #20
 81012c0:	46bd      	mov	sp, r7
 81012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012c6:	4770      	bx	lr
 81012c8:	58025408 	.word	0x58025408
 81012cc:	5802541c 	.word	0x5802541c
 81012d0:	58025430 	.word	0x58025430
 81012d4:	58025444 	.word	0x58025444
 81012d8:	58025458 	.word	0x58025458
 81012dc:	5802546c 	.word	0x5802546c
 81012e0:	58025480 	.word	0x58025480
 81012e4:	58025494 	.word	0x58025494
 81012e8:	cccccccd 	.word	0xcccccccd
 81012ec:	58025880 	.word	0x58025880
 81012f0:	aaaaaaab 	.word	0xaaaaaaab
 81012f4:	400204b8 	.word	0x400204b8
 81012f8:	4002040f 	.word	0x4002040f
 81012fc:	40020880 	.word	0x40020880

08101300 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8101300:	b480      	push	{r7}
 8101302:	b085      	sub	sp, #20
 8101304:	af00      	add	r7, sp, #0
 8101306:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8101308:	687b      	ldr	r3, [r7, #4]
 810130a:	685b      	ldr	r3, [r3, #4]
 810130c:	b2db      	uxtb	r3, r3
 810130e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8101310:	68fb      	ldr	r3, [r7, #12]
 8101312:	2b00      	cmp	r3, #0
 8101314:	d04a      	beq.n	81013ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8101316:	68fb      	ldr	r3, [r7, #12]
 8101318:	2b08      	cmp	r3, #8
 810131a:	d847      	bhi.n	81013ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 810131c:	687b      	ldr	r3, [r7, #4]
 810131e:	681b      	ldr	r3, [r3, #0]
 8101320:	4a25      	ldr	r2, [pc, #148]	; (81013b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8101322:	4293      	cmp	r3, r2
 8101324:	d022      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8101326:	687b      	ldr	r3, [r7, #4]
 8101328:	681b      	ldr	r3, [r3, #0]
 810132a:	4a24      	ldr	r2, [pc, #144]	; (81013bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 810132c:	4293      	cmp	r3, r2
 810132e:	d01d      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8101330:	687b      	ldr	r3, [r7, #4]
 8101332:	681b      	ldr	r3, [r3, #0]
 8101334:	4a22      	ldr	r2, [pc, #136]	; (81013c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8101336:	4293      	cmp	r3, r2
 8101338:	d018      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810133a:	687b      	ldr	r3, [r7, #4]
 810133c:	681b      	ldr	r3, [r3, #0]
 810133e:	4a21      	ldr	r2, [pc, #132]	; (81013c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8101340:	4293      	cmp	r3, r2
 8101342:	d013      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8101344:	687b      	ldr	r3, [r7, #4]
 8101346:	681b      	ldr	r3, [r3, #0]
 8101348:	4a1f      	ldr	r2, [pc, #124]	; (81013c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 810134a:	4293      	cmp	r3, r2
 810134c:	d00e      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810134e:	687b      	ldr	r3, [r7, #4]
 8101350:	681b      	ldr	r3, [r3, #0]
 8101352:	4a1e      	ldr	r2, [pc, #120]	; (81013cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8101354:	4293      	cmp	r3, r2
 8101356:	d009      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8101358:	687b      	ldr	r3, [r7, #4]
 810135a:	681b      	ldr	r3, [r3, #0]
 810135c:	4a1c      	ldr	r2, [pc, #112]	; (81013d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 810135e:	4293      	cmp	r3, r2
 8101360:	d004      	beq.n	810136c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8101362:	687b      	ldr	r3, [r7, #4]
 8101364:	681b      	ldr	r3, [r3, #0]
 8101366:	4a1b      	ldr	r2, [pc, #108]	; (81013d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8101368:	4293      	cmp	r3, r2
 810136a:	d101      	bne.n	8101370 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 810136c:	2301      	movs	r3, #1
 810136e:	e000      	b.n	8101372 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8101370:	2300      	movs	r3, #0
 8101372:	2b00      	cmp	r3, #0
 8101374:	d00a      	beq.n	810138c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8101376:	68fa      	ldr	r2, [r7, #12]
 8101378:	4b17      	ldr	r3, [pc, #92]	; (81013d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 810137a:	4413      	add	r3, r2
 810137c:	009b      	lsls	r3, r3, #2
 810137e:	461a      	mov	r2, r3
 8101380:	687b      	ldr	r3, [r7, #4]
 8101382:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8101384:	687b      	ldr	r3, [r7, #4]
 8101386:	4a15      	ldr	r2, [pc, #84]	; (81013dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8101388:	671a      	str	r2, [r3, #112]	; 0x70
 810138a:	e009      	b.n	81013a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 810138c:	68fa      	ldr	r2, [r7, #12]
 810138e:	4b14      	ldr	r3, [pc, #80]	; (81013e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8101390:	4413      	add	r3, r2
 8101392:	009b      	lsls	r3, r3, #2
 8101394:	461a      	mov	r2, r3
 8101396:	687b      	ldr	r3, [r7, #4]
 8101398:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 810139a:	687b      	ldr	r3, [r7, #4]
 810139c:	4a11      	ldr	r2, [pc, #68]	; (81013e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 810139e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 81013a0:	68fb      	ldr	r3, [r7, #12]
 81013a2:	3b01      	subs	r3, #1
 81013a4:	2201      	movs	r2, #1
 81013a6:	409a      	lsls	r2, r3
 81013a8:	687b      	ldr	r3, [r7, #4]
 81013aa:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 81013ac:	bf00      	nop
 81013ae:	3714      	adds	r7, #20
 81013b0:	46bd      	mov	sp, r7
 81013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013b6:	4770      	bx	lr
 81013b8:	58025408 	.word	0x58025408
 81013bc:	5802541c 	.word	0x5802541c
 81013c0:	58025430 	.word	0x58025430
 81013c4:	58025444 	.word	0x58025444
 81013c8:	58025458 	.word	0x58025458
 81013cc:	5802546c 	.word	0x5802546c
 81013d0:	58025480 	.word	0x58025480
 81013d4:	58025494 	.word	0x58025494
 81013d8:	1600963f 	.word	0x1600963f
 81013dc:	58025940 	.word	0x58025940
 81013e0:	1000823f 	.word	0x1000823f
 81013e4:	40020940 	.word	0x40020940

081013e8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81013e8:	b480      	push	{r7}
 81013ea:	b083      	sub	sp, #12
 81013ec:	af00      	add	r7, sp, #0
 81013ee:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81013f0:	4b05      	ldr	r3, [pc, #20]	; (8101408 <HAL_HSEM_ActivateNotification+0x20>)
 81013f2:	681a      	ldr	r2, [r3, #0]
 81013f4:	4904      	ldr	r1, [pc, #16]	; (8101408 <HAL_HSEM_ActivateNotification+0x20>)
 81013f6:	687b      	ldr	r3, [r7, #4]
 81013f8:	4313      	orrs	r3, r2
 81013fa:	600b      	str	r3, [r1, #0]
#endif
}
 81013fc:	bf00      	nop
 81013fe:	370c      	adds	r7, #12
 8101400:	46bd      	mov	sp, r7
 8101402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101406:	4770      	bx	lr
 8101408:	58026510 	.word	0x58026510

0810140c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810140c:	b580      	push	{r7, lr}
 810140e:	b084      	sub	sp, #16
 8101410:	af00      	add	r7, sp, #0
 8101412:	60f8      	str	r0, [r7, #12]
 8101414:	460b      	mov	r3, r1
 8101416:	607a      	str	r2, [r7, #4]
 8101418:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810141a:	4b37      	ldr	r3, [pc, #220]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810141c:	681b      	ldr	r3, [r3, #0]
 810141e:	f023 0201 	bic.w	r2, r3, #1
 8101422:	4935      	ldr	r1, [pc, #212]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101424:	68fb      	ldr	r3, [r7, #12]
 8101426:	4313      	orrs	r3, r2
 8101428:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810142a:	687b      	ldr	r3, [r7, #4]
 810142c:	2b00      	cmp	r3, #0
 810142e:	d123      	bne.n	8101478 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101430:	f7ff fa30 	bl	8100894 <HAL_GetCurrentCPUID>
 8101434:	4603      	mov	r3, r0
 8101436:	2b03      	cmp	r3, #3
 8101438:	d158      	bne.n	81014ec <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810143a:	4b2f      	ldr	r3, [pc, #188]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810143c:	691b      	ldr	r3, [r3, #16]
 810143e:	4a2e      	ldr	r2, [pc, #184]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101440:	f023 0301 	bic.w	r3, r3, #1
 8101444:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101446:	4b2d      	ldr	r3, [pc, #180]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101448:	691b      	ldr	r3, [r3, #16]
 810144a:	4a2c      	ldr	r2, [pc, #176]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810144c:	f043 0304 	orr.w	r3, r3, #4
 8101450:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101452:	f3bf 8f4f 	dsb	sy
}
 8101456:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101458:	f3bf 8f6f 	isb	sy
}
 810145c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810145e:	7afb      	ldrb	r3, [r7, #11]
 8101460:	2b01      	cmp	r3, #1
 8101462:	d101      	bne.n	8101468 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101464:	bf30      	wfi
 8101466:	e000      	b.n	810146a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101468:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810146a:	4b24      	ldr	r3, [pc, #144]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810146c:	691b      	ldr	r3, [r3, #16]
 810146e:	4a23      	ldr	r2, [pc, #140]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101470:	f023 0304 	bic.w	r3, r3, #4
 8101474:	6113      	str	r3, [r2, #16]
 8101476:	e03c      	b.n	81014f2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101478:	687b      	ldr	r3, [r7, #4]
 810147a:	2b01      	cmp	r3, #1
 810147c:	d123      	bne.n	81014c6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810147e:	f7ff fa09 	bl	8100894 <HAL_GetCurrentCPUID>
 8101482:	4603      	mov	r3, r0
 8101484:	2b01      	cmp	r3, #1
 8101486:	d133      	bne.n	81014f0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101488:	4b1b      	ldr	r3, [pc, #108]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810148a:	695b      	ldr	r3, [r3, #20]
 810148c:	4a1a      	ldr	r2, [pc, #104]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810148e:	f023 0302 	bic.w	r3, r3, #2
 8101492:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101494:	4b19      	ldr	r3, [pc, #100]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101496:	691b      	ldr	r3, [r3, #16]
 8101498:	4a18      	ldr	r2, [pc, #96]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810149a:	f043 0304 	orr.w	r3, r3, #4
 810149e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81014a0:	f3bf 8f4f 	dsb	sy
}
 81014a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81014a6:	f3bf 8f6f 	isb	sy
}
 81014aa:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81014ac:	7afb      	ldrb	r3, [r7, #11]
 81014ae:	2b01      	cmp	r3, #1
 81014b0:	d101      	bne.n	81014b6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81014b2:	bf30      	wfi
 81014b4:	e000      	b.n	81014b8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81014b6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81014b8:	4b10      	ldr	r3, [pc, #64]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 81014ba:	691b      	ldr	r3, [r3, #16]
 81014bc:	4a0f      	ldr	r2, [pc, #60]	; (81014fc <HAL_PWREx_EnterSTOPMode+0xf0>)
 81014be:	f023 0304 	bic.w	r3, r3, #4
 81014c2:	6113      	str	r3, [r2, #16]
 81014c4:	e015      	b.n	81014f2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81014c6:	f7ff f9e5 	bl	8100894 <HAL_GetCurrentCPUID>
 81014ca:	4603      	mov	r3, r0
 81014cc:	2b03      	cmp	r3, #3
 81014ce:	d106      	bne.n	81014de <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81014d0:	4b09      	ldr	r3, [pc, #36]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014d2:	691b      	ldr	r3, [r3, #16]
 81014d4:	4a08      	ldr	r2, [pc, #32]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014d6:	f023 0304 	bic.w	r3, r3, #4
 81014da:	6113      	str	r3, [r2, #16]
 81014dc:	e009      	b.n	81014f2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81014de:	4b06      	ldr	r3, [pc, #24]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014e0:	695b      	ldr	r3, [r3, #20]
 81014e2:	4a05      	ldr	r2, [pc, #20]	; (81014f8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81014e4:	f023 0304 	bic.w	r3, r3, #4
 81014e8:	6153      	str	r3, [r2, #20]
 81014ea:	e002      	b.n	81014f2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81014ec:	bf00      	nop
 81014ee:	e000      	b.n	81014f2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81014f0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81014f2:	3710      	adds	r7, #16
 81014f4:	46bd      	mov	sp, r7
 81014f6:	bd80      	pop	{r7, pc}
 81014f8:	58024800 	.word	0x58024800
 81014fc:	e000ed00 	.word	0xe000ed00

08101500 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101500:	b580      	push	{r7, lr}
 8101502:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101504:	f7ff f9c6 	bl	8100894 <HAL_GetCurrentCPUID>
 8101508:	4603      	mov	r3, r0
 810150a:	2b03      	cmp	r3, #3
 810150c:	d101      	bne.n	8101512 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810150e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101510:	e001      	b.n	8101516 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101512:	bf40      	sev
    __WFE ();
 8101514:	bf20      	wfe
}
 8101516:	bf00      	nop
 8101518:	bd80      	pop	{r7, pc}
	...

0810151c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810151c:	b480      	push	{r7}
 810151e:	b089      	sub	sp, #36	; 0x24
 8101520:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101522:	4bb3      	ldr	r3, [pc, #716]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101524:	691b      	ldr	r3, [r3, #16]
 8101526:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810152a:	2b18      	cmp	r3, #24
 810152c:	f200 8155 	bhi.w	81017da <HAL_RCC_GetSysClockFreq+0x2be>
 8101530:	a201      	add	r2, pc, #4	; (adr r2, 8101538 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101536:	bf00      	nop
 8101538:	0810159d 	.word	0x0810159d
 810153c:	081017db 	.word	0x081017db
 8101540:	081017db 	.word	0x081017db
 8101544:	081017db 	.word	0x081017db
 8101548:	081017db 	.word	0x081017db
 810154c:	081017db 	.word	0x081017db
 8101550:	081017db 	.word	0x081017db
 8101554:	081017db 	.word	0x081017db
 8101558:	081015c3 	.word	0x081015c3
 810155c:	081017db 	.word	0x081017db
 8101560:	081017db 	.word	0x081017db
 8101564:	081017db 	.word	0x081017db
 8101568:	081017db 	.word	0x081017db
 810156c:	081017db 	.word	0x081017db
 8101570:	081017db 	.word	0x081017db
 8101574:	081017db 	.word	0x081017db
 8101578:	081015c9 	.word	0x081015c9
 810157c:	081017db 	.word	0x081017db
 8101580:	081017db 	.word	0x081017db
 8101584:	081017db 	.word	0x081017db
 8101588:	081017db 	.word	0x081017db
 810158c:	081017db 	.word	0x081017db
 8101590:	081017db 	.word	0x081017db
 8101594:	081017db 	.word	0x081017db
 8101598:	081015cf 	.word	0x081015cf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810159c:	4b94      	ldr	r3, [pc, #592]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810159e:	681b      	ldr	r3, [r3, #0]
 81015a0:	f003 0320 	and.w	r3, r3, #32
 81015a4:	2b00      	cmp	r3, #0
 81015a6:	d009      	beq.n	81015bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81015a8:	4b91      	ldr	r3, [pc, #580]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015aa:	681b      	ldr	r3, [r3, #0]
 81015ac:	08db      	lsrs	r3, r3, #3
 81015ae:	f003 0303 	and.w	r3, r3, #3
 81015b2:	4a90      	ldr	r2, [pc, #576]	; (81017f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81015b4:	fa22 f303 	lsr.w	r3, r2, r3
 81015b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81015ba:	e111      	b.n	81017e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81015bc:	4b8d      	ldr	r3, [pc, #564]	; (81017f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81015be:	61bb      	str	r3, [r7, #24]
    break;
 81015c0:	e10e      	b.n	81017e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81015c2:	4b8d      	ldr	r3, [pc, #564]	; (81017f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81015c4:	61bb      	str	r3, [r7, #24]
    break;
 81015c6:	e10b      	b.n	81017e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81015c8:	4b8c      	ldr	r3, [pc, #560]	; (81017fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 81015ca:	61bb      	str	r3, [r7, #24]
    break;
 81015cc:	e108      	b.n	81017e0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81015ce:	4b88      	ldr	r3, [pc, #544]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81015d2:	f003 0303 	and.w	r3, r3, #3
 81015d6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81015d8:	4b85      	ldr	r3, [pc, #532]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81015dc:	091b      	lsrs	r3, r3, #4
 81015de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81015e2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81015e4:	4b82      	ldr	r3, [pc, #520]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81015e8:	f003 0301 	and.w	r3, r3, #1
 81015ec:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81015ee:	4b80      	ldr	r3, [pc, #512]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81015f2:	08db      	lsrs	r3, r3, #3
 81015f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81015f8:	68fa      	ldr	r2, [r7, #12]
 81015fa:	fb02 f303 	mul.w	r3, r2, r3
 81015fe:	ee07 3a90 	vmov	s15, r3
 8101602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101606:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810160a:	693b      	ldr	r3, [r7, #16]
 810160c:	2b00      	cmp	r3, #0
 810160e:	f000 80e1 	beq.w	81017d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101612:	697b      	ldr	r3, [r7, #20]
 8101614:	2b02      	cmp	r3, #2
 8101616:	f000 8083 	beq.w	8101720 <HAL_RCC_GetSysClockFreq+0x204>
 810161a:	697b      	ldr	r3, [r7, #20]
 810161c:	2b02      	cmp	r3, #2
 810161e:	f200 80a1 	bhi.w	8101764 <HAL_RCC_GetSysClockFreq+0x248>
 8101622:	697b      	ldr	r3, [r7, #20]
 8101624:	2b00      	cmp	r3, #0
 8101626:	d003      	beq.n	8101630 <HAL_RCC_GetSysClockFreq+0x114>
 8101628:	697b      	ldr	r3, [r7, #20]
 810162a:	2b01      	cmp	r3, #1
 810162c:	d056      	beq.n	81016dc <HAL_RCC_GetSysClockFreq+0x1c0>
 810162e:	e099      	b.n	8101764 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101630:	4b6f      	ldr	r3, [pc, #444]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101632:	681b      	ldr	r3, [r3, #0]
 8101634:	f003 0320 	and.w	r3, r3, #32
 8101638:	2b00      	cmp	r3, #0
 810163a:	d02d      	beq.n	8101698 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810163c:	4b6c      	ldr	r3, [pc, #432]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810163e:	681b      	ldr	r3, [r3, #0]
 8101640:	08db      	lsrs	r3, r3, #3
 8101642:	f003 0303 	and.w	r3, r3, #3
 8101646:	4a6b      	ldr	r2, [pc, #428]	; (81017f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101648:	fa22 f303 	lsr.w	r3, r2, r3
 810164c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810164e:	687b      	ldr	r3, [r7, #4]
 8101650:	ee07 3a90 	vmov	s15, r3
 8101654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101658:	693b      	ldr	r3, [r7, #16]
 810165a:	ee07 3a90 	vmov	s15, r3
 810165e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101666:	4b62      	ldr	r3, [pc, #392]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810166a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810166e:	ee07 3a90 	vmov	s15, r3
 8101672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101676:	ed97 6a02 	vldr	s12, [r7, #8]
 810167a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101800 <HAL_RCC_GetSysClockFreq+0x2e4>
 810167e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101686:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810168a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810168e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101692:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101696:	e087      	b.n	81017a8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101698:	693b      	ldr	r3, [r7, #16]
 810169a:	ee07 3a90 	vmov	s15, r3
 810169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81016a2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101804 <HAL_RCC_GetSysClockFreq+0x2e8>
 81016a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81016aa:	4b51      	ldr	r3, [pc, #324]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81016ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81016b2:	ee07 3a90 	vmov	s15, r3
 81016b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81016ba:	ed97 6a02 	vldr	s12, [r7, #8]
 81016be:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101800 <HAL_RCC_GetSysClockFreq+0x2e4>
 81016c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81016c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81016ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81016ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81016d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81016d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81016da:	e065      	b.n	81017a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81016dc:	693b      	ldr	r3, [r7, #16]
 81016de:	ee07 3a90 	vmov	s15, r3
 81016e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81016e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101808 <HAL_RCC_GetSysClockFreq+0x2ec>
 81016ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81016ee:	4b40      	ldr	r3, [pc, #256]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81016f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81016f6:	ee07 3a90 	vmov	s15, r3
 81016fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81016fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8101702:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101800 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810170a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810170e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101716:	ee67 7a27 	vmul.f32	s15, s14, s15
 810171a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810171e:	e043      	b.n	81017a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101720:	693b      	ldr	r3, [r7, #16]
 8101722:	ee07 3a90 	vmov	s15, r3
 8101726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810172a:	eddf 6a38 	vldr	s13, [pc, #224]	; 810180c <HAL_RCC_GetSysClockFreq+0x2f0>
 810172e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101732:	4b2f      	ldr	r3, [pc, #188]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810173a:	ee07 3a90 	vmov	s15, r3
 810173e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101742:	ed97 6a02 	vldr	s12, [r7, #8]
 8101746:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101800 <HAL_RCC_GetSysClockFreq+0x2e4>
 810174a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810174e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101752:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810175e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101762:	e021      	b.n	81017a8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101764:	693b      	ldr	r3, [r7, #16]
 8101766:	ee07 3a90 	vmov	s15, r3
 810176a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810176e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101808 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101776:	4b1e      	ldr	r3, [pc, #120]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810177a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810177e:	ee07 3a90 	vmov	s15, r3
 8101782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101786:	ed97 6a02 	vldr	s12, [r7, #8]
 810178a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101800 <HAL_RCC_GetSysClockFreq+0x2e4>
 810178e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101796:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810179a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810179e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81017a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81017a6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81017a8:	4b11      	ldr	r3, [pc, #68]	; (81017f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81017ac:	0a5b      	lsrs	r3, r3, #9
 81017ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81017b2:	3301      	adds	r3, #1
 81017b4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81017b6:	683b      	ldr	r3, [r7, #0]
 81017b8:	ee07 3a90 	vmov	s15, r3
 81017bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81017c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81017c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81017c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81017cc:	ee17 3a90 	vmov	r3, s15
 81017d0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81017d2:	e005      	b.n	81017e0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81017d4:	2300      	movs	r3, #0
 81017d6:	61bb      	str	r3, [r7, #24]
    break;
 81017d8:	e002      	b.n	81017e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 81017da:	4b07      	ldr	r3, [pc, #28]	; (81017f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81017dc:	61bb      	str	r3, [r7, #24]
    break;
 81017de:	bf00      	nop
  }

  return sysclockfreq;
 81017e0:	69bb      	ldr	r3, [r7, #24]
}
 81017e2:	4618      	mov	r0, r3
 81017e4:	3724      	adds	r7, #36	; 0x24
 81017e6:	46bd      	mov	sp, r7
 81017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017ec:	4770      	bx	lr
 81017ee:	bf00      	nop
 81017f0:	58024400 	.word	0x58024400
 81017f4:	03d09000 	.word	0x03d09000
 81017f8:	003d0900 	.word	0x003d0900
 81017fc:	017d7840 	.word	0x017d7840
 8101800:	46000000 	.word	0x46000000
 8101804:	4c742400 	.word	0x4c742400
 8101808:	4a742400 	.word	0x4a742400
 810180c:	4bbebc20 	.word	0x4bbebc20

08101810 <__libc_init_array>:
 8101810:	b570      	push	{r4, r5, r6, lr}
 8101812:	4d0d      	ldr	r5, [pc, #52]	; (8101848 <__libc_init_array+0x38>)
 8101814:	4c0d      	ldr	r4, [pc, #52]	; (810184c <__libc_init_array+0x3c>)
 8101816:	1b64      	subs	r4, r4, r5
 8101818:	10a4      	asrs	r4, r4, #2
 810181a:	2600      	movs	r6, #0
 810181c:	42a6      	cmp	r6, r4
 810181e:	d109      	bne.n	8101834 <__libc_init_array+0x24>
 8101820:	4d0b      	ldr	r5, [pc, #44]	; (8101850 <__libc_init_array+0x40>)
 8101822:	4c0c      	ldr	r4, [pc, #48]	; (8101854 <__libc_init_array+0x44>)
 8101824:	f000 f818 	bl	8101858 <_init>
 8101828:	1b64      	subs	r4, r4, r5
 810182a:	10a4      	asrs	r4, r4, #2
 810182c:	2600      	movs	r6, #0
 810182e:	42a6      	cmp	r6, r4
 8101830:	d105      	bne.n	810183e <__libc_init_array+0x2e>
 8101832:	bd70      	pop	{r4, r5, r6, pc}
 8101834:	f855 3b04 	ldr.w	r3, [r5], #4
 8101838:	4798      	blx	r3
 810183a:	3601      	adds	r6, #1
 810183c:	e7ee      	b.n	810181c <__libc_init_array+0xc>
 810183e:	f855 3b04 	ldr.w	r3, [r5], #4
 8101842:	4798      	blx	r3
 8101844:	3601      	adds	r6, #1
 8101846:	e7f2      	b.n	810182e <__libc_init_array+0x1e>
 8101848:	08101888 	.word	0x08101888
 810184c:	08101888 	.word	0x08101888
 8101850:	08101888 	.word	0x08101888
 8101854:	0810188c 	.word	0x0810188c

08101858 <_init>:
 8101858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810185a:	bf00      	nop
 810185c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810185e:	bc08      	pop	{r3}
 8101860:	469e      	mov	lr, r3
 8101862:	4770      	bx	lr

08101864 <_fini>:
 8101864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8101866:	bf00      	nop
 8101868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810186a:	bc08      	pop	{r3}
 810186c:	469e      	mov	lr, r3
 810186e:	4770      	bx	lr
