# Tiny Tapeout project information
project:
  title:        "ChatGPT designed Spiking Neural Network with Delays"      # Project title
  author:       "Paola Vitolo, Rajkumar Kubendran, Renaldas Zioma, Michelangelo Barocci, ChatGPT-4, Gian Domenico Licciardo, Andreas Andreou - pvitolo1@jh.edu"      # Your name
  discord:      "paolavitolo"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Programmable spiking neural network consisting of 10 LIF neurons with Delays and 208 synapsis with fully programmable weights (8-bit) via SPI"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_chatgpt_snn_with_delays_paolaunisa"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_chatgpt_snn_with_delays_paolaunisa.v"
    - "clock_divider.v"
    - "debug_module.v"
    - "InputCurrentCalculator.v"
    - "LIF_Neuron_debug.v"
    - "memory.v"
    - "NeuronLayerWithDelays_debug.v"
    - "NeuronWithDelays_debug.v"
    - "neuron_delay.v"
    - "programmable_delay.v"
    - "SNNwithDelays_top.v"
    - "spiking_network_top.v"
    - "spi_control_unit.v"
    - "spi_interface.v"
    - "spi_slave.v"
    - "synchronizer.v"
    - "TwoLayerNetwork_debug.v"
    - "LeakyIntegrateFireNeuron_debug.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "debug signal 0"
  uo[1]: "debug signal 0"
  uo[2]: "debug signal 0"
  uo[3]: "debug signal 0"
  uo[4]: "debug signal 0"
  uo[5]: "debug signal 0"
  uo[6]: "debug signal 0"
  uo[7]: "debug signal 0"

  # Bidirectional pins
  uio[0]: "Chip Select CS"
  uio[1]: "MOSI"
  uio[2]: "MISO"
  uio[3]: "SPI CLK"
  uio[4]: "spike output 0"
  uio[5]: "spike output 1"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
