{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1557777044853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1557777044853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 16:50:39 2019 " "Processing started: Mon May 13 16:50:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1557777044853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1557777044853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1557777044853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1557777046634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MUX2_1 " "Found entity 1: MIPS_MUX2_1" {  } { { "MIPS_MUX2_1.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_MUX2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" mips_tb.sv(25) " "Verilog HDL syntax error at mips_tb.sv(25) near text \"foreach\";  expecting \"end\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" mips_tb.sv(25) " "Verilog HDL syntax error at mips_tb.sv(25) near text \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" mips_tb.sv(43) " "Verilog HDL syntax error at mips_tb.sv(43) near text \"foreach\";  expecting \"end\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" mips_tb.sv(43) " "Verilog HDL syntax error at mips_tb.sv(43) near text \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"WD\";  expecting \",\" mips_tb.sv(83) " "Verilog HDL syntax error at mips_tb.sv(83) near text \"WD\";  expecting \",\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mips_tb.sv(104) " "Verilog HDL warning at mips_tb.sv(104): extended using \"x\" or \"z\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"foreach\";  expecting \"end\" mips_tb.sv(113) " "Verilog HDL syntax error at mips_tb.sv(113) near text \"foreach\";  expecting \"end\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 113 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" mips_tb.sv(113) " "Verilog HDL syntax error at mips_tb.sv(113) near text \")\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 113 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mips_tb mips_tb.sv(3) " "Ignored design unit \"mips_tb\" at mips_tb.sv(3) due to previous errors" {  } { { "Testbench/mips_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1557777046822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mips_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/mips_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tworegwe_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_tworegwe_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_TWOREGWE_32 " "Found entity 1: MIPS_TWOREGWE_32" {  } { { "MIPS_TWOREGWE_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_TWOREGWE_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_sigext_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_sigext_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_SIGEXT_32 " "Found entity 1: MIPS_SIGEXT_32" {  } { { "MIPS_SIGEXT_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_SIGEXT_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_shift2pc_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_shift2pc_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_SHIFT2PC_32 " "Found entity 1: MIPS_SHIFT2PC_32" {  } { { "MIPS_SHIFT2PC_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_SHIFT2PC_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_shift2_sigext_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_shift2_sigext_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_SHIFT2_SIGEXT_32 " "Found entity 1: MIPS_SHIFT2_SIGEXT_32" {  } { { "MIPS_SHIFT2_SIGEXT_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_SHIFT2_SIGEXT_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_shift2_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_shift2_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_SHIFT2_32 " "Found entity 1: MIPS_SHIFT2_32" {  } { { "MIPS_SHIFT2_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_SHIFT2_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_regwe_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_regwe_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_REGWE_32 " "Found entity 1: MIPS_REGWE_32" {  } { { "MIPS_REGWE_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_REGWE_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_regwe_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_regwe_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_REGWE_1 " "Found entity 1: MIPS_REGWE_1" {  } { { "MIPS_REGWE_1.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_REGWE_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_regfile_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_regfile_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_REGFILE_32 " "Found entity 1: MIPS_REGFILE_32" {  } { { "MIPS_REGFILE_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_REGFILE_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_regfile_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_regfile_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_REGFILE_1 " "Found entity 1: MIPS_REGFILE_1" {  } { { "MIPS_REGFILE_1.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_REGFILE_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_reg_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_reg_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_REG_32 " "Found entity 1: MIPS_REG_32" {  } { { "MIPS_REG_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_REG_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_reg_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_reg_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_REG_1 " "Found entity 1: MIPS_REG_1" {  } { { "MIPS_REG_1.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_REG_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MUX32_1 " "Found entity 1: MIPS_MUX32_1" {  } { { "MIPS_MUX32_1.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_MUX32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mux4_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_mux4_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MUX4_32 " "Found entity 1: MIPS_MUX4_32" {  } { { "MIPS_MUX4_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_MUX4_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mux2_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_mux2_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MUX2_32 " "Found entity 1: MIPS_MUX2_32" {  } { { "MIPS_MUX2_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_MUX2_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777046994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777046994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mux2_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_mux2_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MUX2_5 " "Found entity 1: MIPS_MUX2_5" {  } { { "MIPS_MUX2_5.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_MUX2_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_FSM " "Found entity 1: MIPS_FSM" {  } { { "MIPS_FSM.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_filedecoder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_filedecoder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_FILEDECODER_32 " "Found entity 1: MIPS_FILEDECODER_32" {  } { { "MIPS_FILEDECODER_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_FILEDECODER_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047025 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPS_DATAPATH.sv(57) " "Verilog HDL Module Instantiation warning at MIPS_DATAPATH.sv(57): ignored dangling comma in List of Port Connections" {  } { { "MIPS_DATAPATH.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_DATAPATH.sv" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1557777047040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_DATAPATH " "Found entity 1: MIPS_DATAPATH" {  } { { "MIPS_DATAPATH.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_DATAPATH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALUDECODER " "Found entity 1: MIPS_ALUDECODER" {  } { { "MIPS_ALUDECODER.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_ALUDECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047056 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPS_ALU_32.sv(22) " "Verilog HDL Module Instantiation warning at MIPS_ALU_32.sv(22): ignored dangling comma in List of Port Connections" {  } { { "MIPS_ALU_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_ALU_32.sv" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1557777047072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_alu_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU_32 " "Found entity 1: MIPS_ALU_32" {  } { { "MIPS_ALU_32.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_ALU_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu_1_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_alu_1_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU_1_SUM " "Found entity 1: MIPS_ALU_1_SUM" {  } { { "MIPS_ALU_1_SUM.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_ALU_1_SUM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu_1_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_alu_1_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU_1_LOGIC " "Found entity 1: MIPS_ALU_1_LOGIC" {  } { { "MIPS_ALU_1_LOGIC.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_ALU_1_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_alu_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU_1 " "Found entity 1: MIPS_ALU_1" {  } { { "MIPS_ALU_1.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS_ALU_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "MIPS.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/MIPS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1557777047119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1557777047119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/mips.map.smsg " "Generated suppressed messages file C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1557777047212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1557777047462 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 16:50:47 2019 " "Processing ended: Mon May 13 16:50:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1557777047462 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1557777047462 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1557777047462 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1557777047462 ""}
