-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
-- Date        : Sat Jun 30 19:35:35 2018
-- Host        : NAGS31 running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/users/qi.zhou/Desktop/project_matrix/project_matrix.srcs/sources_1/bd/design_1/ip/design_1_matrixAvg_0_0/design_1_matrixAvg_0_0_sim_netlist.vhdl
-- Design      : design_1_matrixAvg_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram is
  port (
    \tmp_30_reg_1094_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_3_reg_420_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram : entity is "matrixAvg_cell_avbkb_ram";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram is
  signal d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q0[0]_i_1_n_15\ : STD_LOGIC;
  signal \q0[10]_i_1_n_15\ : STD_LOGIC;
  signal \q0[11]_i_1_n_15\ : STD_LOGIC;
  signal \q0[12]_i_1_n_15\ : STD_LOGIC;
  signal \q0[13]_i_1_n_15\ : STD_LOGIC;
  signal \q0[14]_i_1_n_15\ : STD_LOGIC;
  signal \q0[15]_i_1_n_15\ : STD_LOGIC;
  signal \q0[16]_i_1_n_15\ : STD_LOGIC;
  signal \q0[17]_i_1_n_15\ : STD_LOGIC;
  signal \q0[18]_i_1_n_15\ : STD_LOGIC;
  signal \q0[19]_i_1_n_15\ : STD_LOGIC;
  signal \q0[1]_i_1_n_15\ : STD_LOGIC;
  signal \q0[20]_i_1_n_15\ : STD_LOGIC;
  signal \q0[21]_i_1_n_15\ : STD_LOGIC;
  signal \q0[22]_i_1_n_15\ : STD_LOGIC;
  signal \q0[23]_i_1_n_15\ : STD_LOGIC;
  signal \q0[24]_i_1_n_15\ : STD_LOGIC;
  signal \q0[25]_i_1_n_15\ : STD_LOGIC;
  signal \q0[26]_i_1_n_15\ : STD_LOGIC;
  signal \q0[27]_i_1_n_15\ : STD_LOGIC;
  signal \q0[28]_i_1_n_15\ : STD_LOGIC;
  signal \q0[29]_i_1_n_15\ : STD_LOGIC;
  signal \q0[2]_i_1_n_15\ : STD_LOGIC;
  signal \q0[30]_i_1_n_15\ : STD_LOGIC;
  signal \q0[31]_i_2_n_15\ : STD_LOGIC;
  signal \q0[3]_i_1_n_15\ : STD_LOGIC;
  signal \q0[4]_i_1_n_15\ : STD_LOGIC;
  signal \q0[5]_i_1_n_15\ : STD_LOGIC;
  signal \q0[6]_i_1_n_15\ : STD_LOGIC;
  signal \q0[7]_i_1_n_15\ : STD_LOGIC;
  signal \q0[8]_i_1_n_15\ : STD_LOGIC;
  signal \q0[9]_i_1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_11_n_15 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_12_n_15 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_13_n_15 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_14_n_15 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_15 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_16 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_17 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_18 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_15 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_15 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_15 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_15 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_15 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_n_15 : STD_LOGIC;
  signal ram_reg_0_15_17_17_n_15 : STD_LOGIC;
  signal ram_reg_0_15_18_18_n_15 : STD_LOGIC;
  signal ram_reg_0_15_19_19_n_15 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_n_15 : STD_LOGIC;
  signal ram_reg_0_15_21_21_n_15 : STD_LOGIC;
  signal ram_reg_0_15_22_22_n_15 : STD_LOGIC;
  signal ram_reg_0_15_23_23_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_n_15 : STD_LOGIC;
  signal ram_reg_0_15_25_25_n_15 : STD_LOGIC;
  signal ram_reg_0_15_26_26_n_15 : STD_LOGIC;
  signal ram_reg_0_15_27_27_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_n_15 : STD_LOGIC;
  signal ram_reg_0_15_29_29_n_15 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_30_30_n_15 : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_15 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_2_n_16 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_2_n_17 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_2_n_18 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_15 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_15 : STD_LOGIC;
  signal tmp_15_fu_641_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^tmp_30_reg_1094_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_15_28_28_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
  \tmp_30_reg_1094_reg[0]\(31 downto 0) <= \^tmp_30_reg_1094_reg[0]\(31 downto 0);
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[0]_i_1_n_15\
    );
\q0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_10_10_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(10),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[10]_i_1_n_15\
    );
\q0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_11_11_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(11),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[11]_i_1_n_15\
    );
\q0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_12_12_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(12),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[12]_i_1_n_15\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_13_13_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(13),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[13]_i_1_n_15\
    );
\q0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_14_14_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(14),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[14]_i_1_n_15\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_15_15_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(15),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[15]_i_1_n_15\
    );
\q0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_16_16_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(16),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[16]_i_1_n_15\
    );
\q0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_17_17_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(17),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[17]_i_1_n_15\
    );
\q0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_18_18_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(18),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[18]_i_1_n_15\
    );
\q0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_19_19_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(19),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[19]_i_1_n_15\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_1_1_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(1),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[1]_i_1_n_15\
    );
\q0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_20_20_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(20),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[20]_i_1_n_15\
    );
\q0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_21_21_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(21),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[21]_i_1_n_15\
    );
\q0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_22_22_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(22),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[22]_i_1_n_15\
    );
\q0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_23_23_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(23),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[23]_i_1_n_15\
    );
\q0[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_24_24_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(24),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[24]_i_1_n_15\
    );
\q0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_25_25_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(25),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[25]_i_1_n_15\
    );
\q0[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_26_26_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(26),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[26]_i_1_n_15\
    );
\q0[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_27_27_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(27),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[27]_i_1_n_15\
    );
\q0[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_28_28_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(28),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[28]_i_1_n_15\
    );
\q0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_29_29_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(29),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[29]_i_1_n_15\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_2_2_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(2),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[2]_i_1_n_15\
    );
\q0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_30_30_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(30),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[30]_i_1_n_15\
    );
\q0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_31_31_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(31),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(0),
      O => \q0[31]_i_2_n_15\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_3_3_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(3),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[3]_i_1_n_15\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_4_4_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(4),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[4]_i_1_n_15\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_5_5_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(5),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[5]_i_1_n_15\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_6_6_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(6),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[6]_i_1_n_15\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_7_7_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(7),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[7]_i_1_n_15\
    );
\q0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_8_8_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(8),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[8]_i_1_n_15\
    );
\q0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_9_9_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_15_fu_641_p2(9),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[9]_i_1_n_15\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_2_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1_n_15\,
      Q => \^tmp_30_reg_1094_reg[0]\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(0),
      O => ram_reg_0_15_0_0_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(3),
      I1 => DOADO(3),
      O => ram_reg_0_15_0_0_i_11_n_15
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(2),
      I1 => DOADO(2),
      O => ram_reg_0_15_0_0_i_12_n_15
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(1),
      I1 => DOADO(1),
      O => ram_reg_0_15_0_0_i_13_n_15
    );
ram_reg_0_15_0_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(0),
      I1 => DOADO(0),
      O => ram_reg_0_15_0_0_i_14_n_15
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(0)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_0_0_i_7_n_15,
      CO(2) => ram_reg_0_15_0_0_i_7_n_16,
      CO(1) => ram_reg_0_15_0_0_i_7_n_17,
      CO(0) => ram_reg_0_15_0_0_i_7_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(3 downto 0),
      O(3 downto 0) => tmp_15_fu_641_p2(3 downto 0),
      S(3) => ram_reg_0_15_0_0_i_11_n_15,
      S(2) => ram_reg_0_15_0_0_i_12_n_15,
      S(1) => ram_reg_0_15_0_0_i_13_n_15,
      S(0) => ram_reg_0_15_0_0_i_14_n_15
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(10),
      O => ram_reg_0_15_10_10_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_10_10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(10),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(10)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(11),
      O => ram_reg_0_15_11_11_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_11_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(11),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(11)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(12),
      O => ram_reg_0_15_12_12_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_12_12_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(12),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(12)
    );
ram_reg_0_15_12_12_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_8_8_i_2_n_15,
      CO(3) => ram_reg_0_15_12_12_i_2_n_15,
      CO(2) => ram_reg_0_15_12_12_i_2_n_16,
      CO(1) => ram_reg_0_15_12_12_i_2_n_17,
      CO(0) => ram_reg_0_15_12_12_i_2_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(15 downto 12),
      O(3 downto 0) => tmp_15_fu_641_p2(15 downto 12),
      S(3) => ram_reg_0_15_12_12_i_3_n_15,
      S(2) => ram_reg_0_15_12_12_i_4_n_15,
      S(1) => ram_reg_0_15_12_12_i_5_n_15,
      S(0) => ram_reg_0_15_12_12_i_6_n_15
    );
ram_reg_0_15_12_12_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(15),
      I1 => DOADO(15),
      O => ram_reg_0_15_12_12_i_3_n_15
    );
ram_reg_0_15_12_12_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(14),
      I1 => DOADO(14),
      O => ram_reg_0_15_12_12_i_4_n_15
    );
ram_reg_0_15_12_12_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(13),
      I1 => DOADO(13),
      O => ram_reg_0_15_12_12_i_5_n_15
    );
ram_reg_0_15_12_12_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(12),
      I1 => DOADO(12),
      O => ram_reg_0_15_12_12_i_6_n_15
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(13),
      O => ram_reg_0_15_13_13_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_13_13_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(13),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(13)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(14),
      O => ram_reg_0_15_14_14_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_14_14_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(14),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(14)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(15),
      O => ram_reg_0_15_15_15_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_15_15_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(15),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(15)
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(16),
      O => ram_reg_0_15_16_16_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_16_16_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(16),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(16)
    );
ram_reg_0_15_16_16_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_12_12_i_2_n_15,
      CO(3) => ram_reg_0_15_16_16_i_2_n_15,
      CO(2) => ram_reg_0_15_16_16_i_2_n_16,
      CO(1) => ram_reg_0_15_16_16_i_2_n_17,
      CO(0) => ram_reg_0_15_16_16_i_2_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(19 downto 16),
      O(3 downto 0) => tmp_15_fu_641_p2(19 downto 16),
      S(3) => ram_reg_0_15_16_16_i_3_n_15,
      S(2) => ram_reg_0_15_16_16_i_4_n_15,
      S(1) => ram_reg_0_15_16_16_i_5_n_15,
      S(0) => ram_reg_0_15_16_16_i_6_n_15
    );
ram_reg_0_15_16_16_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(19),
      I1 => DOADO(19),
      O => ram_reg_0_15_16_16_i_3_n_15
    );
ram_reg_0_15_16_16_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(18),
      I1 => DOADO(18),
      O => ram_reg_0_15_16_16_i_4_n_15
    );
ram_reg_0_15_16_16_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(17),
      I1 => DOADO(17),
      O => ram_reg_0_15_16_16_i_5_n_15
    );
ram_reg_0_15_16_16_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(16),
      I1 => DOADO(16),
      O => ram_reg_0_15_16_16_i_6_n_15
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(17),
      O => ram_reg_0_15_17_17_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_17_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(17),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(17)
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(18),
      O => ram_reg_0_15_18_18_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_18_18_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(18),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(18)
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(19),
      O => ram_reg_0_15_19_19_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_19_19_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(19),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(19)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(1),
      O => ram_reg_0_15_1_1_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(1),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(1)
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(20),
      O => ram_reg_0_15_20_20_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_20_20_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(20),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(20)
    );
ram_reg_0_15_20_20_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_16_16_i_2_n_15,
      CO(3) => ram_reg_0_15_20_20_i_2_n_15,
      CO(2) => ram_reg_0_15_20_20_i_2_n_16,
      CO(1) => ram_reg_0_15_20_20_i_2_n_17,
      CO(0) => ram_reg_0_15_20_20_i_2_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(23 downto 20),
      O(3 downto 0) => tmp_15_fu_641_p2(23 downto 20),
      S(3) => ram_reg_0_15_20_20_i_3_n_15,
      S(2) => ram_reg_0_15_20_20_i_4_n_15,
      S(1) => ram_reg_0_15_20_20_i_5_n_15,
      S(0) => ram_reg_0_15_20_20_i_6_n_15
    );
ram_reg_0_15_20_20_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(23),
      I1 => DOADO(23),
      O => ram_reg_0_15_20_20_i_3_n_15
    );
ram_reg_0_15_20_20_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(22),
      I1 => DOADO(22),
      O => ram_reg_0_15_20_20_i_4_n_15
    );
ram_reg_0_15_20_20_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(21),
      I1 => DOADO(21),
      O => ram_reg_0_15_20_20_i_5_n_15
    );
ram_reg_0_15_20_20_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(20),
      I1 => DOADO(20),
      O => ram_reg_0_15_20_20_i_6_n_15
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(21),
      O => ram_reg_0_15_21_21_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_21_21_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(21),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(21)
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(22),
      O => ram_reg_0_15_22_22_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_22_22_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(22),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(22)
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(23),
      O => ram_reg_0_15_23_23_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_23_23_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(23),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(23)
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(24),
      O => ram_reg_0_15_24_24_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_24_24_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(24),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(24)
    );
ram_reg_0_15_24_24_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_20_20_i_2_n_15,
      CO(3) => ram_reg_0_15_24_24_i_2_n_15,
      CO(2) => ram_reg_0_15_24_24_i_2_n_16,
      CO(1) => ram_reg_0_15_24_24_i_2_n_17,
      CO(0) => ram_reg_0_15_24_24_i_2_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(27 downto 24),
      O(3 downto 0) => tmp_15_fu_641_p2(27 downto 24),
      S(3) => ram_reg_0_15_24_24_i_3_n_15,
      S(2) => ram_reg_0_15_24_24_i_4_n_15,
      S(1) => ram_reg_0_15_24_24_i_5_n_15,
      S(0) => ram_reg_0_15_24_24_i_6_n_15
    );
ram_reg_0_15_24_24_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(27),
      I1 => DOADO(27),
      O => ram_reg_0_15_24_24_i_3_n_15
    );
ram_reg_0_15_24_24_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(26),
      I1 => DOADO(26),
      O => ram_reg_0_15_24_24_i_4_n_15
    );
ram_reg_0_15_24_24_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(25),
      I1 => DOADO(25),
      O => ram_reg_0_15_24_24_i_5_n_15
    );
ram_reg_0_15_24_24_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(24),
      I1 => DOADO(24),
      O => ram_reg_0_15_24_24_i_6_n_15
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(25),
      O => ram_reg_0_15_25_25_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_25_25_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(25),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(25)
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(26),
      O => ram_reg_0_15_26_26_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_26_26_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(26),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(26)
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(27),
      O => ram_reg_0_15_27_27_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_27_27_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(27),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(27)
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(28),
      O => ram_reg_0_15_28_28_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_28_28_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(28),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(28)
    );
ram_reg_0_15_28_28_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_24_24_i_2_n_15,
      CO(3) => NLW_ram_reg_0_15_28_28_i_2_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_15_28_28_i_2_n_16,
      CO(1) => ram_reg_0_15_28_28_i_2_n_17,
      CO(0) => ram_reg_0_15_28_28_i_2_n_18,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tmp_30_reg_1094_reg[0]\(30 downto 28),
      O(3 downto 0) => tmp_15_fu_641_p2(31 downto 28),
      S(3) => S(0),
      S(2) => ram_reg_0_15_28_28_i_4_n_15,
      S(1) => ram_reg_0_15_28_28_i_5_n_15,
      S(0) => ram_reg_0_15_28_28_i_6_n_15
    );
ram_reg_0_15_28_28_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(30),
      I1 => DOADO(30),
      O => ram_reg_0_15_28_28_i_4_n_15
    );
ram_reg_0_15_28_28_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(29),
      I1 => DOADO(29),
      O => ram_reg_0_15_28_28_i_5_n_15
    );
ram_reg_0_15_28_28_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(28),
      I1 => DOADO(28),
      O => ram_reg_0_15_28_28_i_6_n_15
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(29),
      O => ram_reg_0_15_29_29_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_29_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(29),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(29)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(2),
      O => ram_reg_0_15_2_2_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(2),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(2)
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(30),
      O => ram_reg_0_15_30_30_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_30_30_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(30),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(30)
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(31),
      O => ram_reg_0_15_31_31_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_31_31_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(31),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(31)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(3),
      O => ram_reg_0_15_3_3_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_3_3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(3),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(3)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(4),
      O => ram_reg_0_15_4_4_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_4_4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(4),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(4)
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_0_0_i_7_n_15,
      CO(3) => ram_reg_0_15_4_4_i_2_n_15,
      CO(2) => ram_reg_0_15_4_4_i_2_n_16,
      CO(1) => ram_reg_0_15_4_4_i_2_n_17,
      CO(0) => ram_reg_0_15_4_4_i_2_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(7 downto 4),
      O(3 downto 0) => tmp_15_fu_641_p2(7 downto 4),
      S(3) => ram_reg_0_15_4_4_i_3_n_15,
      S(2) => ram_reg_0_15_4_4_i_4_n_15,
      S(1) => ram_reg_0_15_4_4_i_5_n_15,
      S(0) => ram_reg_0_15_4_4_i_6_n_15
    );
ram_reg_0_15_4_4_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(7),
      I1 => DOADO(7),
      O => ram_reg_0_15_4_4_i_3_n_15
    );
ram_reg_0_15_4_4_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(6),
      I1 => DOADO(6),
      O => ram_reg_0_15_4_4_i_4_n_15
    );
ram_reg_0_15_4_4_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(5),
      I1 => DOADO(5),
      O => ram_reg_0_15_4_4_i_5_n_15
    );
ram_reg_0_15_4_4_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(4),
      I1 => DOADO(4),
      O => ram_reg_0_15_4_4_i_6_n_15
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(5),
      O => ram_reg_0_15_5_5_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_5_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(5),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(5)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(6),
      O => ram_reg_0_15_6_6_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_6_6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(6),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(6)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(7),
      O => ram_reg_0_15_7_7_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_7_7_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(7),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(7)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(8),
      O => ram_reg_0_15_8_8_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_8_8_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(8),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(8)
    );
ram_reg_0_15_8_8_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_4_4_i_2_n_15,
      CO(3) => ram_reg_0_15_8_8_i_2_n_15,
      CO(2) => ram_reg_0_15_8_8_i_2_n_16,
      CO(1) => ram_reg_0_15_8_8_i_2_n_17,
      CO(0) => ram_reg_0_15_8_8_i_2_n_18,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_30_reg_1094_reg[0]\(11 downto 8),
      O(3 downto 0) => tmp_15_fu_641_p2(11 downto 8),
      S(3) => ram_reg_0_15_8_8_i_3_n_15,
      S(2) => ram_reg_0_15_8_8_i_4_n_15,
      S(1) => ram_reg_0_15_8_8_i_5_n_15,
      S(0) => ram_reg_0_15_8_8_i_6_n_15
    );
ram_reg_0_15_8_8_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(11),
      I1 => DOADO(11),
      O => ram_reg_0_15_8_8_i_3_n_15
    );
ram_reg_0_15_8_8_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(10),
      I1 => DOADO(10),
      O => ram_reg_0_15_8_8_i_4_n_15
    );
ram_reg_0_15_8_8_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(9),
      I1 => DOADO(9),
      O => ram_reg_0_15_8_8_i_5_n_15
    );
ram_reg_0_15_8_8_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_30_reg_1094_reg[0]\(8),
      I1 => DOADO(8),
      O => ram_reg_0_15_8_8_i_6_n_15
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => I3(0),
      A1 => I3(1),
      A2 => I3(2),
      A3 => I3(3),
      A4 => '0',
      D => d0(9),
      O => ram_reg_0_15_9_9_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_9_9_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_15_fu_641_p2(9),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => d0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_10 is
  port (
    p_0_in : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \indvar_flatten_next_reg_1006_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_36_reg_1116_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_blue_addr_1_reg_1049_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_5_reg_464_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \exitcond_flatten_reg_1002_reg[0]\ : in STD_LOGIC;
    \i_3_reg_420_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_10 : entity is "matrixAvg_cell_avbkb_ram";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_10;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_10 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^indvar_flatten_next_reg_1006_reg[1]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \q0[0]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[10]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[11]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[12]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[13]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[14]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[15]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[17]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[18]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[19]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[20]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[21]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[22]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[23]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[24]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[25]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[26]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[27]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[28]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[29]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[30]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[31]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[7]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \q0[9]_i_1__1_n_15\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__4_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__4_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__4_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__4_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_3__4_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_4__4_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_9_n_15 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_15 : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_15 : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_15 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_15 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_15 : STD_LOGIC;
  signal ram_reg_0_15_15_15_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_16_16_n_15 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_17_17_n_15 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_18_18_n_15 : STD_LOGIC;
  signal ram_reg_0_15_19_19_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_19_19_n_15 : STD_LOGIC;
  signal ram_reg_0_15_1_1_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_20_20_n_15 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_21_21_n_15 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_22_22_n_15 : STD_LOGIC;
  signal ram_reg_0_15_23_23_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_23_23_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_24_24_n_15 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_25_25_n_15 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_26_26_n_15 : STD_LOGIC;
  signal ram_reg_0_15_27_27_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_27_27_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_28_28_n_15 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_29_29_n_15 : STD_LOGIC;
  signal ram_reg_0_15_2_2_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_30_30_n_15 : STD_LOGIC;
  signal ram_reg_0_15_31_31_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_15 : STD_LOGIC;
  signal ram_reg_0_15_3_3_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_7_7_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__1_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__1_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__1_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_4__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_5__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_6__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_15 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_15 : STD_LOGIC;
  signal tmp_17_fu_655_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^tmp_36_reg_1116_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ram_reg_0_15_28_28_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[29]_i_1__1\ : label is "soft_lutpair49";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_10 : label is "soft_lutpair49";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
  E(0) <= \^e\(0);
  I3(3 downto 0) <= \^i3\(3 downto 0);
  \indvar_flatten_next_reg_1006_reg[1]\ <= \^indvar_flatten_next_reg_1006_reg[1]\;
  p_0_in <= \^p_0_in\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \tmp_36_reg_1116_reg[0]\(31 downto 0) <= \^tmp_36_reg_1116_reg[0]\(31 downto 0);
\q0[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[0]_i_1__1_n_15\
    );
\q0[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_10_10_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(10),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[10]_i_1__1_n_15\
    );
\q0[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_11_11_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(11),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[11]_i_1__1_n_15\
    );
\q0[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_12_12_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(12),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[12]_i_1__1_n_15\
    );
\q0[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_13_13_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(13),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[13]_i_1__1_n_15\
    );
\q0[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_14_14_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(14),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[14]_i_1__1_n_15\
    );
\q0[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_15_15_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(15),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[15]_i_1__1_n_15\
    );
\q0[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_16_16_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(16),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[16]_i_1__1_n_15\
    );
\q0[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_17_17_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(17),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[17]_i_1__1_n_15\
    );
\q0[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_18_18_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(18),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[18]_i_1__1_n_15\
    );
\q0[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_19_19_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(19),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[19]_i_1__1_n_15\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_1_1_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(1),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[1]_i_1__1_n_15\
    );
\q0[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_20_20_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(20),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[20]_i_1__1_n_15\
    );
\q0[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_21_21_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(21),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[21]_i_1__1_n_15\
    );
\q0[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_22_22_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(22),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[22]_i_1__1_n_15\
    );
\q0[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_23_23_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(23),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[23]_i_1__1_n_15\
    );
\q0[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_24_24_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(24),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[24]_i_1__1_n_15\
    );
\q0[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_25_25_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(25),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[25]_i_1__1_n_15\
    );
\q0[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_26_26_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(26),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[26]_i_1__1_n_15\
    );
\q0[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_27_27_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(27),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[27]_i_1__1_n_15\
    );
\q0[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_28_28_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(28),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[28]_i_1__1_n_15\
    );
\q0[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_29_29_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(29),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[29]_i_1__1_n_15\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_2_2_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(2),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[2]_i_1__1_n_15\
    );
\q0[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_30_30_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(30),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[30]_i_1__1_n_15\
    );
\q0[31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_31_31_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(31),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[31]_i_1__3_n_15\
    );
\q0[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[11]\(3),
      I1 => \ap_CS_fsm_reg[8]_rep\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[11]\(2),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ap_CS_fsm_reg[11]\(0),
      O => \^e\(0)
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_3_3_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(3),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[3]_i_1__1_n_15\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_4_4_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(4),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[4]_i_1__1_n_15\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_5_5_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(5),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[5]_i_1__1_n_15\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_6_6_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(6),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[6]_i_1__1_n_15\
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_7_7_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(7),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[7]_i_1__1_n_15\
    );
\q0[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_8_8_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(8),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[8]_i_1__1_n_15\
    );
\q0[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_9_9_n_15,
      I1 => \^q0_reg[0]_0\,
      I2 => tmp_17_fu_655_p2(9),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[9]_i_1__1_n_15\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[0]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[10]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[11]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[12]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[13]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[14]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[15]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[16]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[17]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[18]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[19]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[20]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[21]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[22]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[23]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[24]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[25]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[26]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[27]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[28]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[29]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[2]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[30]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[31]_i_1__3_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[3]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[4]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[5]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[6]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[7]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[8]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[9]_i_1__1_n_15\,
      Q => \^tmp_36_reg_1116_reg[0]\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_0_0_i_1_n_15,
      O => ram_reg_0_15_0_0_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_0_0_i_1_n_15
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_rep\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      O => \^indvar_flatten_next_reg_1006_reg[1]\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      O => \^p_0_in\
    );
\ram_reg_0_15_0_0_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_0_0_i_2__4_n_15\,
      CO(2) => \ram_reg_0_15_0_0_i_2__4_n_16\,
      CO(1) => \ram_reg_0_15_0_0_i_2__4_n_17\,
      CO(0) => \ram_reg_0_15_0_0_i_2__4_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(3 downto 0),
      O(3 downto 0) => tmp_17_fu_655_p2(3 downto 0),
      S(3) => \ram_reg_0_15_0_0_i_3__4_n_15\,
      S(2) => \ram_reg_0_15_0_0_i_4__4_n_15\,
      S(1) => \ram_reg_0_15_0_0_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_0_0_i_6__1_n_15\
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F008FFF800080"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_15_0_0_i_9_n_15,
      I2 => \^indvar_flatten_next_reg_1006_reg[1]\,
      I3 => \ap_CS_fsm_reg[11]\(3),
      I4 => \i_5_reg_464_reg[3]\(0),
      I5 => \sum_blue_addr_1_reg_1049_reg[3]\(0),
      O => \^i3\(0)
    );
\ram_reg_0_15_0_0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(3),
      I1 => DOADO(3),
      O => \ram_reg_0_15_0_0_i_3__4_n_15\
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F8000008F80"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_0_0_i_9_n_15,
      I2 => \^indvar_flatten_next_reg_1006_reg[1]\,
      I3 => \sum_blue_addr_1_reg_1049_reg[3]\(1),
      I4 => \ap_CS_fsm_reg[11]\(3),
      I5 => \i_5_reg_464_reg[3]\(1),
      O => \^i3\(1)
    );
\ram_reg_0_15_0_0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(2),
      I1 => DOADO(2),
      O => \ram_reg_0_15_0_0_i_4__4_n_15\
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F8000008F80"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_15_0_0_i_9_n_15,
      I2 => \^indvar_flatten_next_reg_1006_reg[1]\,
      I3 => \sum_blue_addr_1_reg_1049_reg[3]\(2),
      I4 => \ap_CS_fsm_reg[11]\(3),
      I5 => \i_5_reg_464_reg[3]\(2),
      O => \^i3\(2)
    );
\ram_reg_0_15_0_0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(1),
      I1 => DOADO(1),
      O => \ram_reg_0_15_0_0_i_5__1_n_15\
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F008FFF800080"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_0_15_0_0_i_9_n_15,
      I2 => \^indvar_flatten_next_reg_1006_reg[1]\,
      I3 => \ap_CS_fsm_reg[11]\(3),
      I4 => \i_5_reg_464_reg[3]\(3),
      I5 => \sum_blue_addr_1_reg_1049_reg[3]\(3),
      O => \^i3\(3)
    );
\ram_reg_0_15_0_0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(0),
      I1 => DOADO(0),
      O => \ram_reg_0_15_0_0_i_6__1_n_15\
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040055555555"
    )
        port map (
      I0 => \exitcond_flatten_reg_1002_reg[0]\,
      I1 => \i_3_reg_420_reg[3]\(0),
      I2 => \i_3_reg_420_reg[3]\(1),
      I3 => \i_3_reg_420_reg[3]\(3),
      I4 => \i_3_reg_420_reg[3]\(2),
      I5 => \ap_CS_fsm_reg[11]\(0),
      O => \^q0_reg[0]_0\
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[11]\(2),
      I1 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_15_0_0_i_9_n_15
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_10_10_i_1_n_15,
      O => ram_reg_0_15_10_10_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(10),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_10_10_i_1_n_15
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_11_11_i_1_n_15,
      O => ram_reg_0_15_11_11_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(11),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_11_11_i_1_n_15
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_12_12_i_1_n_15,
      O => ram_reg_0_15_12_12_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(12),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_12_12_i_1_n_15
    );
\ram_reg_0_15_12_12_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_8_8_i_2__1_n_15\,
      CO(3) => \ram_reg_0_15_12_12_i_2__1_n_15\,
      CO(2) => \ram_reg_0_15_12_12_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_12_12_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_12_12_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(15 downto 12),
      O(3 downto 0) => tmp_17_fu_655_p2(15 downto 12),
      S(3) => \ram_reg_0_15_12_12_i_3__1_n_15\,
      S(2) => \ram_reg_0_15_12_12_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_12_12_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_12_12_i_6__1_n_15\
    );
\ram_reg_0_15_12_12_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(15),
      I1 => DOADO(15),
      O => \ram_reg_0_15_12_12_i_3__1_n_15\
    );
\ram_reg_0_15_12_12_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(14),
      I1 => DOADO(14),
      O => \ram_reg_0_15_12_12_i_4__1_n_15\
    );
\ram_reg_0_15_12_12_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(13),
      I1 => DOADO(13),
      O => \ram_reg_0_15_12_12_i_5__1_n_15\
    );
\ram_reg_0_15_12_12_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(12),
      I1 => DOADO(12),
      O => \ram_reg_0_15_12_12_i_6__1_n_15\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_13_13_i_1_n_15,
      O => ram_reg_0_15_13_13_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(13),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_13_13_i_1_n_15
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_14_14_i_1_n_15,
      O => ram_reg_0_15_14_14_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(14),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_14_14_i_1_n_15
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_15_15_i_1_n_15,
      O => ram_reg_0_15_15_15_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(15),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_15_15_i_1_n_15
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_16_16_i_1_n_15,
      O => ram_reg_0_15_16_16_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_16_16_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(16),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_16_16_i_1_n_15
    );
\ram_reg_0_15_16_16_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_12_12_i_2__1_n_15\,
      CO(3) => \ram_reg_0_15_16_16_i_2__1_n_15\,
      CO(2) => \ram_reg_0_15_16_16_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_16_16_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_16_16_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(19 downto 16),
      O(3 downto 0) => tmp_17_fu_655_p2(19 downto 16),
      S(3) => \ram_reg_0_15_16_16_i_3__1_n_15\,
      S(2) => \ram_reg_0_15_16_16_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_16_16_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_16_16_i_6__1_n_15\
    );
\ram_reg_0_15_16_16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(19),
      I1 => DOADO(19),
      O => \ram_reg_0_15_16_16_i_3__1_n_15\
    );
\ram_reg_0_15_16_16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(18),
      I1 => DOADO(18),
      O => \ram_reg_0_15_16_16_i_4__1_n_15\
    );
\ram_reg_0_15_16_16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(17),
      I1 => DOADO(17),
      O => \ram_reg_0_15_16_16_i_5__1_n_15\
    );
\ram_reg_0_15_16_16_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(16),
      I1 => DOADO(16),
      O => \ram_reg_0_15_16_16_i_6__1_n_15\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_17_17_i_1_n_15,
      O => ram_reg_0_15_17_17_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_17_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(17),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_17_17_i_1_n_15
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_18_18_i_1_n_15,
      O => ram_reg_0_15_18_18_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_18_18_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(18),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_18_18_i_1_n_15
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_19_19_i_1_n_15,
      O => ram_reg_0_15_19_19_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_19_19_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(19),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_19_19_i_1_n_15
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_1_1_i_1_n_15,
      O => ram_reg_0_15_1_1_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(1),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_1_1_i_1_n_15
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_20_20_i_1_n_15,
      O => ram_reg_0_15_20_20_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_20_20_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(20),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_20_20_i_1_n_15
    );
\ram_reg_0_15_20_20_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_16_16_i_2__1_n_15\,
      CO(3) => \ram_reg_0_15_20_20_i_2__1_n_15\,
      CO(2) => \ram_reg_0_15_20_20_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_20_20_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_20_20_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(23 downto 20),
      O(3 downto 0) => tmp_17_fu_655_p2(23 downto 20),
      S(3) => \ram_reg_0_15_20_20_i_3__1_n_15\,
      S(2) => \ram_reg_0_15_20_20_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_20_20_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_20_20_i_6__1_n_15\
    );
\ram_reg_0_15_20_20_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(23),
      I1 => DOADO(23),
      O => \ram_reg_0_15_20_20_i_3__1_n_15\
    );
\ram_reg_0_15_20_20_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(22),
      I1 => DOADO(22),
      O => \ram_reg_0_15_20_20_i_4__1_n_15\
    );
\ram_reg_0_15_20_20_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(21),
      I1 => DOADO(21),
      O => \ram_reg_0_15_20_20_i_5__1_n_15\
    );
\ram_reg_0_15_20_20_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(20),
      I1 => DOADO(20),
      O => \ram_reg_0_15_20_20_i_6__1_n_15\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_21_21_i_1_n_15,
      O => ram_reg_0_15_21_21_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_21_21_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(21),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_21_21_i_1_n_15
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_22_22_i_1_n_15,
      O => ram_reg_0_15_22_22_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_22_22_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(22),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_22_22_i_1_n_15
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_23_23_i_1_n_15,
      O => ram_reg_0_15_23_23_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_23_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(23),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_23_23_i_1_n_15
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_24_24_i_1_n_15,
      O => ram_reg_0_15_24_24_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_24_24_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(24),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_24_24_i_1_n_15
    );
\ram_reg_0_15_24_24_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_20_20_i_2__1_n_15\,
      CO(3) => \ram_reg_0_15_24_24_i_2__1_n_15\,
      CO(2) => \ram_reg_0_15_24_24_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_24_24_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_24_24_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(27 downto 24),
      O(3 downto 0) => tmp_17_fu_655_p2(27 downto 24),
      S(3) => \ram_reg_0_15_24_24_i_3__1_n_15\,
      S(2) => \ram_reg_0_15_24_24_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_24_24_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_24_24_i_6__1_n_15\
    );
\ram_reg_0_15_24_24_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(27),
      I1 => DOADO(27),
      O => \ram_reg_0_15_24_24_i_3__1_n_15\
    );
\ram_reg_0_15_24_24_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(26),
      I1 => DOADO(26),
      O => \ram_reg_0_15_24_24_i_4__1_n_15\
    );
\ram_reg_0_15_24_24_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(25),
      I1 => DOADO(25),
      O => \ram_reg_0_15_24_24_i_5__1_n_15\
    );
\ram_reg_0_15_24_24_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(24),
      I1 => DOADO(24),
      O => \ram_reg_0_15_24_24_i_6__1_n_15\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_25_25_i_1_n_15,
      O => ram_reg_0_15_25_25_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_25_25_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(25),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_25_25_i_1_n_15
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_26_26_i_1_n_15,
      O => ram_reg_0_15_26_26_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_26_26_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(26),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_26_26_i_1_n_15
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_27_27_i_1_n_15,
      O => ram_reg_0_15_27_27_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_27_27_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(27),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_27_27_i_1_n_15
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_28_28_i_1_n_15,
      O => ram_reg_0_15_28_28_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_28_28_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(28),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_28_28_i_1_n_15
    );
\ram_reg_0_15_28_28_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_24_24_i_2__1_n_15\,
      CO(3) => \NLW_ram_reg_0_15_28_28_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_15_28_28_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_28_28_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_28_28_i_2__1_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tmp_36_reg_1116_reg[0]\(30 downto 28),
      O(3 downto 0) => tmp_17_fu_655_p2(31 downto 28),
      S(3) => S(0),
      S(2) => \ram_reg_0_15_28_28_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_28_28_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_28_28_i_6__1_n_15\
    );
\ram_reg_0_15_28_28_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(30),
      I1 => DOADO(30),
      O => \ram_reg_0_15_28_28_i_4__1_n_15\
    );
\ram_reg_0_15_28_28_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(29),
      I1 => DOADO(29),
      O => \ram_reg_0_15_28_28_i_5__1_n_15\
    );
\ram_reg_0_15_28_28_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(28),
      I1 => DOADO(28),
      O => \ram_reg_0_15_28_28_i_6__1_n_15\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_29_29_i_1_n_15,
      O => ram_reg_0_15_29_29_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_29_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(29),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_29_29_i_1_n_15
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_2_2_i_1_n_15,
      O => ram_reg_0_15_2_2_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(2),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_2_2_i_1_n_15
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_30_30_i_1_n_15,
      O => ram_reg_0_15_30_30_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_30_30_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(30),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_30_30_i_1_n_15
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_31_31_i_1_n_15,
      O => ram_reg_0_15_31_31_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_31_31_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(31),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_31_31_i_1_n_15
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_3_3_i_1_n_15,
      O => ram_reg_0_15_3_3_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(3),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_3_3_i_1_n_15
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_4_4_i_1_n_15,
      O => ram_reg_0_15_4_4_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(4),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_4_4_i_1_n_15
    );
\ram_reg_0_15_4_4_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0_i_2__4_n_15\,
      CO(3) => \ram_reg_0_15_4_4_i_2__1_n_15\,
      CO(2) => \ram_reg_0_15_4_4_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_4_4_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_4_4_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(7 downto 4),
      O(3 downto 0) => tmp_17_fu_655_p2(7 downto 4),
      S(3) => \ram_reg_0_15_4_4_i_3__1_n_15\,
      S(2) => \ram_reg_0_15_4_4_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_4_4_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_4_4_i_6__1_n_15\
    );
\ram_reg_0_15_4_4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(7),
      I1 => DOADO(7),
      O => \ram_reg_0_15_4_4_i_3__1_n_15\
    );
\ram_reg_0_15_4_4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(6),
      I1 => DOADO(6),
      O => \ram_reg_0_15_4_4_i_4__1_n_15\
    );
\ram_reg_0_15_4_4_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(5),
      I1 => DOADO(5),
      O => \ram_reg_0_15_4_4_i_5__1_n_15\
    );
\ram_reg_0_15_4_4_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(4),
      I1 => DOADO(4),
      O => \ram_reg_0_15_4_4_i_6__1_n_15\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_5_5_i_1_n_15,
      O => ram_reg_0_15_5_5_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(5),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_5_5_i_1_n_15
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_6_6_i_1_n_15,
      O => ram_reg_0_15_6_6_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(6),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_6_6_i_1_n_15
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_7_7_i_1_n_15,
      O => ram_reg_0_15_7_7_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(7),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_7_7_i_1_n_15
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_8_8_i_1_n_15,
      O => ram_reg_0_15_8_8_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(8),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_8_8_i_1_n_15
    );
\ram_reg_0_15_8_8_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_4_4_i_2__1_n_15\,
      CO(3) => \ram_reg_0_15_8_8_i_2__1_n_15\,
      CO(2) => \ram_reg_0_15_8_8_i_2__1_n_16\,
      CO(1) => \ram_reg_0_15_8_8_i_2__1_n_17\,
      CO(0) => \ram_reg_0_15_8_8_i_2__1_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_36_reg_1116_reg[0]\(11 downto 8),
      O(3 downto 0) => tmp_17_fu_655_p2(11 downto 8),
      S(3) => \ram_reg_0_15_8_8_i_3__1_n_15\,
      S(2) => \ram_reg_0_15_8_8_i_4__1_n_15\,
      S(1) => \ram_reg_0_15_8_8_i_5__1_n_15\,
      S(0) => \ram_reg_0_15_8_8_i_6__1_n_15\
    );
\ram_reg_0_15_8_8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(11),
      I1 => DOADO(11),
      O => \ram_reg_0_15_8_8_i_3__1_n_15\
    );
\ram_reg_0_15_8_8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(10),
      I1 => DOADO(10),
      O => \ram_reg_0_15_8_8_i_4__1_n_15\
    );
\ram_reg_0_15_8_8_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(9),
      I1 => DOADO(9),
      O => \ram_reg_0_15_8_8_i_5__1_n_15\
    );
\ram_reg_0_15_8_8_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_36_reg_1116_reg[0]\(8),
      I1 => DOADO(8),
      O => \ram_reg_0_15_8_8_i_6__1_n_15\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^i3\(0),
      A1 => \^i3\(1),
      A2 => \^i3\(2),
      A3 => \^i3\(3),
      A4 => '0',
      D => ram_reg_0_15_9_9_i_1_n_15,
      O => ram_reg_0_15_9_9_n_15,
      WCLK => ap_clk,
      WE => \^p_0_in\
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_17_fu_655_p2(9),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[11]\(1),
      O => ram_reg_0_15_9_9_i_1_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_14 is
  port (
    \mat_out_V_data_V_1_payload_B_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i3_reg_475_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_10_reg_1067_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_11_reg_1167 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_14 : entity is "matrixAvg_cell_avbkb_ram";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_14;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_14 is
  signal ce05_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q0[0]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[10]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[11]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[12]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[13]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[14]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[15]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[17]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[18]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[19]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[1]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[20]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[21]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[22]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[23]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[24]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[25]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[26]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[27]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[28]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[29]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[2]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[30]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[31]_i_2__0_n_15\ : STD_LOGIC;
  signal \q0[3]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[6]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[7]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[9]_i_1__2_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__2_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_4__0_n_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q0[10]_i_1__2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q0[11]_i_1__2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q0[12]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \q0[13]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \q0[14]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q0[15]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q0[16]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \q0[17]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \q0[18]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \q0[19]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \q0[1]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q0[20]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q0[21]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q0[22]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q0[23]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q0[24]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q0[25]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q0[26]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q0[27]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q0[28]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q0[29]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q0[2]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q0[30]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q0[31]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q0[4]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q0[6]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q0[7]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q0[8]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \q0[9]_i_1__2\ : label is "soft_lutpair43";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
\q0[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(0),
      I1 => Q(0),
      I2 => p_1_out(0),
      O => \q0[0]_i_1__2_n_15\
    );
\q0[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(10),
      I1 => Q(0),
      I2 => p_1_out(10),
      O => \q0[10]_i_1__2_n_15\
    );
\q0[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(11),
      I1 => Q(0),
      I2 => p_1_out(11),
      O => \q0[11]_i_1__2_n_15\
    );
\q0[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(12),
      I1 => Q(0),
      I2 => p_1_out(12),
      O => \q0[12]_i_1__2_n_15\
    );
\q0[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(13),
      I1 => Q(0),
      I2 => p_1_out(13),
      O => \q0[13]_i_1__2_n_15\
    );
\q0[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(14),
      I1 => Q(0),
      I2 => p_1_out(14),
      O => \q0[14]_i_1__2_n_15\
    );
\q0[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(15),
      I1 => Q(0),
      I2 => p_1_out(15),
      O => \q0[15]_i_1__2_n_15\
    );
\q0[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(16),
      I1 => Q(0),
      I2 => p_1_out(16),
      O => \q0[16]_i_1__2_n_15\
    );
\q0[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(17),
      I1 => Q(0),
      I2 => p_1_out(17),
      O => \q0[17]_i_1__2_n_15\
    );
\q0[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(18),
      I1 => Q(0),
      I2 => p_1_out(18),
      O => \q0[18]_i_1__2_n_15\
    );
\q0[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(19),
      I1 => Q(0),
      I2 => p_1_out(19),
      O => \q0[19]_i_1__2_n_15\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(1),
      I1 => Q(0),
      I2 => p_1_out(1),
      O => \q0[1]_i_1__2_n_15\
    );
\q0[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(20),
      I1 => Q(0),
      I2 => p_1_out(20),
      O => \q0[20]_i_1__2_n_15\
    );
\q0[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(21),
      I1 => Q(0),
      I2 => p_1_out(21),
      O => \q0[21]_i_1__2_n_15\
    );
\q0[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(22),
      I1 => Q(0),
      I2 => p_1_out(22),
      O => \q0[22]_i_1__2_n_15\
    );
\q0[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(23),
      I1 => Q(0),
      I2 => p_1_out(23),
      O => \q0[23]_i_1__2_n_15\
    );
\q0[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(24),
      I1 => Q(0),
      I2 => p_1_out(24),
      O => \q0[24]_i_1__2_n_15\
    );
\q0[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(25),
      I1 => Q(0),
      I2 => p_1_out(25),
      O => \q0[25]_i_1__2_n_15\
    );
\q0[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(26),
      I1 => Q(0),
      I2 => p_1_out(26),
      O => \q0[26]_i_1__2_n_15\
    );
\q0[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(27),
      I1 => Q(0),
      I2 => p_1_out(27),
      O => \q0[27]_i_1__2_n_15\
    );
\q0[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(28),
      I1 => Q(0),
      I2 => p_1_out(28),
      O => \q0[28]_i_1__2_n_15\
    );
\q0[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(29),
      I1 => Q(0),
      I2 => p_1_out(29),
      O => \q0[29]_i_1__2_n_15\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(2),
      I1 => Q(0),
      I2 => p_1_out(2),
      O => \q0[2]_i_1__2_n_15\
    );
\q0[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(30),
      I1 => Q(0),
      I2 => p_1_out(30),
      O => \q0[30]_i_1__2_n_15\
    );
\q0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => ce05_out
    );
\q0[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(31),
      I1 => Q(0),
      I2 => p_1_out(31),
      O => \q0[31]_i_2__0_n_15\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(3),
      I1 => Q(0),
      I2 => p_1_out(3),
      O => \q0[3]_i_1__2_n_15\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(4),
      I1 => Q(0),
      I2 => p_1_out(4),
      O => \q0[4]_i_1__2_n_15\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(5),
      I1 => Q(0),
      I2 => p_1_out(5),
      O => \q0[5]_i_1__2_n_15\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(6),
      I1 => Q(0),
      I2 => p_1_out(6),
      O => \q0[6]_i_1__2_n_15\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(7),
      I1 => Q(0),
      I2 => p_1_out(7),
      O => \q0[7]_i_1__2_n_15\
    );
\q0[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(8),
      I1 => Q(0),
      I2 => p_1_out(8),
      O => \q0[8]_i_1__2_n_15\
    );
\q0[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_11_reg_1167(9),
      I1 => Q(0),
      I2 => p_1_out(9),
      O => \q0[9]_i_1__2_n_15\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[0]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[10]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[11]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[12]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[13]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[14]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[15]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[16]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[17]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[18]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[19]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[1]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[20]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[21]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[22]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[23]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[24]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[25]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[26]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[27]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[28]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[29]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[2]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[30]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[31]_i_2__0_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[3]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[4]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[5]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[6]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[7]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[8]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce05_out,
      D => \q0[9]_i_1__2_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(0),
      O => p_1_out(0),
      WCLK => ap_clk,
      WE => Q(0)
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i3_reg_475_reg[3]\(0),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(0),
      O => \ram_reg_0_15_0_0_i_1__2_n_15\
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i3_reg_475_reg[3]\(1),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(1),
      O => \ram_reg_0_15_0_0_i_2__0_n_15\
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i3_reg_475_reg[3]\(2),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(2),
      O => \ram_reg_0_15_0_0_i_3__0_n_15\
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i3_reg_475_reg[3]\(3),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(3),
      O => \ram_reg_0_15_0_0_i_4__0_n_15\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(10),
      O => p_1_out(10),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(11),
      O => p_1_out(11),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(12),
      O => p_1_out(12),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(13),
      O => p_1_out(13),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(14),
      O => p_1_out(14),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(15),
      O => p_1_out(15),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(16),
      O => p_1_out(16),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(17),
      O => p_1_out(17),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(18),
      O => p_1_out(18),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(19),
      O => p_1_out(19),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(1),
      O => p_1_out(1),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(20),
      O => p_1_out(20),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(21),
      O => p_1_out(21),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(22),
      O => p_1_out(22),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(23),
      O => p_1_out(23),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(24),
      O => p_1_out(24),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(25),
      O => p_1_out(25),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(26),
      O => p_1_out(26),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(27),
      O => p_1_out(27),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(28),
      O => p_1_out(28),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(29),
      O => p_1_out(29),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(2),
      O => p_1_out(2),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(30),
      O => p_1_out(30),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(31),
      O => p_1_out(31),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(3),
      O => p_1_out(3),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(4),
      O => p_1_out(4),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(5),
      O => p_1_out(5),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(6),
      O => p_1_out(6),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(7),
      O => p_1_out(7),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(8),
      O => p_1_out(8),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__2_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__0_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__0_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__0_n_15\,
      A4 => '0',
      D => tmp_11_reg_1167(9),
      O => p_1_out(9),
      WCLK => ap_clk,
      WE => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_15 is
  port (
    \mat_out_V_data_V_1_payload_B_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i4_reg_486_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_10_reg_1067_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_12_reg_1172 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_15 : entity is "matrixAvg_cell_avbkb_ram";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_15;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_15 is
  signal ce06_out : STD_LOGIC;
  signal \q0[0]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[10]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[11]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[12]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[13]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[14]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[15]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[17]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[18]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[19]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[1]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[20]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[21]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[22]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[23]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[24]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[25]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[26]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[27]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[28]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[29]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[2]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[30]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[31]_i_2__1_n_15\ : STD_LOGIC;
  signal \q0[3]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[4]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[5]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[6]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[7]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \q0[9]_i_1__3_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__3_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_3__1_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_4__1_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_15 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_15 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_15 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_15 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_15 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_n_15 : STD_LOGIC;
  signal ram_reg_0_15_17_17_n_15 : STD_LOGIC;
  signal ram_reg_0_15_18_18_n_15 : STD_LOGIC;
  signal ram_reg_0_15_19_19_n_15 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_n_15 : STD_LOGIC;
  signal ram_reg_0_15_21_21_n_15 : STD_LOGIC;
  signal ram_reg_0_15_22_22_n_15 : STD_LOGIC;
  signal ram_reg_0_15_23_23_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_n_15 : STD_LOGIC;
  signal ram_reg_0_15_25_25_n_15 : STD_LOGIC;
  signal ram_reg_0_15_26_26_n_15 : STD_LOGIC;
  signal ram_reg_0_15_27_27_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_n_15 : STD_LOGIC;
  signal ram_reg_0_15_29_29_n_15 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_30_30_n_15 : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_15 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_15 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_15 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \q0[10]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[11]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[12]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[13]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[14]_i_1__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \q0[15]_i_1__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \q0[16]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \q0[17]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \q0[18]_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q0[19]_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q0[1]_i_1__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \q0[20]_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q0[21]_i_1__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q0[22]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q0[23]_i_1__3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q0[24]_i_1__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q0[25]_i_1__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q0[26]_i_1__3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q0[27]_i_1__3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q0[28]_i_1__3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \q0[29]_i_1__3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \q0[2]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q0[30]_i_1__3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q0[31]_i_2__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q0[3]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q0[4]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q0[5]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q0[6]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q0[7]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q0[8]_i_1__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q0[9]_i_1__3\ : label is "soft_lutpair27";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
\q0[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(0),
      I1 => Q(0),
      I2 => ram_reg_0_15_0_0_n_15,
      O => \q0[0]_i_1__3_n_15\
    );
\q0[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(10),
      I1 => Q(0),
      I2 => ram_reg_0_15_10_10_n_15,
      O => \q0[10]_i_1__3_n_15\
    );
\q0[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(11),
      I1 => Q(0),
      I2 => ram_reg_0_15_11_11_n_15,
      O => \q0[11]_i_1__3_n_15\
    );
\q0[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(12),
      I1 => Q(0),
      I2 => ram_reg_0_15_12_12_n_15,
      O => \q0[12]_i_1__3_n_15\
    );
\q0[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(13),
      I1 => Q(0),
      I2 => ram_reg_0_15_13_13_n_15,
      O => \q0[13]_i_1__3_n_15\
    );
\q0[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(14),
      I1 => Q(0),
      I2 => ram_reg_0_15_14_14_n_15,
      O => \q0[14]_i_1__3_n_15\
    );
\q0[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(15),
      I1 => Q(0),
      I2 => ram_reg_0_15_15_15_n_15,
      O => \q0[15]_i_1__3_n_15\
    );
\q0[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(16),
      I1 => Q(0),
      I2 => ram_reg_0_15_16_16_n_15,
      O => \q0[16]_i_1__3_n_15\
    );
\q0[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(17),
      I1 => Q(0),
      I2 => ram_reg_0_15_17_17_n_15,
      O => \q0[17]_i_1__3_n_15\
    );
\q0[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(18),
      I1 => Q(0),
      I2 => ram_reg_0_15_18_18_n_15,
      O => \q0[18]_i_1__3_n_15\
    );
\q0[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(19),
      I1 => Q(0),
      I2 => ram_reg_0_15_19_19_n_15,
      O => \q0[19]_i_1__3_n_15\
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(1),
      I1 => Q(0),
      I2 => ram_reg_0_15_1_1_n_15,
      O => \q0[1]_i_1__3_n_15\
    );
\q0[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(20),
      I1 => Q(0),
      I2 => ram_reg_0_15_20_20_n_15,
      O => \q0[20]_i_1__3_n_15\
    );
\q0[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(21),
      I1 => Q(0),
      I2 => ram_reg_0_15_21_21_n_15,
      O => \q0[21]_i_1__3_n_15\
    );
\q0[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(22),
      I1 => Q(0),
      I2 => ram_reg_0_15_22_22_n_15,
      O => \q0[22]_i_1__3_n_15\
    );
\q0[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(23),
      I1 => Q(0),
      I2 => ram_reg_0_15_23_23_n_15,
      O => \q0[23]_i_1__3_n_15\
    );
\q0[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(24),
      I1 => Q(0),
      I2 => ram_reg_0_15_24_24_n_15,
      O => \q0[24]_i_1__3_n_15\
    );
\q0[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(25),
      I1 => Q(0),
      I2 => ram_reg_0_15_25_25_n_15,
      O => \q0[25]_i_1__3_n_15\
    );
\q0[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(26),
      I1 => Q(0),
      I2 => ram_reg_0_15_26_26_n_15,
      O => \q0[26]_i_1__3_n_15\
    );
\q0[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(27),
      I1 => Q(0),
      I2 => ram_reg_0_15_27_27_n_15,
      O => \q0[27]_i_1__3_n_15\
    );
\q0[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(28),
      I1 => Q(0),
      I2 => ram_reg_0_15_28_28_n_15,
      O => \q0[28]_i_1__3_n_15\
    );
\q0[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(29),
      I1 => Q(0),
      I2 => ram_reg_0_15_29_29_n_15,
      O => \q0[29]_i_1__3_n_15\
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(2),
      I1 => Q(0),
      I2 => ram_reg_0_15_2_2_n_15,
      O => \q0[2]_i_1__3_n_15\
    );
\q0[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(30),
      I1 => Q(0),
      I2 => ram_reg_0_15_30_30_n_15,
      O => \q0[30]_i_1__3_n_15\
    );
\q0[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => ce06_out
    );
\q0[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(31),
      I1 => Q(0),
      I2 => ram_reg_0_15_31_31_n_15,
      O => \q0[31]_i_2__1_n_15\
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(3),
      I1 => Q(0),
      I2 => ram_reg_0_15_3_3_n_15,
      O => \q0[3]_i_1__3_n_15\
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(4),
      I1 => Q(0),
      I2 => ram_reg_0_15_4_4_n_15,
      O => \q0[4]_i_1__3_n_15\
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(5),
      I1 => Q(0),
      I2 => ram_reg_0_15_5_5_n_15,
      O => \q0[5]_i_1__3_n_15\
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(6),
      I1 => Q(0),
      I2 => ram_reg_0_15_6_6_n_15,
      O => \q0[6]_i_1__3_n_15\
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(7),
      I1 => Q(0),
      I2 => ram_reg_0_15_7_7_n_15,
      O => \q0[7]_i_1__3_n_15\
    );
\q0[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(8),
      I1 => Q(0),
      I2 => ram_reg_0_15_8_8_n_15,
      O => \q0[8]_i_1__3_n_15\
    );
\q0[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_12_reg_1172(9),
      I1 => Q(0),
      I2 => ram_reg_0_15_9_9_n_15,
      O => \q0[9]_i_1__3_n_15\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[0]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[10]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[11]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[12]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[13]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[14]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[15]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[16]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[17]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[18]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[19]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[1]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[20]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[21]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[22]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[23]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[24]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[25]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[26]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[27]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[28]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[29]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[2]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[30]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[31]_i_2__1_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[3]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[4]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[5]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[6]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[7]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[8]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce06_out,
      D => \q0[9]_i_1__3_n_15\,
      Q => \mat_out_V_data_V_1_payload_B_reg[31]\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(0),
      O => ram_reg_0_15_0_0_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i4_reg_486_reg[3]\(0),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(0),
      O => \ram_reg_0_15_0_0_i_1__3_n_15\
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i4_reg_486_reg[3]\(1),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(1),
      O => \ram_reg_0_15_0_0_i_2__1_n_15\
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i4_reg_486_reg[3]\(2),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(2),
      O => \ram_reg_0_15_0_0_i_3__1_n_15\
    );
\ram_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i4_reg_486_reg[3]\(3),
      I1 => Q(1),
      I2 => \tmp_10_reg_1067_reg[3]\(3),
      O => \ram_reg_0_15_0_0_i_4__1_n_15\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(10),
      O => ram_reg_0_15_10_10_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(11),
      O => ram_reg_0_15_11_11_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(12),
      O => ram_reg_0_15_12_12_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(13),
      O => ram_reg_0_15_13_13_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(14),
      O => ram_reg_0_15_14_14_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(15),
      O => ram_reg_0_15_15_15_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(16),
      O => ram_reg_0_15_16_16_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(17),
      O => ram_reg_0_15_17_17_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(18),
      O => ram_reg_0_15_18_18_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(19),
      O => ram_reg_0_15_19_19_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(1),
      O => ram_reg_0_15_1_1_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(20),
      O => ram_reg_0_15_20_20_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(21),
      O => ram_reg_0_15_21_21_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(22),
      O => ram_reg_0_15_22_22_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(23),
      O => ram_reg_0_15_23_23_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(24),
      O => ram_reg_0_15_24_24_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(25),
      O => ram_reg_0_15_25_25_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(26),
      O => ram_reg_0_15_26_26_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(27),
      O => ram_reg_0_15_27_27_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(28),
      O => ram_reg_0_15_28_28_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(29),
      O => ram_reg_0_15_29_29_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(2),
      O => ram_reg_0_15_2_2_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(30),
      O => ram_reg_0_15_30_30_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(31),
      O => ram_reg_0_15_31_31_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(3),
      O => ram_reg_0_15_3_3_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(4),
      O => ram_reg_0_15_4_4_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(5),
      O => ram_reg_0_15_5_5_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(6),
      O => ram_reg_0_15_6_6_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(7),
      O => ram_reg_0_15_7_7_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(8),
      O => ram_reg_0_15_8_8_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_1__3_n_15\,
      A1 => \ram_reg_0_15_0_0_i_2__1_n_15\,
      A2 => \ram_reg_0_15_0_0_i_3__1_n_15\,
      A3 => \ram_reg_0_15_0_0_i_4__1_n_15\,
      A4 => '0',
      D => tmp_12_reg_1172(9),
      O => ram_reg_0_15_9_9_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_16 is
  port (
    ap_NS_fsm247_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mat_out_V_last_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_id_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_dest_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_strb_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_keep_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i6_reg_497_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_10_reg_1067_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_13_reg_1177 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_16 : entity is "matrixAvg_cell_avbkb_ram";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_16;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_16 is
  signal address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_ns_fsm247_out\ : STD_LOGIC;
  signal ce07_out : STD_LOGIC;
  signal \i_14_reg_1221[3]_i_3_n_15\ : STD_LOGIC;
  signal \q0[0]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[10]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[11]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[12]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[13]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[14]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[15]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[17]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[18]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[19]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[1]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[20]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[21]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[22]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[23]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[24]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[25]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[26]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[27]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[28]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[29]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[2]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[30]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[31]_i_2__2_n_15\ : STD_LOGIC;
  signal \q0[3]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[4]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[5]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[6]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[7]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0[9]_i_1__4_n_15\ : STD_LOGIC;
  signal \q0_reg_n_15_[0]\ : STD_LOGIC;
  signal \q0_reg_n_15_[10]\ : STD_LOGIC;
  signal \q0_reg_n_15_[11]\ : STD_LOGIC;
  signal \q0_reg_n_15_[12]\ : STD_LOGIC;
  signal \q0_reg_n_15_[13]\ : STD_LOGIC;
  signal \q0_reg_n_15_[14]\ : STD_LOGIC;
  signal \q0_reg_n_15_[15]\ : STD_LOGIC;
  signal \q0_reg_n_15_[16]\ : STD_LOGIC;
  signal \q0_reg_n_15_[17]\ : STD_LOGIC;
  signal \q0_reg_n_15_[18]\ : STD_LOGIC;
  signal \q0_reg_n_15_[19]\ : STD_LOGIC;
  signal \q0_reg_n_15_[1]\ : STD_LOGIC;
  signal \q0_reg_n_15_[20]\ : STD_LOGIC;
  signal \q0_reg_n_15_[21]\ : STD_LOGIC;
  signal \q0_reg_n_15_[22]\ : STD_LOGIC;
  signal \q0_reg_n_15_[23]\ : STD_LOGIC;
  signal \q0_reg_n_15_[24]\ : STD_LOGIC;
  signal \q0_reg_n_15_[25]\ : STD_LOGIC;
  signal \q0_reg_n_15_[26]\ : STD_LOGIC;
  signal \q0_reg_n_15_[27]\ : STD_LOGIC;
  signal \q0_reg_n_15_[28]\ : STD_LOGIC;
  signal \q0_reg_n_15_[29]\ : STD_LOGIC;
  signal \q0_reg_n_15_[2]\ : STD_LOGIC;
  signal \q0_reg_n_15_[30]\ : STD_LOGIC;
  signal \q0_reg_n_15_[31]\ : STD_LOGIC;
  signal \q0_reg_n_15_[3]\ : STD_LOGIC;
  signal \q0_reg_n_15_[4]\ : STD_LOGIC;
  signal \q0_reg_n_15_[5]\ : STD_LOGIC;
  signal \q0_reg_n_15_[6]\ : STD_LOGIC;
  signal \q0_reg_n_15_[7]\ : STD_LOGIC;
  signal \q0_reg_n_15_[8]\ : STD_LOGIC;
  signal \q0_reg_n_15_[9]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_15 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_15 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_15 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_15 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_15 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_15 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_15 : STD_LOGIC;
  signal ram_reg_0_15_16_16_n_15 : STD_LOGIC;
  signal ram_reg_0_15_17_17_n_15 : STD_LOGIC;
  signal ram_reg_0_15_18_18_n_15 : STD_LOGIC;
  signal ram_reg_0_15_19_19_n_15 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_15 : STD_LOGIC;
  signal ram_reg_0_15_20_20_n_15 : STD_LOGIC;
  signal ram_reg_0_15_21_21_n_15 : STD_LOGIC;
  signal ram_reg_0_15_22_22_n_15 : STD_LOGIC;
  signal ram_reg_0_15_23_23_n_15 : STD_LOGIC;
  signal ram_reg_0_15_24_24_n_15 : STD_LOGIC;
  signal ram_reg_0_15_25_25_n_15 : STD_LOGIC;
  signal ram_reg_0_15_26_26_n_15 : STD_LOGIC;
  signal ram_reg_0_15_27_27_n_15 : STD_LOGIC;
  signal ram_reg_0_15_28_28_n_15 : STD_LOGIC;
  signal ram_reg_0_15_29_29_n_15 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_15 : STD_LOGIC;
  signal ram_reg_0_15_30_30_n_15 : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_15 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_15 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_15 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_15 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_15 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_15 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_15 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_15 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q0[10]_i_1__4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q0[11]_i_1__4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q0[12]_i_1__4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q0[13]_i_1__4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q0[14]_i_1__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q0[15]_i_1__4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q0[16]_i_1__4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q0[17]_i_1__4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q0[18]_i_1__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q0[19]_i_1__4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q0[1]_i_1__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q0[20]_i_1__4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q0[21]_i_1__4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q0[22]_i_1__4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q0[23]_i_1__4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q0[24]_i_1__4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q0[25]_i_1__4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q0[26]_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q0[27]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q0[28]_i_1__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q0[29]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q0[2]_i_1__4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q0[30]_i_1__4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q0[31]_i_2__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q0[3]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q0[4]_i_1__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q0[5]_i_1__4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q0[6]_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q0[7]_i_1__4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q0[8]_i_1__4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q0[9]_i_1__4\ : label is "soft_lutpair8";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
  ap_NS_fsm247_out <= \^ap_ns_fsm247_out\;
\i_14_reg_1221[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mat_out_V_last_V_1_state_reg[1]\(0),
      I1 => \mat_out_V_id_V_1_state_reg[1]\(0),
      I2 => \mat_out_V_dest_V_1_state_reg[1]\(0),
      I3 => Q(2),
      I4 => \i_14_reg_1221[3]_i_3_n_15\,
      O => \^ap_ns_fsm247_out\
    );
\i_14_reg_1221[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mat_out_V_user_V_1_state_reg[1]\(0),
      I1 => \mat_out_V_strb_V_1_state_reg[1]\(0),
      I2 => \mat_out_V_keep_V_1_state_reg[1]\(0),
      I3 => \mat_out_V_data_V_1_state_reg[1]\(0),
      O => \i_14_reg_1221[3]_i_3_n_15\
    );
\mat_out_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[0]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(0),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(0),
      O => D(0)
    );
\mat_out_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[10]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(10),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(10),
      O => D(10)
    );
\mat_out_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[11]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(11),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(11),
      O => D(11)
    );
\mat_out_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[12]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(12),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(12),
      O => D(12)
    );
\mat_out_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[13]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(13),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(13),
      O => D(13)
    );
\mat_out_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[14]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(14),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(14),
      O => D(14)
    );
\mat_out_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[15]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(15),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(15),
      O => D(15)
    );
\mat_out_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[16]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(16),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(16),
      O => D(16)
    );
\mat_out_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[17]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(17),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(17),
      O => D(17)
    );
\mat_out_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[18]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(18),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(18),
      O => D(18)
    );
\mat_out_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[19]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(19),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(19),
      O => D(19)
    );
\mat_out_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[1]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(1),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(1),
      O => D(1)
    );
\mat_out_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[20]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(20),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(20),
      O => D(20)
    );
\mat_out_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[21]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(21),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(21),
      O => D(21)
    );
\mat_out_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[22]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(22),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(22),
      O => D(22)
    );
\mat_out_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[23]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(23),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(23),
      O => D(23)
    );
\mat_out_V_data_V_1_payload_A[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[24]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(24),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(24),
      O => D(24)
    );
\mat_out_V_data_V_1_payload_A[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[25]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(25),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(25),
      O => D(25)
    );
\mat_out_V_data_V_1_payload_A[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[26]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(26),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(26),
      O => D(26)
    );
\mat_out_V_data_V_1_payload_A[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[27]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(27),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(27),
      O => D(27)
    );
\mat_out_V_data_V_1_payload_A[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[28]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(28),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(28),
      O => D(28)
    );
\mat_out_V_data_V_1_payload_A[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[29]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(29),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(29),
      O => D(29)
    );
\mat_out_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[2]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(2),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(2),
      O => D(2)
    );
\mat_out_V_data_V_1_payload_A[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[30]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(30),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(30),
      O => D(30)
    );
\mat_out_V_data_V_1_payload_A[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[31]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(31),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(31),
      O => D(31)
    );
\mat_out_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[3]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(3),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(3),
      O => D(3)
    );
\mat_out_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[4]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(4),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(4),
      O => D(4)
    );
\mat_out_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[5]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(5),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(5),
      O => D(5)
    );
\mat_out_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[6]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(6),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(6),
      O => D(6)
    );
\mat_out_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[7]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(7),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(7),
      O => D(7)
    );
\mat_out_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[8]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(8),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(8),
      O => D(8)
    );
\mat_out_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg_n_15_[9]\,
      I1 => Q(3),
      I2 => \q0_reg[31]_0\(9),
      I3 => Q(1),
      I4 => \q0_reg[31]_1\(9),
      O => D(9)
    );
\q0[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(0),
      I1 => Q(0),
      I2 => ram_reg_0_15_0_0_n_15,
      O => \q0[0]_i_1__4_n_15\
    );
\q0[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(10),
      I1 => Q(0),
      I2 => ram_reg_0_15_10_10_n_15,
      O => \q0[10]_i_1__4_n_15\
    );
\q0[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(11),
      I1 => Q(0),
      I2 => ram_reg_0_15_11_11_n_15,
      O => \q0[11]_i_1__4_n_15\
    );
\q0[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(12),
      I1 => Q(0),
      I2 => ram_reg_0_15_12_12_n_15,
      O => \q0[12]_i_1__4_n_15\
    );
\q0[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(13),
      I1 => Q(0),
      I2 => ram_reg_0_15_13_13_n_15,
      O => \q0[13]_i_1__4_n_15\
    );
\q0[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(14),
      I1 => Q(0),
      I2 => ram_reg_0_15_14_14_n_15,
      O => \q0[14]_i_1__4_n_15\
    );
\q0[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(15),
      I1 => Q(0),
      I2 => ram_reg_0_15_15_15_n_15,
      O => \q0[15]_i_1__4_n_15\
    );
\q0[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(16),
      I1 => Q(0),
      I2 => ram_reg_0_15_16_16_n_15,
      O => \q0[16]_i_1__4_n_15\
    );
\q0[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(17),
      I1 => Q(0),
      I2 => ram_reg_0_15_17_17_n_15,
      O => \q0[17]_i_1__4_n_15\
    );
\q0[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(18),
      I1 => Q(0),
      I2 => ram_reg_0_15_18_18_n_15,
      O => \q0[18]_i_1__4_n_15\
    );
\q0[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(19),
      I1 => Q(0),
      I2 => ram_reg_0_15_19_19_n_15,
      O => \q0[19]_i_1__4_n_15\
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(1),
      I1 => Q(0),
      I2 => ram_reg_0_15_1_1_n_15,
      O => \q0[1]_i_1__4_n_15\
    );
\q0[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(20),
      I1 => Q(0),
      I2 => ram_reg_0_15_20_20_n_15,
      O => \q0[20]_i_1__4_n_15\
    );
\q0[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(21),
      I1 => Q(0),
      I2 => ram_reg_0_15_21_21_n_15,
      O => \q0[21]_i_1__4_n_15\
    );
\q0[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(22),
      I1 => Q(0),
      I2 => ram_reg_0_15_22_22_n_15,
      O => \q0[22]_i_1__4_n_15\
    );
\q0[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(23),
      I1 => Q(0),
      I2 => ram_reg_0_15_23_23_n_15,
      O => \q0[23]_i_1__4_n_15\
    );
\q0[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(24),
      I1 => Q(0),
      I2 => ram_reg_0_15_24_24_n_15,
      O => \q0[24]_i_1__4_n_15\
    );
\q0[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(25),
      I1 => Q(0),
      I2 => ram_reg_0_15_25_25_n_15,
      O => \q0[25]_i_1__4_n_15\
    );
\q0[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(26),
      I1 => Q(0),
      I2 => ram_reg_0_15_26_26_n_15,
      O => \q0[26]_i_1__4_n_15\
    );
\q0[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(27),
      I1 => Q(0),
      I2 => ram_reg_0_15_27_27_n_15,
      O => \q0[27]_i_1__4_n_15\
    );
\q0[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(28),
      I1 => Q(0),
      I2 => ram_reg_0_15_28_28_n_15,
      O => \q0[28]_i_1__4_n_15\
    );
\q0[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(29),
      I1 => Q(0),
      I2 => ram_reg_0_15_29_29_n_15,
      O => \q0[29]_i_1__4_n_15\
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(2),
      I1 => Q(0),
      I2 => ram_reg_0_15_2_2_n_15,
      O => \q0[2]_i_1__4_n_15\
    );
\q0[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(30),
      I1 => Q(0),
      I2 => ram_reg_0_15_30_30_n_15,
      O => \q0[30]_i_1__4_n_15\
    );
\q0[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_ns_fsm247_out\,
      O => ce07_out
    );
\q0[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(31),
      I1 => Q(0),
      I2 => ram_reg_0_15_31_31_n_15,
      O => \q0[31]_i_2__2_n_15\
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(3),
      I1 => Q(0),
      I2 => ram_reg_0_15_3_3_n_15,
      O => \q0[3]_i_1__4_n_15\
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(4),
      I1 => Q(0),
      I2 => ram_reg_0_15_4_4_n_15,
      O => \q0[4]_i_1__4_n_15\
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(5),
      I1 => Q(0),
      I2 => ram_reg_0_15_5_5_n_15,
      O => \q0[5]_i_1__4_n_15\
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(6),
      I1 => Q(0),
      I2 => ram_reg_0_15_6_6_n_15,
      O => \q0[6]_i_1__4_n_15\
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(7),
      I1 => Q(0),
      I2 => ram_reg_0_15_7_7_n_15,
      O => \q0[7]_i_1__4_n_15\
    );
\q0[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(8),
      I1 => Q(0),
      I2 => ram_reg_0_15_8_8_n_15,
      O => \q0[8]_i_1__4_n_15\
    );
\q0[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_13_reg_1177(9),
      I1 => Q(0),
      I2 => ram_reg_0_15_9_9_n_15,
      O => \q0[9]_i_1__4_n_15\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[0]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[10]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[11]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[12]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[13]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[14]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[14]\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[15]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[15]\,
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[16]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[16]\,
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[17]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[17]\,
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[18]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[18]\,
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[19]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[19]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[1]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[1]\,
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[20]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[20]\,
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[21]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[21]\,
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[22]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[22]\,
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[23]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[23]\,
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[24]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[24]\,
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[25]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[25]\,
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[26]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[26]\,
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[27]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[27]\,
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[28]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[28]\,
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[29]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[29]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[2]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[2]\,
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[30]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[30]\,
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[31]_i_2__2_n_15\,
      Q => \q0_reg_n_15_[31]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[3]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[4]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[5]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[6]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[7]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[8]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce07_out,
      D => \q0[9]_i_1__4_n_15\,
      Q => \q0_reg_n_15_[9]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(0),
      O => ram_reg_0_15_0_0_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i6_reg_497_reg[3]\(0),
      I1 => Q(2),
      I2 => \tmp_10_reg_1067_reg[3]\(0),
      O => address0(0)
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i6_reg_497_reg[3]\(1),
      I1 => Q(2),
      I2 => \tmp_10_reg_1067_reg[3]\(1),
      O => address0(1)
    );
\ram_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i6_reg_497_reg[3]\(2),
      I1 => Q(2),
      I2 => \tmp_10_reg_1067_reg[3]\(2),
      O => address0(2)
    );
\ram_reg_0_15_0_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i6_reg_497_reg[3]\(3),
      I1 => Q(2),
      I2 => \tmp_10_reg_1067_reg[3]\(3),
      O => address0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(10),
      O => ram_reg_0_15_10_10_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(11),
      O => ram_reg_0_15_11_11_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(12),
      O => ram_reg_0_15_12_12_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(13),
      O => ram_reg_0_15_13_13_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(14),
      O => ram_reg_0_15_14_14_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(15),
      O => ram_reg_0_15_15_15_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(16),
      O => ram_reg_0_15_16_16_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(17),
      O => ram_reg_0_15_17_17_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(18),
      O => ram_reg_0_15_18_18_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(19),
      O => ram_reg_0_15_19_19_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(1),
      O => ram_reg_0_15_1_1_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(20),
      O => ram_reg_0_15_20_20_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(21),
      O => ram_reg_0_15_21_21_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(22),
      O => ram_reg_0_15_22_22_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(23),
      O => ram_reg_0_15_23_23_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(24),
      O => ram_reg_0_15_24_24_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(25),
      O => ram_reg_0_15_25_25_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(26),
      O => ram_reg_0_15_26_26_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(27),
      O => ram_reg_0_15_27_27_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(28),
      O => ram_reg_0_15_28_28_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(29),
      O => ram_reg_0_15_29_29_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(2),
      O => ram_reg_0_15_2_2_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(30),
      O => ram_reg_0_15_30_30_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(31),
      O => ram_reg_0_15_31_31_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(3),
      O => ram_reg_0_15_3_3_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(4),
      O => ram_reg_0_15_4_4_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(5),
      O => ram_reg_0_15_5_5_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(6),
      O => ram_reg_0_15_6_6_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(7),
      O => ram_reg_0_15_7_7_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(8),
      O => ram_reg_0_15_8_8_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => tmp_13_reg_1177(9),
      O => ram_reg_0_15_9_9_n_15,
      WCLK => ap_clk,
      WE => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_9 is
  port (
    \tmp_33_reg_1105_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_3_reg_420_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[0]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[1]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[2]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_9 : entity is "matrixAvg_cell_avbkb_ram";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_9;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_9 is
  signal \q0[0]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[10]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[11]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[12]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[13]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[14]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[15]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[17]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[18]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[19]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[20]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[21]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[22]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[23]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[24]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[25]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[26]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[27]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[28]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[29]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[30]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[31]_i_1__2_n_15\ : STD_LOGIC;
  signal \q0[3]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \q0[9]_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__3_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__3_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__3_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_2__3_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_3__3_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_4__3_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_16_16_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_16_16_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_17_17_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_17_17_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_19_19_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_19_19_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_20_20_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_20_20_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_21_21_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_21_21_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_23_23_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_23_23_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_24_24_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_24_24_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_25_25_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_25_25_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_27_27_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_27_27_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_28_28_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_28_28_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_29_29_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_29_29_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__0_n_16\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__0_n_17\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__0_n_18\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_3__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_4__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_5__0_n_15\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_6__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_15 : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__0_n_15\ : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_15 : STD_LOGIC;
  signal tmp_16_fu_648_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^tmp_33_reg_1105_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ram_reg_0_15_28_28_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
begin
  \tmp_33_reg_1105_reg[0]\(31 downto 0) <= \^tmp_33_reg_1105_reg[0]\(31 downto 0);
\q0[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_0_0_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[0]_i_1__0_n_15\
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_10_10_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(10),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[10]_i_1__0_n_15\
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_11_11_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(11),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[11]_i_1__0_n_15\
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_12_12_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(12),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[12]_i_1__0_n_15\
    );
\q0[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_13_13_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(13),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[13]_i_1__0_n_15\
    );
\q0[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_14_14_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(14),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[14]_i_1__0_n_15\
    );
\q0[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_15_15_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(15),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[15]_i_1__0_n_15\
    );
\q0[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_16_16_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(16),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[16]_i_1__0_n_15\
    );
\q0[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_17_17_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(17),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[17]_i_1__0_n_15\
    );
\q0[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_18_18_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(18),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[18]_i_1__0_n_15\
    );
\q0[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_19_19_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(19),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[19]_i_1__0_n_15\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_1_1_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(1),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[1]_i_1__0_n_15\
    );
\q0[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_20_20_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(20),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[20]_i_1__0_n_15\
    );
\q0[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_21_21_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(21),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[21]_i_1__0_n_15\
    );
\q0[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_22_22_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(22),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[22]_i_1__0_n_15\
    );
\q0[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_23_23_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(23),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[23]_i_1__0_n_15\
    );
\q0[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_24_24_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(24),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[24]_i_1__0_n_15\
    );
\q0[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_25_25_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(25),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[25]_i_1__0_n_15\
    );
\q0[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_26_26_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(26),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[26]_i_1__0_n_15\
    );
\q0[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_27_27_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(27),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[27]_i_1__0_n_15\
    );
\q0[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_28_28_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(28),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[28]_i_1__0_n_15\
    );
\q0[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_29_29_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(29),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[29]_i_1__0_n_15\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_2_2_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(2),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[2]_i_1__0_n_15\
    );
\q0[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_30_30_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(30),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[30]_i_1__0_n_15\
    );
\q0[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_31_31_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(31),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[31]_i_1__2_n_15\
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_3_3_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(3),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[3]_i_1__0_n_15\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_4_4_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(4),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[4]_i_1__0_n_15\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_5_5_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(5),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[5]_i_1__0_n_15\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_6_6_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(6),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[6]_i_1__0_n_15\
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_7_7_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(7),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[7]_i_1__0_n_15\
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_8_8_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(8),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[8]_i_1__0_n_15\
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => ram_reg_0_15_9_9_n_15,
      I1 => \i_3_reg_420_reg[0]\,
      I2 => tmp_16_fu_648_p2(9),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]_rep\,
      O => \q0[9]_i_1__0_n_15\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__2_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__0_n_15\,
      Q => \^tmp_33_reg_1105_reg[0]\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__0_n_15\,
      O => ram_reg_0_15_0_0_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_0_0_i_1__0_n_15\
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_0_0_i_2__3_n_15\,
      CO(2) => \ram_reg_0_15_0_0_i_2__3_n_16\,
      CO(1) => \ram_reg_0_15_0_0_i_2__3_n_17\,
      CO(0) => \ram_reg_0_15_0_0_i_2__3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(3 downto 0),
      O(3 downto 0) => tmp_16_fu_648_p2(3 downto 0),
      S(3) => \ram_reg_0_15_0_0_i_3__3_n_15\,
      S(2) => \ram_reg_0_15_0_0_i_4__3_n_15\,
      S(1) => \ram_reg_0_15_0_0_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_0_0_i_6__0_n_15\
    );
\ram_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(3),
      I1 => DOADO(3),
      O => \ram_reg_0_15_0_0_i_3__3_n_15\
    );
\ram_reg_0_15_0_0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(2),
      I1 => DOADO(2),
      O => \ram_reg_0_15_0_0_i_4__3_n_15\
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(1),
      I1 => DOADO(1),
      O => \ram_reg_0_15_0_0_i_5__0_n_15\
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(0),
      I1 => DOADO(0),
      O => \ram_reg_0_15_0_0_i_6__0_n_15\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_10_10_i_1__0_n_15\,
      O => ram_reg_0_15_10_10_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(10),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_10_10_i_1__0_n_15\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_11_11_i_1__0_n_15\,
      O => ram_reg_0_15_11_11_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(11),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_11_11_i_1__0_n_15\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_12_12_i_1__0_n_15\,
      O => ram_reg_0_15_12_12_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(12),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_12_12_i_1__0_n_15\
    );
\ram_reg_0_15_12_12_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_8_8_i_2__0_n_15\,
      CO(3) => \ram_reg_0_15_12_12_i_2__0_n_15\,
      CO(2) => \ram_reg_0_15_12_12_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_12_12_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_12_12_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(15 downto 12),
      O(3 downto 0) => tmp_16_fu_648_p2(15 downto 12),
      S(3) => \ram_reg_0_15_12_12_i_3__0_n_15\,
      S(2) => \ram_reg_0_15_12_12_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_12_12_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_12_12_i_6__0_n_15\
    );
\ram_reg_0_15_12_12_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(15),
      I1 => DOADO(15),
      O => \ram_reg_0_15_12_12_i_3__0_n_15\
    );
\ram_reg_0_15_12_12_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(14),
      I1 => DOADO(14),
      O => \ram_reg_0_15_12_12_i_4__0_n_15\
    );
\ram_reg_0_15_12_12_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(13),
      I1 => DOADO(13),
      O => \ram_reg_0_15_12_12_i_5__0_n_15\
    );
\ram_reg_0_15_12_12_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(12),
      I1 => DOADO(12),
      O => \ram_reg_0_15_12_12_i_6__0_n_15\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_13_13_i_1__0_n_15\,
      O => ram_reg_0_15_13_13_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(13),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_13_13_i_1__0_n_15\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_14_14_i_1__0_n_15\,
      O => ram_reg_0_15_14_14_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(14),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_14_14_i_1__0_n_15\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_15_15_i_1__0_n_15\,
      O => ram_reg_0_15_15_15_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(15),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_15_15_i_1__0_n_15\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_16_16_i_1__0_n_15\,
      O => ram_reg_0_15_16_16_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(16),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_16_16_i_1__0_n_15\
    );
\ram_reg_0_15_16_16_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_12_12_i_2__0_n_15\,
      CO(3) => \ram_reg_0_15_16_16_i_2__0_n_15\,
      CO(2) => \ram_reg_0_15_16_16_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_16_16_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_16_16_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(19 downto 16),
      O(3 downto 0) => tmp_16_fu_648_p2(19 downto 16),
      S(3) => \ram_reg_0_15_16_16_i_3__0_n_15\,
      S(2) => \ram_reg_0_15_16_16_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_16_16_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_16_16_i_6__0_n_15\
    );
\ram_reg_0_15_16_16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(19),
      I1 => DOADO(19),
      O => \ram_reg_0_15_16_16_i_3__0_n_15\
    );
\ram_reg_0_15_16_16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(18),
      I1 => DOADO(18),
      O => \ram_reg_0_15_16_16_i_4__0_n_15\
    );
\ram_reg_0_15_16_16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(17),
      I1 => DOADO(17),
      O => \ram_reg_0_15_16_16_i_5__0_n_15\
    );
\ram_reg_0_15_16_16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(16),
      I1 => DOADO(16),
      O => \ram_reg_0_15_16_16_i_6__0_n_15\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_17_17_i_1__0_n_15\,
      O => ram_reg_0_15_17_17_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_17_17_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(17),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_17_17_i_1__0_n_15\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_18_18_i_1__0_n_15\,
      O => ram_reg_0_15_18_18_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_18_18_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(18),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_18_18_i_1__0_n_15\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_19_19_i_1__0_n_15\,
      O => ram_reg_0_15_19_19_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_19_19_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(19),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_19_19_i_1__0_n_15\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__0_n_15\,
      O => ram_reg_0_15_1_1_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(1),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_1_1_i_1__0_n_15\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_20_20_i_1__0_n_15\,
      O => ram_reg_0_15_20_20_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_20_20_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(20),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_20_20_i_1__0_n_15\
    );
\ram_reg_0_15_20_20_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_16_16_i_2__0_n_15\,
      CO(3) => \ram_reg_0_15_20_20_i_2__0_n_15\,
      CO(2) => \ram_reg_0_15_20_20_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_20_20_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_20_20_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(23 downto 20),
      O(3 downto 0) => tmp_16_fu_648_p2(23 downto 20),
      S(3) => \ram_reg_0_15_20_20_i_3__0_n_15\,
      S(2) => \ram_reg_0_15_20_20_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_20_20_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_20_20_i_6__0_n_15\
    );
\ram_reg_0_15_20_20_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(23),
      I1 => DOADO(23),
      O => \ram_reg_0_15_20_20_i_3__0_n_15\
    );
\ram_reg_0_15_20_20_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(22),
      I1 => DOADO(22),
      O => \ram_reg_0_15_20_20_i_4__0_n_15\
    );
\ram_reg_0_15_20_20_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(21),
      I1 => DOADO(21),
      O => \ram_reg_0_15_20_20_i_5__0_n_15\
    );
\ram_reg_0_15_20_20_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(20),
      I1 => DOADO(20),
      O => \ram_reg_0_15_20_20_i_6__0_n_15\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_21_21_i_1__0_n_15\,
      O => ram_reg_0_15_21_21_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_21_21_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(21),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_21_21_i_1__0_n_15\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_22_22_i_1__0_n_15\,
      O => ram_reg_0_15_22_22_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_22_22_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(22),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_22_22_i_1__0_n_15\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_23_23_i_1__0_n_15\,
      O => ram_reg_0_15_23_23_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_23_23_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(23),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_23_23_i_1__0_n_15\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_24_24_i_1__0_n_15\,
      O => ram_reg_0_15_24_24_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(24),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_24_24_i_1__0_n_15\
    );
\ram_reg_0_15_24_24_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_20_20_i_2__0_n_15\,
      CO(3) => \ram_reg_0_15_24_24_i_2__0_n_15\,
      CO(2) => \ram_reg_0_15_24_24_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_24_24_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_24_24_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(27 downto 24),
      O(3 downto 0) => tmp_16_fu_648_p2(27 downto 24),
      S(3) => \ram_reg_0_15_24_24_i_3__0_n_15\,
      S(2) => \ram_reg_0_15_24_24_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_24_24_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_24_24_i_6__0_n_15\
    );
\ram_reg_0_15_24_24_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(27),
      I1 => DOADO(27),
      O => \ram_reg_0_15_24_24_i_3__0_n_15\
    );
\ram_reg_0_15_24_24_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(26),
      I1 => DOADO(26),
      O => \ram_reg_0_15_24_24_i_4__0_n_15\
    );
\ram_reg_0_15_24_24_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(25),
      I1 => DOADO(25),
      O => \ram_reg_0_15_24_24_i_5__0_n_15\
    );
\ram_reg_0_15_24_24_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(24),
      I1 => DOADO(24),
      O => \ram_reg_0_15_24_24_i_6__0_n_15\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_25_25_i_1__0_n_15\,
      O => ram_reg_0_15_25_25_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(25),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_25_25_i_1__0_n_15\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_26_26_i_1__0_n_15\,
      O => ram_reg_0_15_26_26_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(26),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_26_26_i_1__0_n_15\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_27_27_i_1__0_n_15\,
      O => ram_reg_0_15_27_27_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(27),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_27_27_i_1__0_n_15\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_28_28_i_1__0_n_15\,
      O => ram_reg_0_15_28_28_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(28),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_28_28_i_1__0_n_15\
    );
\ram_reg_0_15_28_28_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_24_24_i_2__0_n_15\,
      CO(3) => \NLW_ram_reg_0_15_28_28_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_15_28_28_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_28_28_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_28_28_i_2__0_n_18\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^tmp_33_reg_1105_reg[0]\(30 downto 28),
      O(3 downto 0) => tmp_16_fu_648_p2(31 downto 28),
      S(3) => S(0),
      S(2) => \ram_reg_0_15_28_28_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_28_28_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_28_28_i_6__0_n_15\
    );
\ram_reg_0_15_28_28_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(30),
      I1 => DOADO(30),
      O => \ram_reg_0_15_28_28_i_4__0_n_15\
    );
\ram_reg_0_15_28_28_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(29),
      I1 => DOADO(29),
      O => \ram_reg_0_15_28_28_i_5__0_n_15\
    );
\ram_reg_0_15_28_28_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(28),
      I1 => DOADO(28),
      O => \ram_reg_0_15_28_28_i_6__0_n_15\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_29_29_i_1__0_n_15\,
      O => ram_reg_0_15_29_29_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(29),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_29_29_i_1__0_n_15\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__0_n_15\,
      O => ram_reg_0_15_2_2_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(2),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_2_2_i_1__0_n_15\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__0_n_15\,
      O => ram_reg_0_15_30_30_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(30),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__0_n_15\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__0_n_15\,
      O => ram_reg_0_15_31_31_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(31),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__0_n_15\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_3_3_i_1__0_n_15\,
      O => ram_reg_0_15_3_3_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(3),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_3_3_i_1__0_n_15\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_4_4_i_1__0_n_15\,
      O => ram_reg_0_15_4_4_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(4),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_4_4_i_1__0_n_15\
    );
\ram_reg_0_15_4_4_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0_i_2__3_n_15\,
      CO(3) => \ram_reg_0_15_4_4_i_2__0_n_15\,
      CO(2) => \ram_reg_0_15_4_4_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_4_4_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_4_4_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(7 downto 4),
      O(3 downto 0) => tmp_16_fu_648_p2(7 downto 4),
      S(3) => \ram_reg_0_15_4_4_i_3__0_n_15\,
      S(2) => \ram_reg_0_15_4_4_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_4_4_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_4_4_i_6__0_n_15\
    );
\ram_reg_0_15_4_4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(7),
      I1 => DOADO(7),
      O => \ram_reg_0_15_4_4_i_3__0_n_15\
    );
\ram_reg_0_15_4_4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(6),
      I1 => DOADO(6),
      O => \ram_reg_0_15_4_4_i_4__0_n_15\
    );
\ram_reg_0_15_4_4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(5),
      I1 => DOADO(5),
      O => \ram_reg_0_15_4_4_i_5__0_n_15\
    );
\ram_reg_0_15_4_4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(4),
      I1 => DOADO(4),
      O => \ram_reg_0_15_4_4_i_6__0_n_15\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_5_5_i_1__0_n_15\,
      O => ram_reg_0_15_5_5_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(5),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_5_5_i_1__0_n_15\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_6_6_i_1__0_n_15\,
      O => ram_reg_0_15_6_6_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(6),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_6_6_i_1__0_n_15\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_7_7_i_1__0_n_15\,
      O => ram_reg_0_15_7_7_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(7),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_7_7_i_1__0_n_15\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_8_8_i_1__0_n_15\,
      O => ram_reg_0_15_8_8_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(8),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_8_8_i_1__0_n_15\
    );
\ram_reg_0_15_8_8_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_4_4_i_2__0_n_15\,
      CO(3) => \ram_reg_0_15_8_8_i_2__0_n_15\,
      CO(2) => \ram_reg_0_15_8_8_i_2__0_n_16\,
      CO(1) => \ram_reg_0_15_8_8_i_2__0_n_17\,
      CO(0) => \ram_reg_0_15_8_8_i_2__0_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_33_reg_1105_reg[0]\(11 downto 8),
      O(3 downto 0) => tmp_16_fu_648_p2(11 downto 8),
      S(3) => \ram_reg_0_15_8_8_i_3__0_n_15\,
      S(2) => \ram_reg_0_15_8_8_i_4__0_n_15\,
      S(1) => \ram_reg_0_15_8_8_i_5__0_n_15\,
      S(0) => \ram_reg_0_15_8_8_i_6__0_n_15\
    );
\ram_reg_0_15_8_8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(11),
      I1 => DOADO(11),
      O => \ram_reg_0_15_8_8_i_3__0_n_15\
    );
\ram_reg_0_15_8_8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(10),
      I1 => DOADO(10),
      O => \ram_reg_0_15_8_8_i_4__0_n_15\
    );
\ram_reg_0_15_8_8_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(9),
      I1 => DOADO(9),
      O => \ram_reg_0_15_8_8_i_5__0_n_15\
    );
\ram_reg_0_15_8_8_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tmp_33_reg_1105_reg[0]\(8),
      I1 => DOADO(8),
      O => \ram_reg_0_15_8_8_i_6__0_n_15\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      A1 => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      A2 => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      A3 => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      A4 => '0',
      D => \ram_reg_0_15_9_9_i_1__0_n_15\,
      O => ram_reg_0_15_9_9_n_15,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_16_fu_648_p2(9),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Q(0),
      O => \ram_reg_0_15_9_9_i_1__0_n_15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi_DSP48_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \j_reg_442_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    indvar_flatten_next_fu_584_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1006_reg[8]\ : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_flatten_reg_1002_reg[0]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_4_reg_453_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \i_10_reg_1054_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[8]_rep_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \indvar_flatten_next_reg_1006_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \indvar_flatten_reg_431_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_2_reg_408_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \i_1_reg_396_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \i_reg_384_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi_DSP48_0 : entity is "matrixAvg_mac_mulfYi_DSP48_0";
end design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi_DSP48_0;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi_DSP48_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal grp_fu_945_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^indvar_flatten_next_fu_584_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^indvar_flatten_next_reg_1006_reg[8]\ : STD_LOGIC;
  signal \^j_reg_442_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_2\ : STD_LOGIC;
  signal \^p_3\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC;
  signal p_i_16_n_15 : STD_LOGIC;
  signal p_i_17_n_15 : STD_LOGIC;
  signal p_i_19_n_15 : STD_LOGIC;
  signal p_i_21_n_15 : STD_LOGIC;
  signal p_i_22_n_15 : STD_LOGIC;
  signal p_i_23_n_15 : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \indvar_flatten_reg_431[5]_i_1\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of p_i_18 : label is "soft_lutpair48";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  indvar_flatten_next_fu_584_p2(0) <= \^indvar_flatten_next_fu_584_p2\(0);
  \indvar_flatten_next_reg_1006_reg[8]\ <= \^indvar_flatten_next_reg_1006_reg[8]\;
  \j_reg_442_reg[3]\(2 downto 0) <= \^j_reg_442_reg[3]\(2 downto 0);
  p_0(0) <= \^p_0\(0);
  p_1(6 downto 0) <= \^p_1\(6 downto 0);
  p_2 <= \^p_2\;
  p_3 <= \^p_3\;
  p_4 <= \^p_4\;
  sel0(2 downto 0) <= \^sel0\(2 downto 0);
\ap_CS_fsm[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(1),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(1),
      O => \^ap_cs_fsm_reg[10]\
    );
\indvar_flatten_next_reg_1006[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(0),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(0),
      O => \^indvar_flatten_next_fu_584_p2\(0)
    );
\indvar_flatten_next_reg_1006[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(7),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(7),
      O => \^indvar_flatten_next_reg_1006_reg[8]\
    );
\indvar_flatten_reg_431[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(3),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(3),
      O => \^sel0\(0)
    );
\indvar_flatten_reg_431[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(5),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(5),
      O => \^sel0\(1)
    );
\indvar_flatten_reg_431[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(6),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(6),
      O => \^sel0\(2)
    );
\j_reg_442[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(1),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => Q(1),
      O => \^j_reg_442_reg[3]\(0)
    );
\j_reg_442[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(2),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => Q(2),
      O => \^j_reg_442_reg[3]\(1)
    );
\j_reg_442[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(3),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => Q(3),
      O => \^j_reg_442_reg[3]\(2)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000001100100",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => \^d\(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 7) => B"00000000000000000000000000000000000000000",
      C(6 downto 0) => \^p_1\(6 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => \^p_0\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_p_P_UNCONNECTED(47 downto 10),
      P(9 downto 0) => grp_fu_945_p3(9 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => \^sr\(0),
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm_reg[8]_rep\,
      I2 => \^p_3\,
      O => \^e\(0)
    );
p_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_10_reg_1054_reg[6]\(4),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \i_4_reg_453_reg[6]\(4),
      O => \^p_1\(4)
    );
p_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_10_reg_1054_reg[6]\(3),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \i_4_reg_453_reg[6]\(3),
      O => \^p_1\(3)
    );
p_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i_4_reg_453_reg[6]\(2),
      I1 => \ap_CS_fsm_reg[8]_rep\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \exitcond_flatten_reg_1002_reg[0]\,
      I4 => \i_10_reg_1054_reg[6]\(2),
      O => \^p_1\(2)
    );
p_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_10_reg_1054_reg[6]\(1),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \i_4_reg_453_reg[6]\(1),
      O => \^p_1\(1)
    );
p_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \i_10_reg_1054_reg[6]\(0),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \i_4_reg_453_reg[6]\(0),
      O => \^p_1\(0)
    );
p_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \^indvar_flatten_next_fu_584_p2\(0),
      I2 => p_i_19_n_15,
      I3 => \^indvar_flatten_next_reg_1006_reg[8]\,
      I4 => \^p_4\,
      I5 => p_i_21_n_15,
      O => \^p_3\
    );
p_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEFE"
    )
        port map (
      I0 => p_i_22_n_15,
      I1 => p_i_23_n_15,
      I2 => \i_4_reg_453_reg[6]\(3),
      I3 => \^p_2\,
      I4 => \i_10_reg_1054_reg[6]\(3),
      I5 => \^p_1\(4),
      O => p_i_16_n_15
    );
p_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(0),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => Q(0),
      O => p_i_17_n_15
    );
p_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_1002_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[8]_rep\,
      O => \^p_2\
    );
p_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAFFFF"
    )
        port map (
      I0 => \^sel0\(1),
      I1 => \indvar_flatten_next_reg_1006_reg[9]\(4),
      I2 => \^p_2\,
      I3 => \indvar_flatten_reg_431_reg[9]\(4),
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => \^sel0\(2),
      O => p_i_19_n_15
    );
p_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_rep\,
      I1 => \^p_3\,
      O => \^p_0\(0)
    );
p_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg[9]\(2),
      I1 => \exitcond_flatten_reg_1002_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm_reg[8]_rep\,
      I4 => \indvar_flatten_reg_431_reg[9]\(2),
      O => \^p_4\
    );
p_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F335F5F5FFF"
    )
        port map (
      I0 => \indvar_flatten_reg_431_reg[9]\(9),
      I1 => \indvar_flatten_next_reg_1006_reg[9]\(9),
      I2 => \indvar_flatten_reg_431_reg[9]\(8),
      I3 => \ap_CS_fsm_reg[8]_rep_0\,
      I4 => \exitcond_flatten_reg_1002_reg[0]\,
      I5 => \indvar_flatten_next_reg_1006_reg[9]\(8),
      O => p_i_21_n_15
    );
p_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \^p_1\(0),
      I1 => \i_10_reg_1054_reg[6]\(6),
      I2 => \^p_2\,
      I3 => \i_4_reg_453_reg[6]\(6),
      I4 => \i_10_reg_1054_reg[6]\(5),
      I5 => \i_4_reg_453_reg[6]\(5),
      O => p_i_22_n_15
    );
p_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FFF5F5F533"
    )
        port map (
      I0 => \i_4_reg_453_reg[6]\(2),
      I1 => \i_10_reg_1054_reg[6]\(2),
      I2 => \i_4_reg_453_reg[6]\(1),
      I3 => \ap_CS_fsm_reg[8]_rep_0\,
      I4 => \exitcond_flatten_reg_1002_reg[0]\,
      I5 => \i_10_reg_1054_reg[6]\(1),
      O => p_i_23_n_15
    );
p_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_3\,
      I1 => \ap_CS_fsm_reg[8]_rep\,
      I2 => p_i_16_n_15,
      O => \^sr\(0)
    );
p_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF1000"
    )
        port map (
      I0 => p_i_17_n_15,
      I1 => p_i_16_n_15,
      I2 => \^j_reg_442_reg[3]\(0),
      I3 => \^j_reg_442_reg[3]\(1),
      I4 => \^j_reg_442_reg[3]\(2),
      O => \^d\(3)
    );
p_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA656AAAAAAAAA"
    )
        port map (
      I0 => \^j_reg_442_reg[3]\(1),
      I1 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(0),
      I2 => \^p_2\,
      I3 => Q(0),
      I4 => p_i_16_n_15,
      I5 => \^j_reg_442_reg[3]\(0),
      O => \^d\(2)
    );
p_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(0),
      I1 => Q(0),
      I2 => p_i_16_n_15,
      I3 => Q(1),
      I4 => \^p_2\,
      I5 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(1),
      O => \^d\(1)
    );
p_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A99999995999"
    )
        port map (
      I0 => p_i_16_n_15,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[8]_rep\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \exitcond_flatten_reg_1002_reg[0]\,
      I5 => \tmp_3_mid2_v_v_reg_1017_reg[3]\(0),
      O => \^d\(0)
    );
p_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i_4_reg_453_reg[6]\(6),
      I1 => \ap_CS_fsm_reg[8]_rep\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \exitcond_flatten_reg_1002_reg[0]\,
      I4 => \i_10_reg_1054_reg[6]\(6),
      O => \^p_1\(6)
    );
p_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i_4_reg_453_reg[6]\(5),
      I1 => \ap_CS_fsm_reg[8]_rep\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \exitcond_flatten_reg_1002_reg[0]\,
      I4 => \i_10_reg_1054_reg[6]\(5),
      O => \^p_1\(5)
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(1),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(1),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(1),
      O => ram_reg(1)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(1),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(1),
      O => ram_reg_0(1)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(0),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(0),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(0),
      O => ram_reg(0)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(0),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(0),
      O => ram_reg_0(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(9),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(9),
      O => ADDRARDADDR(9)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(9),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(9),
      O => ram_reg(9)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(9),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(9),
      O => ram_reg_0(9)
    );
ram_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(8),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(8),
      O => ADDRARDADDR(8)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(8),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(8),
      O => ram_reg(8)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(8),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(8),
      O => ram_reg_0(8)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(7),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(7),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(7),
      O => ram_reg(7)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(7),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(7),
      O => ram_reg_0(7)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(6),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(6),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(6),
      O => ram_reg(6)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(6),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(6),
      O => ram_reg_0(6)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(5),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(5),
      O => ADDRARDADDR(5)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(5),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(5),
      O => ram_reg(5)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(5),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(5),
      O => ram_reg_0(5)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(4),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(4),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(4),
      O => ram_reg(4)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(4),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(4),
      O => ram_reg_0(4)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(3),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(3),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(3),
      O => ram_reg(3)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(3),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(3),
      O => ram_reg_0(3)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(2),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_2_reg_408_reg[9]\(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(2),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_1_reg_396_reg[9]\(2),
      O => ram_reg(2)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_fu_945_p3(2),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_384_reg[9]\(2),
      O => ram_reg_0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    p_tmp_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0 : entity is "matrixAvg_mul_32seOg_MulnS_0";
end design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0 is
  signal a_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal b_i : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \mul_reg_1157[19]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[19]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[19]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[19]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[23]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[23]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[23]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[23]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[27]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[27]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[27]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[27]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[31]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[31]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[31]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[31]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[35]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[35]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[35]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[35]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[38]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[38]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[38]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[38]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[40]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[40]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[40]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[40]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[44]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[44]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[44]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[44]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[48]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[48]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[48]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[48]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[52]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[52]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[52]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[52]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[56]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[56]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[56]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[56]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[60]_i_2_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[60]_i_3_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[60]_i_4_n_15\ : STD_LOGIC;
  signal \mul_reg_1157[60]_i_5_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[27]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[27]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[27]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[35]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[35]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[35]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[35]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[38]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[38]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[38]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[38]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[52]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[52]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[52]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[52]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \mul_reg_1157_reg[60]_i_1_n_15\ : STD_LOGIC;
  signal \mul_reg_1157_reg[60]_i_1_n_16\ : STD_LOGIC;
  signal \mul_reg_1157_reg[60]_i_1_n_17\ : STD_LOGIC;
  signal \mul_reg_1157_reg[60]_i_1_n_18\ : STD_LOGIC;
  signal \p_tmp_reg[16]__0_n_15\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_100\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_101\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_102\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_103\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_104\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_105\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_106\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_107\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_108\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_109\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_110\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_111\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_112\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_113\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_114\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_115\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_116\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_117\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_118\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_119\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_120\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_73\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_74\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_75\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_76\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_77\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_78\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_79\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_80\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_81\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_82\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_83\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_84\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_85\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_86\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_87\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_88\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_89\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_90\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_91\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_92\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_93\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_94\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_95\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_96\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_97\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_98\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_99\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_100\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_101\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_102\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_103\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_104\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_105\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_106\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_107\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_108\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_109\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_110\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_111\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_112\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_113\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_114\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_115\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_116\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_117\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_118\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_119\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_120\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_73\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_74\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_75\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_76\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_77\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_78\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_79\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_80\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_81\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_82\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_83\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_84\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_85\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_86\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_87\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_88\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_89\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_90\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_91\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_92\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_93\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_94\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_95\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_96\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_97\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_98\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_99\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[0]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[10]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[11]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[12]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[13]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[14]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[15]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[16]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[1]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[2]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[3]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[4]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[5]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[6]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[7]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[8]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[9]\ : STD_LOGIC;
  signal \tmp_38_reg_1162[25]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product__0_n_39\ : STD_LOGIC;
  signal \tmp_product__0_n_40\ : STD_LOGIC;
  signal \tmp_product__0_n_41\ : STD_LOGIC;
  signal \tmp_product__0_n_42\ : STD_LOGIC;
  signal \tmp_product__0_n_43\ : STD_LOGIC;
  signal \tmp_product__0_n_44\ : STD_LOGIC;
  signal \tmp_product__0_n_45\ : STD_LOGIC;
  signal \tmp_product__0_n_46\ : STD_LOGIC;
  signal \tmp_product__0_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_48\ : STD_LOGIC;
  signal \tmp_product__0_n_49\ : STD_LOGIC;
  signal \tmp_product__0_n_50\ : STD_LOGIC;
  signal \tmp_product__0_n_51\ : STD_LOGIC;
  signal \tmp_product__0_n_52\ : STD_LOGIC;
  signal \tmp_product__0_n_53\ : STD_LOGIC;
  signal \tmp_product__0_n_54\ : STD_LOGIC;
  signal \tmp_product__0_n_55\ : STD_LOGIC;
  signal \tmp_product__0_n_56\ : STD_LOGIC;
  signal \tmp_product__0_n_57\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_tmp_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_tmp_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_tmp_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_tmp_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_tmp_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_tmp_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_38_reg_1162_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_38_reg_1162_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_tmp_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \p_tmp_reg__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  a_i(31 downto 0) <= in0(31 downto 0);
i_15_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(33)
    );
i_15_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(32)
    );
i_15_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(23)
    );
i_15_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(22)
    );
i_15_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(21)
    );
i_15_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(20)
    );
i_15_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(19)
    );
i_15_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(18)
    );
i_15_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(17)
    );
i_15_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(16)
    );
i_15_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(15)
    );
i_15_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(14)
    );
i_15_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(31)
    );
i_15_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(13)
    );
i_15_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(12)
    );
i_15_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(11)
    );
i_15_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(10)
    );
i_15_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(9)
    );
i_15_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(8)
    );
i_15_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(7)
    );
i_15_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(6)
    );
i_15_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(5)
    );
i_15_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(4)
    );
i_15_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(30)
    );
i_15_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(3)
    );
i_15_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(2)
    );
i_15_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(1)
    );
i_15_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(0)
    );
i_15_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(29)
    );
i_15_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(28)
    );
i_15_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(27)
    );
i_15_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(26)
    );
i_15_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(25)
    );
i_15_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(24)
    );
\mul_reg_1157[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_118\,
      I1 => \p_tmp_reg_n_15_[2]\,
      O => \mul_reg_1157[19]_i_2_n_15\
    );
\mul_reg_1157[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_119\,
      I1 => \p_tmp_reg_n_15_[1]\,
      O => \mul_reg_1157[19]_i_3_n_15\
    );
\mul_reg_1157[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_120\,
      I1 => \p_tmp_reg_n_15_[0]\,
      O => \mul_reg_1157[19]_i_4_n_15\
    );
\mul_reg_1157[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_tmp_reg[16]__0_n_15\,
      O => \mul_reg_1157[19]_i_5_n_15\
    );
\mul_reg_1157[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_114\,
      I1 => \p_tmp_reg_n_15_[6]\,
      O => \mul_reg_1157[23]_i_2_n_15\
    );
\mul_reg_1157[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_115\,
      I1 => \p_tmp_reg_n_15_[5]\,
      O => \mul_reg_1157[23]_i_3_n_15\
    );
\mul_reg_1157[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_116\,
      I1 => \p_tmp_reg_n_15_[4]\,
      O => \mul_reg_1157[23]_i_4_n_15\
    );
\mul_reg_1157[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_117\,
      I1 => \p_tmp_reg_n_15_[3]\,
      O => \mul_reg_1157[23]_i_5_n_15\
    );
\mul_reg_1157[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_110\,
      I1 => \p_tmp_reg_n_15_[10]\,
      O => \mul_reg_1157[27]_i_2_n_15\
    );
\mul_reg_1157[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_111\,
      I1 => \p_tmp_reg_n_15_[9]\,
      O => \mul_reg_1157[27]_i_3_n_15\
    );
\mul_reg_1157[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_112\,
      I1 => \p_tmp_reg_n_15_[8]\,
      O => \mul_reg_1157[27]_i_4_n_15\
    );
\mul_reg_1157[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_113\,
      I1 => \p_tmp_reg_n_15_[7]\,
      O => \mul_reg_1157[27]_i_5_n_15\
    );
\mul_reg_1157[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_106\,
      I1 => \p_tmp_reg_n_15_[14]\,
      O => \mul_reg_1157[31]_i_2_n_15\
    );
\mul_reg_1157[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_107\,
      I1 => \p_tmp_reg_n_15_[13]\,
      O => \mul_reg_1157[31]_i_3_n_15\
    );
\mul_reg_1157[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_108\,
      I1 => \p_tmp_reg_n_15_[12]\,
      O => \mul_reg_1157[31]_i_4_n_15\
    );
\mul_reg_1157[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_109\,
      I1 => \p_tmp_reg_n_15_[11]\,
      O => \mul_reg_1157[31]_i_5_n_15\
    );
\mul_reg_1157[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_102\,
      I1 => \p_tmp_reg__0_n_119\,
      O => \mul_reg_1157[35]_i_2_n_15\
    );
\mul_reg_1157[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_103\,
      I1 => \p_tmp_reg__0_n_120\,
      O => \mul_reg_1157[35]_i_3_n_15\
    );
\mul_reg_1157[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_104\,
      I1 => \p_tmp_reg_n_15_[16]\,
      O => \mul_reg_1157[35]_i_4_n_15\
    );
\mul_reg_1157[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_105\,
      I1 => \p_tmp_reg_n_15_[15]\,
      O => \mul_reg_1157[35]_i_5_n_15\
    );
\mul_reg_1157[38]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_98\,
      I1 => \p_tmp_reg__0_n_115\,
      O => \mul_reg_1157[38]_i_2_n_15\
    );
\mul_reg_1157[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_99\,
      I1 => \p_tmp_reg__0_n_116\,
      O => \mul_reg_1157[38]_i_3_n_15\
    );
\mul_reg_1157[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_100\,
      I1 => \p_tmp_reg__0_n_117\,
      O => \mul_reg_1157[38]_i_4_n_15\
    );
\mul_reg_1157[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_101\,
      I1 => \p_tmp_reg__0_n_118\,
      O => \mul_reg_1157[38]_i_5_n_15\
    );
\mul_reg_1157[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_94\,
      I1 => \p_tmp_reg__0_n_111\,
      O => \mul_reg_1157[40]_i_2_n_15\
    );
\mul_reg_1157[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_95\,
      I1 => \p_tmp_reg__0_n_112\,
      O => \mul_reg_1157[40]_i_3_n_15\
    );
\mul_reg_1157[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_96\,
      I1 => \p_tmp_reg__0_n_113\,
      O => \mul_reg_1157[40]_i_4_n_15\
    );
\mul_reg_1157[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_97\,
      I1 => \p_tmp_reg__0_n_114\,
      O => \mul_reg_1157[40]_i_5_n_15\
    );
\mul_reg_1157[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_90\,
      I1 => \p_tmp_reg__0_n_107\,
      O => \mul_reg_1157[44]_i_2_n_15\
    );
\mul_reg_1157[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_91\,
      I1 => \p_tmp_reg__0_n_108\,
      O => \mul_reg_1157[44]_i_3_n_15\
    );
\mul_reg_1157[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_92\,
      I1 => \p_tmp_reg__0_n_109\,
      O => \mul_reg_1157[44]_i_4_n_15\
    );
\mul_reg_1157[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_93\,
      I1 => \p_tmp_reg__0_n_110\,
      O => \mul_reg_1157[44]_i_5_n_15\
    );
\mul_reg_1157[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_86\,
      I1 => \p_tmp_reg__0_n_103\,
      O => \mul_reg_1157[48]_i_2_n_15\
    );
\mul_reg_1157[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_87\,
      I1 => \p_tmp_reg__0_n_104\,
      O => \mul_reg_1157[48]_i_3_n_15\
    );
\mul_reg_1157[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_88\,
      I1 => \p_tmp_reg__0_n_105\,
      O => \mul_reg_1157[48]_i_4_n_15\
    );
\mul_reg_1157[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_89\,
      I1 => \p_tmp_reg__0_n_106\,
      O => \mul_reg_1157[48]_i_5_n_15\
    );
\mul_reg_1157[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_82\,
      I1 => \p_tmp_reg__0_n_99\,
      O => \mul_reg_1157[52]_i_2_n_15\
    );
\mul_reg_1157[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_83\,
      I1 => \p_tmp_reg__0_n_100\,
      O => \mul_reg_1157[52]_i_3_n_15\
    );
\mul_reg_1157[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_84\,
      I1 => \p_tmp_reg__0_n_101\,
      O => \mul_reg_1157[52]_i_4_n_15\
    );
\mul_reg_1157[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_85\,
      I1 => \p_tmp_reg__0_n_102\,
      O => \mul_reg_1157[52]_i_5_n_15\
    );
\mul_reg_1157[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_78\,
      I1 => \p_tmp_reg__0_n_95\,
      O => \mul_reg_1157[56]_i_2_n_15\
    );
\mul_reg_1157[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_79\,
      I1 => \p_tmp_reg__0_n_96\,
      O => \mul_reg_1157[56]_i_3_n_15\
    );
\mul_reg_1157[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_80\,
      I1 => \p_tmp_reg__0_n_97\,
      O => \mul_reg_1157[56]_i_4_n_15\
    );
\mul_reg_1157[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_81\,
      I1 => \p_tmp_reg__0_n_98\,
      O => \mul_reg_1157[56]_i_5_n_15\
    );
\mul_reg_1157[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_74\,
      I1 => \p_tmp_reg__0_n_91\,
      O => \mul_reg_1157[60]_i_2_n_15\
    );
\mul_reg_1157[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_75\,
      I1 => \p_tmp_reg__0_n_92\,
      O => \mul_reg_1157[60]_i_3_n_15\
    );
\mul_reg_1157[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_76\,
      I1 => \p_tmp_reg__0_n_93\,
      O => \mul_reg_1157[60]_i_4_n_15\
    );
\mul_reg_1157[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_77\,
      I1 => \p_tmp_reg__0_n_94\,
      O => \mul_reg_1157[60]_i_5_n_15\
    );
\mul_reg_1157_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_reg_1157_reg[19]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[19]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[19]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_118\,
      DI(2) => \p_tmp_reg__2_n_119\,
      DI(1) => \p_tmp_reg__2_n_120\,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_reg_1157[19]_i_2_n_15\,
      S(2) => \mul_reg_1157[19]_i_3_n_15\,
      S(1) => \mul_reg_1157[19]_i_4_n_15\,
      S(0) => \mul_reg_1157[19]_i_5_n_15\
    );
\mul_reg_1157_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[19]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[23]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[23]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[23]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_114\,
      DI(2) => \p_tmp_reg__2_n_115\,
      DI(1) => \p_tmp_reg__2_n_116\,
      DI(0) => \p_tmp_reg__2_n_117\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_reg_1157[23]_i_2_n_15\,
      S(2) => \mul_reg_1157[23]_i_3_n_15\,
      S(1) => \mul_reg_1157[23]_i_4_n_15\,
      S(0) => \mul_reg_1157[23]_i_5_n_15\
    );
\mul_reg_1157_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[23]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[27]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[27]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[27]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[27]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_110\,
      DI(2) => \p_tmp_reg__2_n_111\,
      DI(1) => \p_tmp_reg__2_n_112\,
      DI(0) => \p_tmp_reg__2_n_113\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_reg_1157[27]_i_2_n_15\,
      S(2) => \mul_reg_1157[27]_i_3_n_15\,
      S(1) => \mul_reg_1157[27]_i_4_n_15\,
      S(0) => \mul_reg_1157[27]_i_5_n_15\
    );
\mul_reg_1157_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[27]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[31]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[31]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[31]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[31]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_106\,
      DI(2) => \p_tmp_reg__2_n_107\,
      DI(1) => \p_tmp_reg__2_n_108\,
      DI(0) => \p_tmp_reg__2_n_109\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_reg_1157[31]_i_2_n_15\,
      S(2) => \mul_reg_1157[31]_i_3_n_15\,
      S(1) => \mul_reg_1157[31]_i_4_n_15\,
      S(0) => \mul_reg_1157[31]_i_5_n_15\
    );
\mul_reg_1157_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[31]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[35]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[35]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[35]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[35]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_102\,
      DI(2) => \p_tmp_reg__2_n_103\,
      DI(1) => \p_tmp_reg__2_n_104\,
      DI(0) => \p_tmp_reg__2_n_105\,
      O(3 downto 0) => D(35 downto 32),
      S(3) => \mul_reg_1157[35]_i_2_n_15\,
      S(2) => \mul_reg_1157[35]_i_3_n_15\,
      S(1) => \mul_reg_1157[35]_i_4_n_15\,
      S(0) => \mul_reg_1157[35]_i_5_n_15\
    );
\mul_reg_1157_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[35]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[38]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[38]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[38]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[38]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_98\,
      DI(2) => \p_tmp_reg__2_n_99\,
      DI(1) => \p_tmp_reg__2_n_100\,
      DI(0) => \p_tmp_reg__2_n_101\,
      O(3) => p_tmp_reg(0),
      O(2 downto 0) => D(38 downto 36),
      S(3) => \mul_reg_1157[38]_i_2_n_15\,
      S(2) => \mul_reg_1157[38]_i_3_n_15\,
      S(1) => \mul_reg_1157[38]_i_4_n_15\,
      S(0) => \mul_reg_1157[38]_i_5_n_15\
    );
\mul_reg_1157_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[38]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[40]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[40]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[40]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_94\,
      DI(2) => \p_tmp_reg__2_n_95\,
      DI(1) => \p_tmp_reg__2_n_96\,
      DI(0) => \p_tmp_reg__2_n_97\,
      O(3 downto 0) => p_tmp_reg(4 downto 1),
      S(3) => \mul_reg_1157[40]_i_2_n_15\,
      S(2) => \mul_reg_1157[40]_i_3_n_15\,
      S(1) => \mul_reg_1157[40]_i_4_n_15\,
      S(0) => \mul_reg_1157[40]_i_5_n_15\
    );
\mul_reg_1157_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[40]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[44]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[44]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[44]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_90\,
      DI(2) => \p_tmp_reg__2_n_91\,
      DI(1) => \p_tmp_reg__2_n_92\,
      DI(0) => \p_tmp_reg__2_n_93\,
      O(3 downto 0) => p_tmp_reg(8 downto 5),
      S(3) => \mul_reg_1157[44]_i_2_n_15\,
      S(2) => \mul_reg_1157[44]_i_3_n_15\,
      S(1) => \mul_reg_1157[44]_i_4_n_15\,
      S(0) => \mul_reg_1157[44]_i_5_n_15\
    );
\mul_reg_1157_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[44]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[48]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[48]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[48]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_86\,
      DI(2) => \p_tmp_reg__2_n_87\,
      DI(1) => \p_tmp_reg__2_n_88\,
      DI(0) => \p_tmp_reg__2_n_89\,
      O(3 downto 0) => p_tmp_reg(12 downto 9),
      S(3) => \mul_reg_1157[48]_i_2_n_15\,
      S(2) => \mul_reg_1157[48]_i_3_n_15\,
      S(1) => \mul_reg_1157[48]_i_4_n_15\,
      S(0) => \mul_reg_1157[48]_i_5_n_15\
    );
\mul_reg_1157_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[48]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[52]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[52]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[52]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[52]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_82\,
      DI(2) => \p_tmp_reg__2_n_83\,
      DI(1) => \p_tmp_reg__2_n_84\,
      DI(0) => \p_tmp_reg__2_n_85\,
      O(3 downto 0) => p_tmp_reg(16 downto 13),
      S(3) => \mul_reg_1157[52]_i_2_n_15\,
      S(2) => \mul_reg_1157[52]_i_3_n_15\,
      S(1) => \mul_reg_1157[52]_i_4_n_15\,
      S(0) => \mul_reg_1157[52]_i_5_n_15\
    );
\mul_reg_1157_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[52]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[56]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[56]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[56]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[56]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_78\,
      DI(2) => \p_tmp_reg__2_n_79\,
      DI(1) => \p_tmp_reg__2_n_80\,
      DI(0) => \p_tmp_reg__2_n_81\,
      O(3 downto 0) => p_tmp_reg(20 downto 17),
      S(3) => \mul_reg_1157[56]_i_2_n_15\,
      S(2) => \mul_reg_1157[56]_i_3_n_15\,
      S(1) => \mul_reg_1157[56]_i_4_n_15\,
      S(0) => \mul_reg_1157[56]_i_5_n_15\
    );
\mul_reg_1157_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[56]_i_1_n_15\,
      CO(3) => \mul_reg_1157_reg[60]_i_1_n_15\,
      CO(2) => \mul_reg_1157_reg[60]_i_1_n_16\,
      CO(1) => \mul_reg_1157_reg[60]_i_1_n_17\,
      CO(0) => \mul_reg_1157_reg[60]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_74\,
      DI(2) => \p_tmp_reg__2_n_75\,
      DI(1) => \p_tmp_reg__2_n_76\,
      DI(0) => \p_tmp_reg__2_n_77\,
      O(3 downto 0) => p_tmp_reg(24 downto 21),
      S(3) => \mul_reg_1157[60]_i_2_n_15\,
      S(2) => \mul_reg_1157[60]_i_3_n_15\,
      S(1) => \mul_reg_1157[60]_i_4_n_15\,
      S(0) => \mul_reg_1157[60]_i_5_n_15\
    );
\p_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => \p_tmp_reg_n_15_[0]\,
      R => '0'
    );
\p_tmp_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_120\,
      Q => D(0),
      R => '0'
    );
\p_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => \p_tmp_reg_n_15_[10]\,
      R => '0'
    );
\p_tmp_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_110\,
      Q => D(10),
      R => '0'
    );
\p_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => \p_tmp_reg_n_15_[11]\,
      R => '0'
    );
\p_tmp_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_109\,
      Q => D(11),
      R => '0'
    );
\p_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => \p_tmp_reg_n_15_[12]\,
      R => '0'
    );
\p_tmp_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_108\,
      Q => D(12),
      R => '0'
    );
\p_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \p_tmp_reg_n_15_[13]\,
      R => '0'
    );
\p_tmp_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_107\,
      Q => D(13),
      R => '0'
    );
\p_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \p_tmp_reg_n_15_[14]\,
      R => '0'
    );
\p_tmp_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_106\,
      Q => D(14),
      R => '0'
    );
\p_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \p_tmp_reg_n_15_[15]\,
      R => '0'
    );
\p_tmp_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(15),
      R => '0'
    );
\p_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \p_tmp_reg_n_15_[16]\,
      R => '0'
    );
\p_tmp_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \p_tmp_reg[16]__0_n_15\,
      R => '0'
    );
\p_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => \p_tmp_reg_n_15_[1]\,
      R => '0'
    );
\p_tmp_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_119\,
      Q => D(1),
      R => '0'
    );
\p_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => \p_tmp_reg_n_15_[2]\,
      R => '0'
    );
\p_tmp_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_118\,
      Q => D(2),
      R => '0'
    );
\p_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => \p_tmp_reg_n_15_[3]\,
      R => '0'
    );
\p_tmp_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_117\,
      Q => D(3),
      R => '0'
    );
\p_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => \p_tmp_reg_n_15_[4]\,
      R => '0'
    );
\p_tmp_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_116\,
      Q => D(4),
      R => '0'
    );
\p_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => \p_tmp_reg_n_15_[5]\,
      R => '0'
    );
\p_tmp_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_115\,
      Q => D(5),
      R => '0'
    );
\p_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => \p_tmp_reg_n_15_[6]\,
      R => '0'
    );
\p_tmp_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_114\,
      Q => D(6),
      R => '0'
    );
\p_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => \p_tmp_reg_n_15_[7]\,
      R => '0'
    );
\p_tmp_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_113\,
      Q => D(7),
      R => '0'
    );
\p_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => \p_tmp_reg_n_15_[8]\,
      R => '0'
    );
\p_tmp_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_112\,
      Q => D(8),
      R => '0'
    );
\p_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => \p_tmp_reg_n_15_[9]\,
      R => '0'
    );
\p_tmp_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_111\,
      Q => D(9),
      R => '0'
    );
\p_tmp_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_i(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_tmp_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_i(31),
      B(16) => a_i(31),
      B(15) => a_i(31),
      B(14 downto 0) => a_i(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_tmp_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \p_tmp_reg__0_n_73\,
      P(46) => \p_tmp_reg__0_n_74\,
      P(45) => \p_tmp_reg__0_n_75\,
      P(44) => \p_tmp_reg__0_n_76\,
      P(43) => \p_tmp_reg__0_n_77\,
      P(42) => \p_tmp_reg__0_n_78\,
      P(41) => \p_tmp_reg__0_n_79\,
      P(40) => \p_tmp_reg__0_n_80\,
      P(39) => \p_tmp_reg__0_n_81\,
      P(38) => \p_tmp_reg__0_n_82\,
      P(37) => \p_tmp_reg__0_n_83\,
      P(36) => \p_tmp_reg__0_n_84\,
      P(35) => \p_tmp_reg__0_n_85\,
      P(34) => \p_tmp_reg__0_n_86\,
      P(33) => \p_tmp_reg__0_n_87\,
      P(32) => \p_tmp_reg__0_n_88\,
      P(31) => \p_tmp_reg__0_n_89\,
      P(30) => \p_tmp_reg__0_n_90\,
      P(29) => \p_tmp_reg__0_n_91\,
      P(28) => \p_tmp_reg__0_n_92\,
      P(27) => \p_tmp_reg__0_n_93\,
      P(26) => \p_tmp_reg__0_n_94\,
      P(25) => \p_tmp_reg__0_n_95\,
      P(24) => \p_tmp_reg__0_n_96\,
      P(23) => \p_tmp_reg__0_n_97\,
      P(22) => \p_tmp_reg__0_n_98\,
      P(21) => \p_tmp_reg__0_n_99\,
      P(20) => \p_tmp_reg__0_n_100\,
      P(19) => \p_tmp_reg__0_n_101\,
      P(18) => \p_tmp_reg__0_n_102\,
      P(17) => \p_tmp_reg__0_n_103\,
      P(16) => \p_tmp_reg__0_n_104\,
      P(15) => \p_tmp_reg__0_n_105\,
      P(14) => \p_tmp_reg__0_n_106\,
      P(13) => \p_tmp_reg__0_n_107\,
      P(12) => \p_tmp_reg__0_n_108\,
      P(11) => \p_tmp_reg__0_n_109\,
      P(10) => \p_tmp_reg__0_n_110\,
      P(9) => \p_tmp_reg__0_n_111\,
      P(8) => \p_tmp_reg__0_n_112\,
      P(7) => \p_tmp_reg__0_n_113\,
      P(6) => \p_tmp_reg__0_n_114\,
      P(5) => \p_tmp_reg__0_n_115\,
      P(4) => \p_tmp_reg__0_n_116\,
      P(3) => \p_tmp_reg__0_n_117\,
      P(2) => \p_tmp_reg__0_n_118\,
      P(1) => \p_tmp_reg__0_n_119\,
      P(0) => \p_tmp_reg__0_n_120\,
      PATTERNBDETECT => \NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => \NLW_p_tmp_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED\
    );
\p_tmp_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__0_n_39\,
      ACIN(28) => \tmp_product__0_n_40\,
      ACIN(27) => \tmp_product__0_n_41\,
      ACIN(26) => \tmp_product__0_n_42\,
      ACIN(25) => \tmp_product__0_n_43\,
      ACIN(24) => \tmp_product__0_n_44\,
      ACIN(23) => \tmp_product__0_n_45\,
      ACIN(22) => \tmp_product__0_n_46\,
      ACIN(21) => \tmp_product__0_n_47\,
      ACIN(20) => \tmp_product__0_n_48\,
      ACIN(19) => \tmp_product__0_n_49\,
      ACIN(18) => \tmp_product__0_n_50\,
      ACIN(17) => \tmp_product__0_n_51\,
      ACIN(16) => \tmp_product__0_n_52\,
      ACIN(15) => \tmp_product__0_n_53\,
      ACIN(14) => \tmp_product__0_n_54\,
      ACIN(13) => \tmp_product__0_n_55\,
      ACIN(12) => \tmp_product__0_n_56\,
      ACIN(11) => \tmp_product__0_n_57\,
      ACIN(10) => \tmp_product__0_n_58\,
      ACIN(9) => \tmp_product__0_n_59\,
      ACIN(8) => \tmp_product__0_n_60\,
      ACIN(7) => \tmp_product__0_n_61\,
      ACIN(6) => \tmp_product__0_n_62\,
      ACIN(5) => \tmp_product__0_n_63\,
      ACIN(4) => \tmp_product__0_n_64\,
      ACIN(3) => \tmp_product__0_n_65\,
      ACIN(2) => \tmp_product__0_n_66\,
      ACIN(1) => \tmp_product__0_n_67\,
      ACIN(0) => \tmp_product__0_n_68\,
      ACOUT(29 downto 0) => \NLW_p_tmp_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_i(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_tmp_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_tmp_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_tmp_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_tmp_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_p_tmp_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \p_tmp_reg__2_n_73\,
      P(46) => \p_tmp_reg__2_n_74\,
      P(45) => \p_tmp_reg__2_n_75\,
      P(44) => \p_tmp_reg__2_n_76\,
      P(43) => \p_tmp_reg__2_n_77\,
      P(42) => \p_tmp_reg__2_n_78\,
      P(41) => \p_tmp_reg__2_n_79\,
      P(40) => \p_tmp_reg__2_n_80\,
      P(39) => \p_tmp_reg__2_n_81\,
      P(38) => \p_tmp_reg__2_n_82\,
      P(37) => \p_tmp_reg__2_n_83\,
      P(36) => \p_tmp_reg__2_n_84\,
      P(35) => \p_tmp_reg__2_n_85\,
      P(34) => \p_tmp_reg__2_n_86\,
      P(33) => \p_tmp_reg__2_n_87\,
      P(32) => \p_tmp_reg__2_n_88\,
      P(31) => \p_tmp_reg__2_n_89\,
      P(30) => \p_tmp_reg__2_n_90\,
      P(29) => \p_tmp_reg__2_n_91\,
      P(28) => \p_tmp_reg__2_n_92\,
      P(27) => \p_tmp_reg__2_n_93\,
      P(26) => \p_tmp_reg__2_n_94\,
      P(25) => \p_tmp_reg__2_n_95\,
      P(24) => \p_tmp_reg__2_n_96\,
      P(23) => \p_tmp_reg__2_n_97\,
      P(22) => \p_tmp_reg__2_n_98\,
      P(21) => \p_tmp_reg__2_n_99\,
      P(20) => \p_tmp_reg__2_n_100\,
      P(19) => \p_tmp_reg__2_n_101\,
      P(18) => \p_tmp_reg__2_n_102\,
      P(17) => \p_tmp_reg__2_n_103\,
      P(16) => \p_tmp_reg__2_n_104\,
      P(15) => \p_tmp_reg__2_n_105\,
      P(14) => \p_tmp_reg__2_n_106\,
      P(13) => \p_tmp_reg__2_n_107\,
      P(12) => \p_tmp_reg__2_n_108\,
      P(11) => \p_tmp_reg__2_n_109\,
      P(10) => \p_tmp_reg__2_n_110\,
      P(9) => \p_tmp_reg__2_n_111\,
      P(8) => \p_tmp_reg__2_n_112\,
      P(7) => \p_tmp_reg__2_n_113\,
      P(6) => \p_tmp_reg__2_n_114\,
      P(5) => \p_tmp_reg__2_n_115\,
      P(4) => \p_tmp_reg__2_n_116\,
      P(3) => \p_tmp_reg__2_n_117\,
      P(2) => \p_tmp_reg__2_n_118\,
      P(1) => \p_tmp_reg__2_n_119\,
      P(0) => \p_tmp_reg__2_n_120\,
      PATTERNBDETECT => \NLW_p_tmp_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_tmp_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_p_tmp_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_tmp_reg__2_UNDERFLOW_UNCONNECTED\
    );
\tmp_38_reg_1162[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_73\,
      I1 => \p_tmp_reg__0_n_90\,
      O => \tmp_38_reg_1162[25]_i_2_n_15\
    );
\tmp_38_reg_1162_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_reg_1157_reg[60]_i_1_n_15\,
      CO(3 downto 0) => \NLW_tmp_38_reg_1162_reg[25]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_38_reg_1162_reg[25]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_tmp_reg(25),
      S(3 downto 1) => B"000",
      S(0) => \tmp_38_reg_1162[25]_i_2_n_15\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_i(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_i(31),
      B(16) => a_i(31),
      B(15) => a_i(31),
      B(14 downto 0) => a_i(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_i(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__0_n_39\,
      ACOUT(28) => \tmp_product__0_n_40\,
      ACOUT(27) => \tmp_product__0_n_41\,
      ACOUT(26) => \tmp_product__0_n_42\,
      ACOUT(25) => \tmp_product__0_n_43\,
      ACOUT(24) => \tmp_product__0_n_44\,
      ACOUT(23) => \tmp_product__0_n_45\,
      ACOUT(22) => \tmp_product__0_n_46\,
      ACOUT(21) => \tmp_product__0_n_47\,
      ACOUT(20) => \tmp_product__0_n_48\,
      ACOUT(19) => \tmp_product__0_n_49\,
      ACOUT(18) => \tmp_product__0_n_50\,
      ACOUT(17) => \tmp_product__0_n_51\,
      ACOUT(16) => \tmp_product__0_n_52\,
      ACOUT(15) => \tmp_product__0_n_53\,
      ACOUT(14) => \tmp_product__0_n_54\,
      ACOUT(13) => \tmp_product__0_n_55\,
      ACOUT(12) => \tmp_product__0_n_56\,
      ACOUT(11) => \tmp_product__0_n_57\,
      ACOUT(10) => \tmp_product__0_n_58\,
      ACOUT(9) => \tmp_product__0_n_59\,
      ACOUT(8) => \tmp_product__0_n_60\,
      ACOUT(7) => \tmp_product__0_n_61\,
      ACOUT(6) => \tmp_product__0_n_62\,
      ACOUT(5) => \tmp_product__0_n_63\,
      ACOUT(4) => \tmp_product__0_n_64\,
      ACOUT(3) => \tmp_product__0_n_65\,
      ACOUT(2) => \tmp_product__0_n_66\,
      ACOUT(1) => \tmp_product__0_n_67\,
      ACOUT(0) => \tmp_product__0_n_68\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_i(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_73\,
      P(46) => \tmp_product__0_n_74\,
      P(45) => \tmp_product__0_n_75\,
      P(44) => \tmp_product__0_n_76\,
      P(43) => \tmp_product__0_n_77\,
      P(42) => \tmp_product__0_n_78\,
      P(41) => \tmp_product__0_n_79\,
      P(40) => \tmp_product__0_n_80\,
      P(39) => \tmp_product__0_n_81\,
      P(38) => \tmp_product__0_n_82\,
      P(37) => \tmp_product__0_n_83\,
      P(36) => \tmp_product__0_n_84\,
      P(35) => \tmp_product__0_n_85\,
      P(34) => \tmp_product__0_n_86\,
      P(33) => \tmp_product__0_n_87\,
      P(32) => \tmp_product__0_n_88\,
      P(31) => \tmp_product__0_n_89\,
      P(30) => \tmp_product__0_n_90\,
      P(29) => \tmp_product__0_n_91\,
      P(28) => \tmp_product__0_n_92\,
      P(27) => \tmp_product__0_n_93\,
      P(26) => \tmp_product__0_n_94\,
      P(25) => \tmp_product__0_n_95\,
      P(24) => \tmp_product__0_n_96\,
      P(23) => \tmp_product__0_n_97\,
      P(22) => \tmp_product__0_n_98\,
      P(21) => \tmp_product__0_n_99\,
      P(20) => \tmp_product__0_n_100\,
      P(19) => \tmp_product__0_n_101\,
      P(18) => \tmp_product__0_n_102\,
      P(17) => \tmp_product__0_n_103\,
      P(16) => \tmp_product__0_n_104\,
      P(15) => \tmp_product__0_n_105\,
      P(14) => \tmp_product__0_n_106\,
      P(13) => \tmp_product__0_n_107\,
      P(12) => \tmp_product__0_n_108\,
      P(11) => \tmp_product__0_n_109\,
      P(10) => \tmp_product__0_n_110\,
      P(9) => \tmp_product__0_n_111\,
      P(8) => \tmp_product__0_n_112\,
      P(7) => \tmp_product__0_n_113\,
      P(6) => \tmp_product__0_n_114\,
      P(5) => \tmp_product__0_n_115\,
      P(4) => \tmp_product__0_n_116\,
      P(3) => \tmp_product__0_n_117\,
      P(2) => \tmp_product__0_n_118\,
      P(1) => \tmp_product__0_n_119\,
      P(0) => \tmp_product__0_n_120\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    p_tmp_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_11 : entity is "matrixAvg_mul_32seOg_MulnS_0";
end design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_11;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_11 is
  signal a_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal b_i : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \mul9_reg_1147[19]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[19]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[19]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[19]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[23]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[23]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[23]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[23]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[27]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[27]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[27]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[27]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[31]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[31]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[31]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[31]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[35]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[35]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[35]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[35]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[38]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[38]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[38]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[38]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[40]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[40]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[40]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[40]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[44]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[44]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[44]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[44]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[48]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[48]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[48]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[48]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[52]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[52]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[52]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[52]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[56]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[56]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[56]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[56]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[60]_i_2_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[60]_i_3_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[60]_i_4_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147[60]_i_5_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[27]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[27]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[27]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[35]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[35]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[35]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[35]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[38]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[38]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[38]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[38]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[52]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[52]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[52]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[52]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[60]_i_1_n_15\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[60]_i_1_n_16\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[60]_i_1_n_17\ : STD_LOGIC;
  signal \mul9_reg_1147_reg[60]_i_1_n_18\ : STD_LOGIC;
  signal \p_tmp_reg[16]__0_n_15\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_100\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_101\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_102\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_103\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_104\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_105\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_106\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_107\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_108\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_109\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_110\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_111\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_112\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_113\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_114\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_115\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_116\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_117\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_118\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_119\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_120\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_73\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_74\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_75\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_76\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_77\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_78\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_79\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_80\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_81\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_82\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_83\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_84\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_85\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_86\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_87\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_88\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_89\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_90\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_91\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_92\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_93\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_94\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_95\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_96\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_97\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_98\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_99\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_100\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_101\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_102\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_103\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_104\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_105\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_106\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_107\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_108\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_109\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_110\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_111\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_112\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_113\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_114\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_115\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_116\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_117\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_118\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_119\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_120\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_73\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_74\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_75\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_76\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_77\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_78\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_79\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_80\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_81\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_82\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_83\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_84\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_85\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_86\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_87\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_88\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_89\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_90\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_91\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_92\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_93\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_94\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_95\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_96\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_97\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_98\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_99\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[0]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[10]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[11]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[12]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[13]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[14]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[15]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[16]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[1]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[2]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[3]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[4]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[5]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[6]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[7]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[8]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[9]\ : STD_LOGIC;
  signal \tmp_35_reg_1152[25]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product__0_n_39\ : STD_LOGIC;
  signal \tmp_product__0_n_40\ : STD_LOGIC;
  signal \tmp_product__0_n_41\ : STD_LOGIC;
  signal \tmp_product__0_n_42\ : STD_LOGIC;
  signal \tmp_product__0_n_43\ : STD_LOGIC;
  signal \tmp_product__0_n_44\ : STD_LOGIC;
  signal \tmp_product__0_n_45\ : STD_LOGIC;
  signal \tmp_product__0_n_46\ : STD_LOGIC;
  signal \tmp_product__0_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_48\ : STD_LOGIC;
  signal \tmp_product__0_n_49\ : STD_LOGIC;
  signal \tmp_product__0_n_50\ : STD_LOGIC;
  signal \tmp_product__0_n_51\ : STD_LOGIC;
  signal \tmp_product__0_n_52\ : STD_LOGIC;
  signal \tmp_product__0_n_53\ : STD_LOGIC;
  signal \tmp_product__0_n_54\ : STD_LOGIC;
  signal \tmp_product__0_n_55\ : STD_LOGIC;
  signal \tmp_product__0_n_56\ : STD_LOGIC;
  signal \tmp_product__0_n_57\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_tmp_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_tmp_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_tmp_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_tmp_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_tmp_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_tmp_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_35_reg_1152_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_35_reg_1152_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_tmp_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \p_tmp_reg__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  a_i(31 downto 0) <= in0(31 downto 0);
i_15_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(33)
    );
i_15_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(32)
    );
i_15_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(23)
    );
i_15_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(22)
    );
i_15_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(21)
    );
i_15_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(20)
    );
i_15_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(19)
    );
i_15_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(18)
    );
i_15_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(17)
    );
i_15_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(16)
    );
i_15_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(15)
    );
i_15_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(14)
    );
i_15_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(31)
    );
i_15_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(13)
    );
i_15_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(12)
    );
i_15_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(11)
    );
i_15_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(10)
    );
i_15_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(9)
    );
i_15_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(8)
    );
i_15_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(7)
    );
i_15_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(6)
    );
i_15_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(5)
    );
i_15_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(4)
    );
i_15_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(30)
    );
i_15_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(3)
    );
i_15_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(2)
    );
i_15_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(1)
    );
i_15_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(0)
    );
i_15_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(29)
    );
i_15_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(28)
    );
i_15_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(27)
    );
i_15_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(26)
    );
i_15_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(25)
    );
i_15_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(24)
    );
\mul9_reg_1147[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_118\,
      I1 => \p_tmp_reg_n_15_[2]\,
      O => \mul9_reg_1147[19]_i_2_n_15\
    );
\mul9_reg_1147[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_119\,
      I1 => \p_tmp_reg_n_15_[1]\,
      O => \mul9_reg_1147[19]_i_3_n_15\
    );
\mul9_reg_1147[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_120\,
      I1 => \p_tmp_reg_n_15_[0]\,
      O => \mul9_reg_1147[19]_i_4_n_15\
    );
\mul9_reg_1147[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_tmp_reg[16]__0_n_15\,
      O => \mul9_reg_1147[19]_i_5_n_15\
    );
\mul9_reg_1147[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_114\,
      I1 => \p_tmp_reg_n_15_[6]\,
      O => \mul9_reg_1147[23]_i_2_n_15\
    );
\mul9_reg_1147[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_115\,
      I1 => \p_tmp_reg_n_15_[5]\,
      O => \mul9_reg_1147[23]_i_3_n_15\
    );
\mul9_reg_1147[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_116\,
      I1 => \p_tmp_reg_n_15_[4]\,
      O => \mul9_reg_1147[23]_i_4_n_15\
    );
\mul9_reg_1147[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_117\,
      I1 => \p_tmp_reg_n_15_[3]\,
      O => \mul9_reg_1147[23]_i_5_n_15\
    );
\mul9_reg_1147[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_110\,
      I1 => \p_tmp_reg_n_15_[10]\,
      O => \mul9_reg_1147[27]_i_2_n_15\
    );
\mul9_reg_1147[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_111\,
      I1 => \p_tmp_reg_n_15_[9]\,
      O => \mul9_reg_1147[27]_i_3_n_15\
    );
\mul9_reg_1147[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_112\,
      I1 => \p_tmp_reg_n_15_[8]\,
      O => \mul9_reg_1147[27]_i_4_n_15\
    );
\mul9_reg_1147[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_113\,
      I1 => \p_tmp_reg_n_15_[7]\,
      O => \mul9_reg_1147[27]_i_5_n_15\
    );
\mul9_reg_1147[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_106\,
      I1 => \p_tmp_reg_n_15_[14]\,
      O => \mul9_reg_1147[31]_i_2_n_15\
    );
\mul9_reg_1147[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_107\,
      I1 => \p_tmp_reg_n_15_[13]\,
      O => \mul9_reg_1147[31]_i_3_n_15\
    );
\mul9_reg_1147[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_108\,
      I1 => \p_tmp_reg_n_15_[12]\,
      O => \mul9_reg_1147[31]_i_4_n_15\
    );
\mul9_reg_1147[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_109\,
      I1 => \p_tmp_reg_n_15_[11]\,
      O => \mul9_reg_1147[31]_i_5_n_15\
    );
\mul9_reg_1147[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_102\,
      I1 => \p_tmp_reg__0_n_119\,
      O => \mul9_reg_1147[35]_i_2_n_15\
    );
\mul9_reg_1147[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_103\,
      I1 => \p_tmp_reg__0_n_120\,
      O => \mul9_reg_1147[35]_i_3_n_15\
    );
\mul9_reg_1147[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_104\,
      I1 => \p_tmp_reg_n_15_[16]\,
      O => \mul9_reg_1147[35]_i_4_n_15\
    );
\mul9_reg_1147[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_105\,
      I1 => \p_tmp_reg_n_15_[15]\,
      O => \mul9_reg_1147[35]_i_5_n_15\
    );
\mul9_reg_1147[38]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_98\,
      I1 => \p_tmp_reg__0_n_115\,
      O => \mul9_reg_1147[38]_i_2_n_15\
    );
\mul9_reg_1147[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_99\,
      I1 => \p_tmp_reg__0_n_116\,
      O => \mul9_reg_1147[38]_i_3_n_15\
    );
\mul9_reg_1147[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_100\,
      I1 => \p_tmp_reg__0_n_117\,
      O => \mul9_reg_1147[38]_i_4_n_15\
    );
\mul9_reg_1147[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_101\,
      I1 => \p_tmp_reg__0_n_118\,
      O => \mul9_reg_1147[38]_i_5_n_15\
    );
\mul9_reg_1147[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_94\,
      I1 => \p_tmp_reg__0_n_111\,
      O => \mul9_reg_1147[40]_i_2_n_15\
    );
\mul9_reg_1147[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_95\,
      I1 => \p_tmp_reg__0_n_112\,
      O => \mul9_reg_1147[40]_i_3_n_15\
    );
\mul9_reg_1147[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_96\,
      I1 => \p_tmp_reg__0_n_113\,
      O => \mul9_reg_1147[40]_i_4_n_15\
    );
\mul9_reg_1147[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_97\,
      I1 => \p_tmp_reg__0_n_114\,
      O => \mul9_reg_1147[40]_i_5_n_15\
    );
\mul9_reg_1147[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_90\,
      I1 => \p_tmp_reg__0_n_107\,
      O => \mul9_reg_1147[44]_i_2_n_15\
    );
\mul9_reg_1147[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_91\,
      I1 => \p_tmp_reg__0_n_108\,
      O => \mul9_reg_1147[44]_i_3_n_15\
    );
\mul9_reg_1147[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_92\,
      I1 => \p_tmp_reg__0_n_109\,
      O => \mul9_reg_1147[44]_i_4_n_15\
    );
\mul9_reg_1147[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_93\,
      I1 => \p_tmp_reg__0_n_110\,
      O => \mul9_reg_1147[44]_i_5_n_15\
    );
\mul9_reg_1147[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_86\,
      I1 => \p_tmp_reg__0_n_103\,
      O => \mul9_reg_1147[48]_i_2_n_15\
    );
\mul9_reg_1147[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_87\,
      I1 => \p_tmp_reg__0_n_104\,
      O => \mul9_reg_1147[48]_i_3_n_15\
    );
\mul9_reg_1147[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_88\,
      I1 => \p_tmp_reg__0_n_105\,
      O => \mul9_reg_1147[48]_i_4_n_15\
    );
\mul9_reg_1147[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_89\,
      I1 => \p_tmp_reg__0_n_106\,
      O => \mul9_reg_1147[48]_i_5_n_15\
    );
\mul9_reg_1147[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_82\,
      I1 => \p_tmp_reg__0_n_99\,
      O => \mul9_reg_1147[52]_i_2_n_15\
    );
\mul9_reg_1147[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_83\,
      I1 => \p_tmp_reg__0_n_100\,
      O => \mul9_reg_1147[52]_i_3_n_15\
    );
\mul9_reg_1147[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_84\,
      I1 => \p_tmp_reg__0_n_101\,
      O => \mul9_reg_1147[52]_i_4_n_15\
    );
\mul9_reg_1147[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_85\,
      I1 => \p_tmp_reg__0_n_102\,
      O => \mul9_reg_1147[52]_i_5_n_15\
    );
\mul9_reg_1147[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_78\,
      I1 => \p_tmp_reg__0_n_95\,
      O => \mul9_reg_1147[56]_i_2_n_15\
    );
\mul9_reg_1147[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_79\,
      I1 => \p_tmp_reg__0_n_96\,
      O => \mul9_reg_1147[56]_i_3_n_15\
    );
\mul9_reg_1147[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_80\,
      I1 => \p_tmp_reg__0_n_97\,
      O => \mul9_reg_1147[56]_i_4_n_15\
    );
\mul9_reg_1147[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_81\,
      I1 => \p_tmp_reg__0_n_98\,
      O => \mul9_reg_1147[56]_i_5_n_15\
    );
\mul9_reg_1147[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_74\,
      I1 => \p_tmp_reg__0_n_91\,
      O => \mul9_reg_1147[60]_i_2_n_15\
    );
\mul9_reg_1147[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_75\,
      I1 => \p_tmp_reg__0_n_92\,
      O => \mul9_reg_1147[60]_i_3_n_15\
    );
\mul9_reg_1147[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_76\,
      I1 => \p_tmp_reg__0_n_93\,
      O => \mul9_reg_1147[60]_i_4_n_15\
    );
\mul9_reg_1147[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_77\,
      I1 => \p_tmp_reg__0_n_94\,
      O => \mul9_reg_1147[60]_i_5_n_15\
    );
\mul9_reg_1147_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul9_reg_1147_reg[19]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[19]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[19]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_118\,
      DI(2) => \p_tmp_reg__2_n_119\,
      DI(1) => \p_tmp_reg__2_n_120\,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul9_reg_1147[19]_i_2_n_15\,
      S(2) => \mul9_reg_1147[19]_i_3_n_15\,
      S(1) => \mul9_reg_1147[19]_i_4_n_15\,
      S(0) => \mul9_reg_1147[19]_i_5_n_15\
    );
\mul9_reg_1147_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[19]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[23]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[23]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[23]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_114\,
      DI(2) => \p_tmp_reg__2_n_115\,
      DI(1) => \p_tmp_reg__2_n_116\,
      DI(0) => \p_tmp_reg__2_n_117\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul9_reg_1147[23]_i_2_n_15\,
      S(2) => \mul9_reg_1147[23]_i_3_n_15\,
      S(1) => \mul9_reg_1147[23]_i_4_n_15\,
      S(0) => \mul9_reg_1147[23]_i_5_n_15\
    );
\mul9_reg_1147_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[23]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[27]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[27]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[27]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[27]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_110\,
      DI(2) => \p_tmp_reg__2_n_111\,
      DI(1) => \p_tmp_reg__2_n_112\,
      DI(0) => \p_tmp_reg__2_n_113\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul9_reg_1147[27]_i_2_n_15\,
      S(2) => \mul9_reg_1147[27]_i_3_n_15\,
      S(1) => \mul9_reg_1147[27]_i_4_n_15\,
      S(0) => \mul9_reg_1147[27]_i_5_n_15\
    );
\mul9_reg_1147_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[27]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[31]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[31]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[31]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[31]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_106\,
      DI(2) => \p_tmp_reg__2_n_107\,
      DI(1) => \p_tmp_reg__2_n_108\,
      DI(0) => \p_tmp_reg__2_n_109\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul9_reg_1147[31]_i_2_n_15\,
      S(2) => \mul9_reg_1147[31]_i_3_n_15\,
      S(1) => \mul9_reg_1147[31]_i_4_n_15\,
      S(0) => \mul9_reg_1147[31]_i_5_n_15\
    );
\mul9_reg_1147_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[31]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[35]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[35]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[35]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[35]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_102\,
      DI(2) => \p_tmp_reg__2_n_103\,
      DI(1) => \p_tmp_reg__2_n_104\,
      DI(0) => \p_tmp_reg__2_n_105\,
      O(3 downto 0) => D(35 downto 32),
      S(3) => \mul9_reg_1147[35]_i_2_n_15\,
      S(2) => \mul9_reg_1147[35]_i_3_n_15\,
      S(1) => \mul9_reg_1147[35]_i_4_n_15\,
      S(0) => \mul9_reg_1147[35]_i_5_n_15\
    );
\mul9_reg_1147_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[35]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[38]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[38]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[38]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[38]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_98\,
      DI(2) => \p_tmp_reg__2_n_99\,
      DI(1) => \p_tmp_reg__2_n_100\,
      DI(0) => \p_tmp_reg__2_n_101\,
      O(3) => p_tmp_reg(0),
      O(2 downto 0) => D(38 downto 36),
      S(3) => \mul9_reg_1147[38]_i_2_n_15\,
      S(2) => \mul9_reg_1147[38]_i_3_n_15\,
      S(1) => \mul9_reg_1147[38]_i_4_n_15\,
      S(0) => \mul9_reg_1147[38]_i_5_n_15\
    );
\mul9_reg_1147_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[38]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[40]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[40]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[40]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_94\,
      DI(2) => \p_tmp_reg__2_n_95\,
      DI(1) => \p_tmp_reg__2_n_96\,
      DI(0) => \p_tmp_reg__2_n_97\,
      O(3 downto 0) => p_tmp_reg(4 downto 1),
      S(3) => \mul9_reg_1147[40]_i_2_n_15\,
      S(2) => \mul9_reg_1147[40]_i_3_n_15\,
      S(1) => \mul9_reg_1147[40]_i_4_n_15\,
      S(0) => \mul9_reg_1147[40]_i_5_n_15\
    );
\mul9_reg_1147_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[40]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[44]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[44]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[44]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_90\,
      DI(2) => \p_tmp_reg__2_n_91\,
      DI(1) => \p_tmp_reg__2_n_92\,
      DI(0) => \p_tmp_reg__2_n_93\,
      O(3 downto 0) => p_tmp_reg(8 downto 5),
      S(3) => \mul9_reg_1147[44]_i_2_n_15\,
      S(2) => \mul9_reg_1147[44]_i_3_n_15\,
      S(1) => \mul9_reg_1147[44]_i_4_n_15\,
      S(0) => \mul9_reg_1147[44]_i_5_n_15\
    );
\mul9_reg_1147_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[44]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[48]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[48]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[48]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_86\,
      DI(2) => \p_tmp_reg__2_n_87\,
      DI(1) => \p_tmp_reg__2_n_88\,
      DI(0) => \p_tmp_reg__2_n_89\,
      O(3 downto 0) => p_tmp_reg(12 downto 9),
      S(3) => \mul9_reg_1147[48]_i_2_n_15\,
      S(2) => \mul9_reg_1147[48]_i_3_n_15\,
      S(1) => \mul9_reg_1147[48]_i_4_n_15\,
      S(0) => \mul9_reg_1147[48]_i_5_n_15\
    );
\mul9_reg_1147_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[48]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[52]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[52]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[52]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[52]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_82\,
      DI(2) => \p_tmp_reg__2_n_83\,
      DI(1) => \p_tmp_reg__2_n_84\,
      DI(0) => \p_tmp_reg__2_n_85\,
      O(3 downto 0) => p_tmp_reg(16 downto 13),
      S(3) => \mul9_reg_1147[52]_i_2_n_15\,
      S(2) => \mul9_reg_1147[52]_i_3_n_15\,
      S(1) => \mul9_reg_1147[52]_i_4_n_15\,
      S(0) => \mul9_reg_1147[52]_i_5_n_15\
    );
\mul9_reg_1147_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[52]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[56]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[56]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[56]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[56]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_78\,
      DI(2) => \p_tmp_reg__2_n_79\,
      DI(1) => \p_tmp_reg__2_n_80\,
      DI(0) => \p_tmp_reg__2_n_81\,
      O(3 downto 0) => p_tmp_reg(20 downto 17),
      S(3) => \mul9_reg_1147[56]_i_2_n_15\,
      S(2) => \mul9_reg_1147[56]_i_3_n_15\,
      S(1) => \mul9_reg_1147[56]_i_4_n_15\,
      S(0) => \mul9_reg_1147[56]_i_5_n_15\
    );
\mul9_reg_1147_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[56]_i_1_n_15\,
      CO(3) => \mul9_reg_1147_reg[60]_i_1_n_15\,
      CO(2) => \mul9_reg_1147_reg[60]_i_1_n_16\,
      CO(1) => \mul9_reg_1147_reg[60]_i_1_n_17\,
      CO(0) => \mul9_reg_1147_reg[60]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_74\,
      DI(2) => \p_tmp_reg__2_n_75\,
      DI(1) => \p_tmp_reg__2_n_76\,
      DI(0) => \p_tmp_reg__2_n_77\,
      O(3 downto 0) => p_tmp_reg(24 downto 21),
      S(3) => \mul9_reg_1147[60]_i_2_n_15\,
      S(2) => \mul9_reg_1147[60]_i_3_n_15\,
      S(1) => \mul9_reg_1147[60]_i_4_n_15\,
      S(0) => \mul9_reg_1147[60]_i_5_n_15\
    );
\p_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => \p_tmp_reg_n_15_[0]\,
      R => '0'
    );
\p_tmp_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_120\,
      Q => D(0),
      R => '0'
    );
\p_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => \p_tmp_reg_n_15_[10]\,
      R => '0'
    );
\p_tmp_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_110\,
      Q => D(10),
      R => '0'
    );
\p_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => \p_tmp_reg_n_15_[11]\,
      R => '0'
    );
\p_tmp_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_109\,
      Q => D(11),
      R => '0'
    );
\p_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => \p_tmp_reg_n_15_[12]\,
      R => '0'
    );
\p_tmp_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_108\,
      Q => D(12),
      R => '0'
    );
\p_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \p_tmp_reg_n_15_[13]\,
      R => '0'
    );
\p_tmp_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_107\,
      Q => D(13),
      R => '0'
    );
\p_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \p_tmp_reg_n_15_[14]\,
      R => '0'
    );
\p_tmp_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_106\,
      Q => D(14),
      R => '0'
    );
\p_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \p_tmp_reg_n_15_[15]\,
      R => '0'
    );
\p_tmp_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(15),
      R => '0'
    );
\p_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \p_tmp_reg_n_15_[16]\,
      R => '0'
    );
\p_tmp_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \p_tmp_reg[16]__0_n_15\,
      R => '0'
    );
\p_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => \p_tmp_reg_n_15_[1]\,
      R => '0'
    );
\p_tmp_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_119\,
      Q => D(1),
      R => '0'
    );
\p_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => \p_tmp_reg_n_15_[2]\,
      R => '0'
    );
\p_tmp_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_118\,
      Q => D(2),
      R => '0'
    );
\p_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => \p_tmp_reg_n_15_[3]\,
      R => '0'
    );
\p_tmp_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_117\,
      Q => D(3),
      R => '0'
    );
\p_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => \p_tmp_reg_n_15_[4]\,
      R => '0'
    );
\p_tmp_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_116\,
      Q => D(4),
      R => '0'
    );
\p_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => \p_tmp_reg_n_15_[5]\,
      R => '0'
    );
\p_tmp_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_115\,
      Q => D(5),
      R => '0'
    );
\p_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => \p_tmp_reg_n_15_[6]\,
      R => '0'
    );
\p_tmp_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_114\,
      Q => D(6),
      R => '0'
    );
\p_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => \p_tmp_reg_n_15_[7]\,
      R => '0'
    );
\p_tmp_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_113\,
      Q => D(7),
      R => '0'
    );
\p_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => \p_tmp_reg_n_15_[8]\,
      R => '0'
    );
\p_tmp_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_112\,
      Q => D(8),
      R => '0'
    );
\p_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => \p_tmp_reg_n_15_[9]\,
      R => '0'
    );
\p_tmp_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_111\,
      Q => D(9),
      R => '0'
    );
\p_tmp_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_i(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_tmp_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_i(31),
      B(16) => a_i(31),
      B(15) => a_i(31),
      B(14 downto 0) => a_i(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_tmp_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \p_tmp_reg__0_n_73\,
      P(46) => \p_tmp_reg__0_n_74\,
      P(45) => \p_tmp_reg__0_n_75\,
      P(44) => \p_tmp_reg__0_n_76\,
      P(43) => \p_tmp_reg__0_n_77\,
      P(42) => \p_tmp_reg__0_n_78\,
      P(41) => \p_tmp_reg__0_n_79\,
      P(40) => \p_tmp_reg__0_n_80\,
      P(39) => \p_tmp_reg__0_n_81\,
      P(38) => \p_tmp_reg__0_n_82\,
      P(37) => \p_tmp_reg__0_n_83\,
      P(36) => \p_tmp_reg__0_n_84\,
      P(35) => \p_tmp_reg__0_n_85\,
      P(34) => \p_tmp_reg__0_n_86\,
      P(33) => \p_tmp_reg__0_n_87\,
      P(32) => \p_tmp_reg__0_n_88\,
      P(31) => \p_tmp_reg__0_n_89\,
      P(30) => \p_tmp_reg__0_n_90\,
      P(29) => \p_tmp_reg__0_n_91\,
      P(28) => \p_tmp_reg__0_n_92\,
      P(27) => \p_tmp_reg__0_n_93\,
      P(26) => \p_tmp_reg__0_n_94\,
      P(25) => \p_tmp_reg__0_n_95\,
      P(24) => \p_tmp_reg__0_n_96\,
      P(23) => \p_tmp_reg__0_n_97\,
      P(22) => \p_tmp_reg__0_n_98\,
      P(21) => \p_tmp_reg__0_n_99\,
      P(20) => \p_tmp_reg__0_n_100\,
      P(19) => \p_tmp_reg__0_n_101\,
      P(18) => \p_tmp_reg__0_n_102\,
      P(17) => \p_tmp_reg__0_n_103\,
      P(16) => \p_tmp_reg__0_n_104\,
      P(15) => \p_tmp_reg__0_n_105\,
      P(14) => \p_tmp_reg__0_n_106\,
      P(13) => \p_tmp_reg__0_n_107\,
      P(12) => \p_tmp_reg__0_n_108\,
      P(11) => \p_tmp_reg__0_n_109\,
      P(10) => \p_tmp_reg__0_n_110\,
      P(9) => \p_tmp_reg__0_n_111\,
      P(8) => \p_tmp_reg__0_n_112\,
      P(7) => \p_tmp_reg__0_n_113\,
      P(6) => \p_tmp_reg__0_n_114\,
      P(5) => \p_tmp_reg__0_n_115\,
      P(4) => \p_tmp_reg__0_n_116\,
      P(3) => \p_tmp_reg__0_n_117\,
      P(2) => \p_tmp_reg__0_n_118\,
      P(1) => \p_tmp_reg__0_n_119\,
      P(0) => \p_tmp_reg__0_n_120\,
      PATTERNBDETECT => \NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => \NLW_p_tmp_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED\
    );
\p_tmp_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__0_n_39\,
      ACIN(28) => \tmp_product__0_n_40\,
      ACIN(27) => \tmp_product__0_n_41\,
      ACIN(26) => \tmp_product__0_n_42\,
      ACIN(25) => \tmp_product__0_n_43\,
      ACIN(24) => \tmp_product__0_n_44\,
      ACIN(23) => \tmp_product__0_n_45\,
      ACIN(22) => \tmp_product__0_n_46\,
      ACIN(21) => \tmp_product__0_n_47\,
      ACIN(20) => \tmp_product__0_n_48\,
      ACIN(19) => \tmp_product__0_n_49\,
      ACIN(18) => \tmp_product__0_n_50\,
      ACIN(17) => \tmp_product__0_n_51\,
      ACIN(16) => \tmp_product__0_n_52\,
      ACIN(15) => \tmp_product__0_n_53\,
      ACIN(14) => \tmp_product__0_n_54\,
      ACIN(13) => \tmp_product__0_n_55\,
      ACIN(12) => \tmp_product__0_n_56\,
      ACIN(11) => \tmp_product__0_n_57\,
      ACIN(10) => \tmp_product__0_n_58\,
      ACIN(9) => \tmp_product__0_n_59\,
      ACIN(8) => \tmp_product__0_n_60\,
      ACIN(7) => \tmp_product__0_n_61\,
      ACIN(6) => \tmp_product__0_n_62\,
      ACIN(5) => \tmp_product__0_n_63\,
      ACIN(4) => \tmp_product__0_n_64\,
      ACIN(3) => \tmp_product__0_n_65\,
      ACIN(2) => \tmp_product__0_n_66\,
      ACIN(1) => \tmp_product__0_n_67\,
      ACIN(0) => \tmp_product__0_n_68\,
      ACOUT(29 downto 0) => \NLW_p_tmp_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_i(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_tmp_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_tmp_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_tmp_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_tmp_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_p_tmp_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \p_tmp_reg__2_n_73\,
      P(46) => \p_tmp_reg__2_n_74\,
      P(45) => \p_tmp_reg__2_n_75\,
      P(44) => \p_tmp_reg__2_n_76\,
      P(43) => \p_tmp_reg__2_n_77\,
      P(42) => \p_tmp_reg__2_n_78\,
      P(41) => \p_tmp_reg__2_n_79\,
      P(40) => \p_tmp_reg__2_n_80\,
      P(39) => \p_tmp_reg__2_n_81\,
      P(38) => \p_tmp_reg__2_n_82\,
      P(37) => \p_tmp_reg__2_n_83\,
      P(36) => \p_tmp_reg__2_n_84\,
      P(35) => \p_tmp_reg__2_n_85\,
      P(34) => \p_tmp_reg__2_n_86\,
      P(33) => \p_tmp_reg__2_n_87\,
      P(32) => \p_tmp_reg__2_n_88\,
      P(31) => \p_tmp_reg__2_n_89\,
      P(30) => \p_tmp_reg__2_n_90\,
      P(29) => \p_tmp_reg__2_n_91\,
      P(28) => \p_tmp_reg__2_n_92\,
      P(27) => \p_tmp_reg__2_n_93\,
      P(26) => \p_tmp_reg__2_n_94\,
      P(25) => \p_tmp_reg__2_n_95\,
      P(24) => \p_tmp_reg__2_n_96\,
      P(23) => \p_tmp_reg__2_n_97\,
      P(22) => \p_tmp_reg__2_n_98\,
      P(21) => \p_tmp_reg__2_n_99\,
      P(20) => \p_tmp_reg__2_n_100\,
      P(19) => \p_tmp_reg__2_n_101\,
      P(18) => \p_tmp_reg__2_n_102\,
      P(17) => \p_tmp_reg__2_n_103\,
      P(16) => \p_tmp_reg__2_n_104\,
      P(15) => \p_tmp_reg__2_n_105\,
      P(14) => \p_tmp_reg__2_n_106\,
      P(13) => \p_tmp_reg__2_n_107\,
      P(12) => \p_tmp_reg__2_n_108\,
      P(11) => \p_tmp_reg__2_n_109\,
      P(10) => \p_tmp_reg__2_n_110\,
      P(9) => \p_tmp_reg__2_n_111\,
      P(8) => \p_tmp_reg__2_n_112\,
      P(7) => \p_tmp_reg__2_n_113\,
      P(6) => \p_tmp_reg__2_n_114\,
      P(5) => \p_tmp_reg__2_n_115\,
      P(4) => \p_tmp_reg__2_n_116\,
      P(3) => \p_tmp_reg__2_n_117\,
      P(2) => \p_tmp_reg__2_n_118\,
      P(1) => \p_tmp_reg__2_n_119\,
      P(0) => \p_tmp_reg__2_n_120\,
      PATTERNBDETECT => \NLW_p_tmp_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_tmp_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_p_tmp_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_tmp_reg__2_UNDERFLOW_UNCONNECTED\
    );
\tmp_35_reg_1152[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_73\,
      I1 => \p_tmp_reg__0_n_90\,
      O => \tmp_35_reg_1152[25]_i_2_n_15\
    );
\tmp_35_reg_1152_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul9_reg_1147_reg[60]_i_1_n_15\,
      CO(3 downto 0) => \NLW_tmp_35_reg_1152_reg[25]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_35_reg_1152_reg[25]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_tmp_reg(25),
      S(3 downto 1) => B"000",
      S(0) => \tmp_35_reg_1152[25]_i_2_n_15\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_i(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_i(31),
      B(16) => a_i(31),
      B(15) => a_i(31),
      B(14 downto 0) => a_i(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_i(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__0_n_39\,
      ACOUT(28) => \tmp_product__0_n_40\,
      ACOUT(27) => \tmp_product__0_n_41\,
      ACOUT(26) => \tmp_product__0_n_42\,
      ACOUT(25) => \tmp_product__0_n_43\,
      ACOUT(24) => \tmp_product__0_n_44\,
      ACOUT(23) => \tmp_product__0_n_45\,
      ACOUT(22) => \tmp_product__0_n_46\,
      ACOUT(21) => \tmp_product__0_n_47\,
      ACOUT(20) => \tmp_product__0_n_48\,
      ACOUT(19) => \tmp_product__0_n_49\,
      ACOUT(18) => \tmp_product__0_n_50\,
      ACOUT(17) => \tmp_product__0_n_51\,
      ACOUT(16) => \tmp_product__0_n_52\,
      ACOUT(15) => \tmp_product__0_n_53\,
      ACOUT(14) => \tmp_product__0_n_54\,
      ACOUT(13) => \tmp_product__0_n_55\,
      ACOUT(12) => \tmp_product__0_n_56\,
      ACOUT(11) => \tmp_product__0_n_57\,
      ACOUT(10) => \tmp_product__0_n_58\,
      ACOUT(9) => \tmp_product__0_n_59\,
      ACOUT(8) => \tmp_product__0_n_60\,
      ACOUT(7) => \tmp_product__0_n_61\,
      ACOUT(6) => \tmp_product__0_n_62\,
      ACOUT(5) => \tmp_product__0_n_63\,
      ACOUT(4) => \tmp_product__0_n_64\,
      ACOUT(3) => \tmp_product__0_n_65\,
      ACOUT(2) => \tmp_product__0_n_66\,
      ACOUT(1) => \tmp_product__0_n_67\,
      ACOUT(0) => \tmp_product__0_n_68\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_i(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_73\,
      P(46) => \tmp_product__0_n_74\,
      P(45) => \tmp_product__0_n_75\,
      P(44) => \tmp_product__0_n_76\,
      P(43) => \tmp_product__0_n_77\,
      P(42) => \tmp_product__0_n_78\,
      P(41) => \tmp_product__0_n_79\,
      P(40) => \tmp_product__0_n_80\,
      P(39) => \tmp_product__0_n_81\,
      P(38) => \tmp_product__0_n_82\,
      P(37) => \tmp_product__0_n_83\,
      P(36) => \tmp_product__0_n_84\,
      P(35) => \tmp_product__0_n_85\,
      P(34) => \tmp_product__0_n_86\,
      P(33) => \tmp_product__0_n_87\,
      P(32) => \tmp_product__0_n_88\,
      P(31) => \tmp_product__0_n_89\,
      P(30) => \tmp_product__0_n_90\,
      P(29) => \tmp_product__0_n_91\,
      P(28) => \tmp_product__0_n_92\,
      P(27) => \tmp_product__0_n_93\,
      P(26) => \tmp_product__0_n_94\,
      P(25) => \tmp_product__0_n_95\,
      P(24) => \tmp_product__0_n_96\,
      P(23) => \tmp_product__0_n_97\,
      P(22) => \tmp_product__0_n_98\,
      P(21) => \tmp_product__0_n_99\,
      P(20) => \tmp_product__0_n_100\,
      P(19) => \tmp_product__0_n_101\,
      P(18) => \tmp_product__0_n_102\,
      P(17) => \tmp_product__0_n_103\,
      P(16) => \tmp_product__0_n_104\,
      P(15) => \tmp_product__0_n_105\,
      P(14) => \tmp_product__0_n_106\,
      P(13) => \tmp_product__0_n_107\,
      P(12) => \tmp_product__0_n_108\,
      P(11) => \tmp_product__0_n_109\,
      P(10) => \tmp_product__0_n_110\,
      P(9) => \tmp_product__0_n_111\,
      P(8) => \tmp_product__0_n_112\,
      P(7) => \tmp_product__0_n_113\,
      P(6) => \tmp_product__0_n_114\,
      P(5) => \tmp_product__0_n_115\,
      P(4) => \tmp_product__0_n_116\,
      P(3) => \tmp_product__0_n_117\,
      P(2) => \tmp_product__0_n_118\,
      P(1) => \tmp_product__0_n_119\,
      P(0) => \tmp_product__0_n_120\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    p_tmp_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_12 : entity is "matrixAvg_mul_32seOg_MulnS_0";
end design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_12;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_12 is
  signal a_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal b_i : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \mul1_reg_1137[19]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[19]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[19]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[19]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[23]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[23]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[23]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[23]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[27]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[27]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[27]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[27]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[31]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[31]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[31]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[31]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[35]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[35]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[35]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[35]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[38]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[38]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[38]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[38]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[40]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[40]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[40]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[40]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[44]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[44]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[44]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[44]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[48]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[48]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[48]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[48]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[52]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[52]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[52]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[52]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[56]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[56]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[56]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[56]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[60]_i_2_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[60]_i_3_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[60]_i_4_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137[60]_i_5_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[19]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[19]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[19]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[27]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[27]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[27]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[35]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[35]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[35]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[35]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[38]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[38]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[38]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[38]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[44]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[44]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[44]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[44]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[52]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[52]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[52]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[52]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[60]_i_1_n_15\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[60]_i_1_n_16\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[60]_i_1_n_17\ : STD_LOGIC;
  signal \mul1_reg_1137_reg[60]_i_1_n_18\ : STD_LOGIC;
  signal \p_tmp_reg[16]__0_n_15\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_100\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_101\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_102\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_103\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_104\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_105\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_106\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_107\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_108\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_109\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_110\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_111\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_112\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_113\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_114\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_115\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_116\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_117\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_118\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_119\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_120\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_73\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_74\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_75\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_76\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_77\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_78\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_79\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_80\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_81\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_82\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_83\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_84\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_85\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_86\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_87\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_88\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_89\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_90\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_91\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_92\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_93\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_94\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_95\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_96\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_97\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_98\ : STD_LOGIC;
  signal \p_tmp_reg__0_n_99\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_100\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_101\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_102\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_103\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_104\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_105\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_106\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_107\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_108\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_109\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_110\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_111\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_112\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_113\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_114\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_115\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_116\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_117\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_118\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_119\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_120\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_73\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_74\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_75\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_76\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_77\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_78\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_79\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_80\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_81\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_82\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_83\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_84\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_85\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_86\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_87\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_88\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_89\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_90\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_91\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_92\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_93\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_94\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_95\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_96\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_97\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_98\ : STD_LOGIC;
  signal \p_tmp_reg__2_n_99\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[0]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[10]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[11]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[12]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[13]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[14]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[15]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[16]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[1]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[2]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[3]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[4]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[5]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[6]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[7]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[8]\ : STD_LOGIC;
  signal \p_tmp_reg_n_15_[9]\ : STD_LOGIC;
  signal \tmp_32_reg_1142[25]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_158\ : STD_LOGIC;
  signal \tmp_product__0_n_159\ : STD_LOGIC;
  signal \tmp_product__0_n_160\ : STD_LOGIC;
  signal \tmp_product__0_n_161\ : STD_LOGIC;
  signal \tmp_product__0_n_162\ : STD_LOGIC;
  signal \tmp_product__0_n_163\ : STD_LOGIC;
  signal \tmp_product__0_n_164\ : STD_LOGIC;
  signal \tmp_product__0_n_165\ : STD_LOGIC;
  signal \tmp_product__0_n_166\ : STD_LOGIC;
  signal \tmp_product__0_n_167\ : STD_LOGIC;
  signal \tmp_product__0_n_168\ : STD_LOGIC;
  signal \tmp_product__0_n_39\ : STD_LOGIC;
  signal \tmp_product__0_n_40\ : STD_LOGIC;
  signal \tmp_product__0_n_41\ : STD_LOGIC;
  signal \tmp_product__0_n_42\ : STD_LOGIC;
  signal \tmp_product__0_n_43\ : STD_LOGIC;
  signal \tmp_product__0_n_44\ : STD_LOGIC;
  signal \tmp_product__0_n_45\ : STD_LOGIC;
  signal \tmp_product__0_n_46\ : STD_LOGIC;
  signal \tmp_product__0_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_48\ : STD_LOGIC;
  signal \tmp_product__0_n_49\ : STD_LOGIC;
  signal \tmp_product__0_n_50\ : STD_LOGIC;
  signal \tmp_product__0_n_51\ : STD_LOGIC;
  signal \tmp_product__0_n_52\ : STD_LOGIC;
  signal \tmp_product__0_n_53\ : STD_LOGIC;
  signal \tmp_product__0_n_54\ : STD_LOGIC;
  signal \tmp_product__0_n_55\ : STD_LOGIC;
  signal \tmp_product__0_n_56\ : STD_LOGIC;
  signal \tmp_product__0_n_57\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_tmp_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_tmp_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_tmp_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_tmp_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_tmp_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_tmp_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_tmp_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_32_reg_1142_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_32_reg_1142_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_tmp_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \p_tmp_reg__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  a_i(31 downto 0) <= in0(31 downto 0);
i_15_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(33)
    );
i_15_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(32)
    );
i_15_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(23)
    );
i_15_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(22)
    );
i_15_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(21)
    );
i_15_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(20)
    );
i_15_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(19)
    );
i_15_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(18)
    );
i_15_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(17)
    );
i_15_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(16)
    );
i_15_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(15)
    );
i_15_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(14)
    );
i_15_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(31)
    );
i_15_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(13)
    );
i_15_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(12)
    );
i_15_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(11)
    );
i_15_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(10)
    );
i_15_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(9)
    );
i_15_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(8)
    );
i_15_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(7)
    );
i_15_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(6)
    );
i_15_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(5)
    );
i_15_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(4)
    );
i_15_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(30)
    );
i_15_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(3)
    );
i_15_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(2)
    );
i_15_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(1)
    );
i_15_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(0)
    );
i_15_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(29)
    );
i_15_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(28)
    );
i_15_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_i(27)
    );
i_15_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(26)
    );
i_15_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(25)
    );
i_15_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_i(24)
    );
\mul1_reg_1137[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_118\,
      I1 => \p_tmp_reg_n_15_[2]\,
      O => \mul1_reg_1137[19]_i_2_n_15\
    );
\mul1_reg_1137[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_119\,
      I1 => \p_tmp_reg_n_15_[1]\,
      O => \mul1_reg_1137[19]_i_3_n_15\
    );
\mul1_reg_1137[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_120\,
      I1 => \p_tmp_reg_n_15_[0]\,
      O => \mul1_reg_1137[19]_i_4_n_15\
    );
\mul1_reg_1137[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_tmp_reg[16]__0_n_15\,
      O => \mul1_reg_1137[19]_i_5_n_15\
    );
\mul1_reg_1137[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_114\,
      I1 => \p_tmp_reg_n_15_[6]\,
      O => \mul1_reg_1137[23]_i_2_n_15\
    );
\mul1_reg_1137[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_115\,
      I1 => \p_tmp_reg_n_15_[5]\,
      O => \mul1_reg_1137[23]_i_3_n_15\
    );
\mul1_reg_1137[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_116\,
      I1 => \p_tmp_reg_n_15_[4]\,
      O => \mul1_reg_1137[23]_i_4_n_15\
    );
\mul1_reg_1137[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_117\,
      I1 => \p_tmp_reg_n_15_[3]\,
      O => \mul1_reg_1137[23]_i_5_n_15\
    );
\mul1_reg_1137[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_110\,
      I1 => \p_tmp_reg_n_15_[10]\,
      O => \mul1_reg_1137[27]_i_2_n_15\
    );
\mul1_reg_1137[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_111\,
      I1 => \p_tmp_reg_n_15_[9]\,
      O => \mul1_reg_1137[27]_i_3_n_15\
    );
\mul1_reg_1137[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_112\,
      I1 => \p_tmp_reg_n_15_[8]\,
      O => \mul1_reg_1137[27]_i_4_n_15\
    );
\mul1_reg_1137[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_113\,
      I1 => \p_tmp_reg_n_15_[7]\,
      O => \mul1_reg_1137[27]_i_5_n_15\
    );
\mul1_reg_1137[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_106\,
      I1 => \p_tmp_reg_n_15_[14]\,
      O => \mul1_reg_1137[31]_i_2_n_15\
    );
\mul1_reg_1137[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_107\,
      I1 => \p_tmp_reg_n_15_[13]\,
      O => \mul1_reg_1137[31]_i_3_n_15\
    );
\mul1_reg_1137[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_108\,
      I1 => \p_tmp_reg_n_15_[12]\,
      O => \mul1_reg_1137[31]_i_4_n_15\
    );
\mul1_reg_1137[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_109\,
      I1 => \p_tmp_reg_n_15_[11]\,
      O => \mul1_reg_1137[31]_i_5_n_15\
    );
\mul1_reg_1137[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_102\,
      I1 => \p_tmp_reg__0_n_119\,
      O => \mul1_reg_1137[35]_i_2_n_15\
    );
\mul1_reg_1137[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_103\,
      I1 => \p_tmp_reg__0_n_120\,
      O => \mul1_reg_1137[35]_i_3_n_15\
    );
\mul1_reg_1137[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_104\,
      I1 => \p_tmp_reg_n_15_[16]\,
      O => \mul1_reg_1137[35]_i_4_n_15\
    );
\mul1_reg_1137[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_105\,
      I1 => \p_tmp_reg_n_15_[15]\,
      O => \mul1_reg_1137[35]_i_5_n_15\
    );
\mul1_reg_1137[38]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_98\,
      I1 => \p_tmp_reg__0_n_115\,
      O => \mul1_reg_1137[38]_i_2_n_15\
    );
\mul1_reg_1137[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_99\,
      I1 => \p_tmp_reg__0_n_116\,
      O => \mul1_reg_1137[38]_i_3_n_15\
    );
\mul1_reg_1137[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_100\,
      I1 => \p_tmp_reg__0_n_117\,
      O => \mul1_reg_1137[38]_i_4_n_15\
    );
\mul1_reg_1137[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_101\,
      I1 => \p_tmp_reg__0_n_118\,
      O => \mul1_reg_1137[38]_i_5_n_15\
    );
\mul1_reg_1137[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_94\,
      I1 => \p_tmp_reg__0_n_111\,
      O => \mul1_reg_1137[40]_i_2_n_15\
    );
\mul1_reg_1137[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_95\,
      I1 => \p_tmp_reg__0_n_112\,
      O => \mul1_reg_1137[40]_i_3_n_15\
    );
\mul1_reg_1137[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_96\,
      I1 => \p_tmp_reg__0_n_113\,
      O => \mul1_reg_1137[40]_i_4_n_15\
    );
\mul1_reg_1137[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_97\,
      I1 => \p_tmp_reg__0_n_114\,
      O => \mul1_reg_1137[40]_i_5_n_15\
    );
\mul1_reg_1137[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_90\,
      I1 => \p_tmp_reg__0_n_107\,
      O => \mul1_reg_1137[44]_i_2_n_15\
    );
\mul1_reg_1137[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_91\,
      I1 => \p_tmp_reg__0_n_108\,
      O => \mul1_reg_1137[44]_i_3_n_15\
    );
\mul1_reg_1137[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_92\,
      I1 => \p_tmp_reg__0_n_109\,
      O => \mul1_reg_1137[44]_i_4_n_15\
    );
\mul1_reg_1137[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_93\,
      I1 => \p_tmp_reg__0_n_110\,
      O => \mul1_reg_1137[44]_i_5_n_15\
    );
\mul1_reg_1137[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_86\,
      I1 => \p_tmp_reg__0_n_103\,
      O => \mul1_reg_1137[48]_i_2_n_15\
    );
\mul1_reg_1137[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_87\,
      I1 => \p_tmp_reg__0_n_104\,
      O => \mul1_reg_1137[48]_i_3_n_15\
    );
\mul1_reg_1137[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_88\,
      I1 => \p_tmp_reg__0_n_105\,
      O => \mul1_reg_1137[48]_i_4_n_15\
    );
\mul1_reg_1137[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_89\,
      I1 => \p_tmp_reg__0_n_106\,
      O => \mul1_reg_1137[48]_i_5_n_15\
    );
\mul1_reg_1137[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_82\,
      I1 => \p_tmp_reg__0_n_99\,
      O => \mul1_reg_1137[52]_i_2_n_15\
    );
\mul1_reg_1137[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_83\,
      I1 => \p_tmp_reg__0_n_100\,
      O => \mul1_reg_1137[52]_i_3_n_15\
    );
\mul1_reg_1137[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_84\,
      I1 => \p_tmp_reg__0_n_101\,
      O => \mul1_reg_1137[52]_i_4_n_15\
    );
\mul1_reg_1137[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_85\,
      I1 => \p_tmp_reg__0_n_102\,
      O => \mul1_reg_1137[52]_i_5_n_15\
    );
\mul1_reg_1137[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_78\,
      I1 => \p_tmp_reg__0_n_95\,
      O => \mul1_reg_1137[56]_i_2_n_15\
    );
\mul1_reg_1137[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_79\,
      I1 => \p_tmp_reg__0_n_96\,
      O => \mul1_reg_1137[56]_i_3_n_15\
    );
\mul1_reg_1137[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_80\,
      I1 => \p_tmp_reg__0_n_97\,
      O => \mul1_reg_1137[56]_i_4_n_15\
    );
\mul1_reg_1137[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_81\,
      I1 => \p_tmp_reg__0_n_98\,
      O => \mul1_reg_1137[56]_i_5_n_15\
    );
\mul1_reg_1137[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_74\,
      I1 => \p_tmp_reg__0_n_91\,
      O => \mul1_reg_1137[60]_i_2_n_15\
    );
\mul1_reg_1137[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_75\,
      I1 => \p_tmp_reg__0_n_92\,
      O => \mul1_reg_1137[60]_i_3_n_15\
    );
\mul1_reg_1137[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_76\,
      I1 => \p_tmp_reg__0_n_93\,
      O => \mul1_reg_1137[60]_i_4_n_15\
    );
\mul1_reg_1137[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_77\,
      I1 => \p_tmp_reg__0_n_94\,
      O => \mul1_reg_1137[60]_i_5_n_15\
    );
\mul1_reg_1137_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul1_reg_1137_reg[19]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[19]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[19]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[19]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_118\,
      DI(2) => \p_tmp_reg__2_n_119\,
      DI(1) => \p_tmp_reg__2_n_120\,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul1_reg_1137[19]_i_2_n_15\,
      S(2) => \mul1_reg_1137[19]_i_3_n_15\,
      S(1) => \mul1_reg_1137[19]_i_4_n_15\,
      S(0) => \mul1_reg_1137[19]_i_5_n_15\
    );
\mul1_reg_1137_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[19]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[23]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[23]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[23]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[23]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_114\,
      DI(2) => \p_tmp_reg__2_n_115\,
      DI(1) => \p_tmp_reg__2_n_116\,
      DI(0) => \p_tmp_reg__2_n_117\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul1_reg_1137[23]_i_2_n_15\,
      S(2) => \mul1_reg_1137[23]_i_3_n_15\,
      S(1) => \mul1_reg_1137[23]_i_4_n_15\,
      S(0) => \mul1_reg_1137[23]_i_5_n_15\
    );
\mul1_reg_1137_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[23]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[27]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[27]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[27]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[27]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_110\,
      DI(2) => \p_tmp_reg__2_n_111\,
      DI(1) => \p_tmp_reg__2_n_112\,
      DI(0) => \p_tmp_reg__2_n_113\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul1_reg_1137[27]_i_2_n_15\,
      S(2) => \mul1_reg_1137[27]_i_3_n_15\,
      S(1) => \mul1_reg_1137[27]_i_4_n_15\,
      S(0) => \mul1_reg_1137[27]_i_5_n_15\
    );
\mul1_reg_1137_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[27]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[31]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[31]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[31]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[31]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_106\,
      DI(2) => \p_tmp_reg__2_n_107\,
      DI(1) => \p_tmp_reg__2_n_108\,
      DI(0) => \p_tmp_reg__2_n_109\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul1_reg_1137[31]_i_2_n_15\,
      S(2) => \mul1_reg_1137[31]_i_3_n_15\,
      S(1) => \mul1_reg_1137[31]_i_4_n_15\,
      S(0) => \mul1_reg_1137[31]_i_5_n_15\
    );
\mul1_reg_1137_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[31]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[35]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[35]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[35]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[35]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_102\,
      DI(2) => \p_tmp_reg__2_n_103\,
      DI(1) => \p_tmp_reg__2_n_104\,
      DI(0) => \p_tmp_reg__2_n_105\,
      O(3 downto 0) => D(35 downto 32),
      S(3) => \mul1_reg_1137[35]_i_2_n_15\,
      S(2) => \mul1_reg_1137[35]_i_3_n_15\,
      S(1) => \mul1_reg_1137[35]_i_4_n_15\,
      S(0) => \mul1_reg_1137[35]_i_5_n_15\
    );
\mul1_reg_1137_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[35]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[38]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[38]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[38]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[38]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_98\,
      DI(2) => \p_tmp_reg__2_n_99\,
      DI(1) => \p_tmp_reg__2_n_100\,
      DI(0) => \p_tmp_reg__2_n_101\,
      O(3) => p_tmp_reg(0),
      O(2 downto 0) => D(38 downto 36),
      S(3) => \mul1_reg_1137[38]_i_2_n_15\,
      S(2) => \mul1_reg_1137[38]_i_3_n_15\,
      S(1) => \mul1_reg_1137[38]_i_4_n_15\,
      S(0) => \mul1_reg_1137[38]_i_5_n_15\
    );
\mul1_reg_1137_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[38]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[40]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[40]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[40]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[40]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_94\,
      DI(2) => \p_tmp_reg__2_n_95\,
      DI(1) => \p_tmp_reg__2_n_96\,
      DI(0) => \p_tmp_reg__2_n_97\,
      O(3 downto 0) => p_tmp_reg(4 downto 1),
      S(3) => \mul1_reg_1137[40]_i_2_n_15\,
      S(2) => \mul1_reg_1137[40]_i_3_n_15\,
      S(1) => \mul1_reg_1137[40]_i_4_n_15\,
      S(0) => \mul1_reg_1137[40]_i_5_n_15\
    );
\mul1_reg_1137_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[40]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[44]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[44]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[44]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[44]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_90\,
      DI(2) => \p_tmp_reg__2_n_91\,
      DI(1) => \p_tmp_reg__2_n_92\,
      DI(0) => \p_tmp_reg__2_n_93\,
      O(3 downto 0) => p_tmp_reg(8 downto 5),
      S(3) => \mul1_reg_1137[44]_i_2_n_15\,
      S(2) => \mul1_reg_1137[44]_i_3_n_15\,
      S(1) => \mul1_reg_1137[44]_i_4_n_15\,
      S(0) => \mul1_reg_1137[44]_i_5_n_15\
    );
\mul1_reg_1137_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[44]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[48]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[48]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[48]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[48]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_86\,
      DI(2) => \p_tmp_reg__2_n_87\,
      DI(1) => \p_tmp_reg__2_n_88\,
      DI(0) => \p_tmp_reg__2_n_89\,
      O(3 downto 0) => p_tmp_reg(12 downto 9),
      S(3) => \mul1_reg_1137[48]_i_2_n_15\,
      S(2) => \mul1_reg_1137[48]_i_3_n_15\,
      S(1) => \mul1_reg_1137[48]_i_4_n_15\,
      S(0) => \mul1_reg_1137[48]_i_5_n_15\
    );
\mul1_reg_1137_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[48]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[52]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[52]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[52]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[52]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_82\,
      DI(2) => \p_tmp_reg__2_n_83\,
      DI(1) => \p_tmp_reg__2_n_84\,
      DI(0) => \p_tmp_reg__2_n_85\,
      O(3 downto 0) => p_tmp_reg(16 downto 13),
      S(3) => \mul1_reg_1137[52]_i_2_n_15\,
      S(2) => \mul1_reg_1137[52]_i_3_n_15\,
      S(1) => \mul1_reg_1137[52]_i_4_n_15\,
      S(0) => \mul1_reg_1137[52]_i_5_n_15\
    );
\mul1_reg_1137_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[52]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[56]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[56]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[56]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[56]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_78\,
      DI(2) => \p_tmp_reg__2_n_79\,
      DI(1) => \p_tmp_reg__2_n_80\,
      DI(0) => \p_tmp_reg__2_n_81\,
      O(3 downto 0) => p_tmp_reg(20 downto 17),
      S(3) => \mul1_reg_1137[56]_i_2_n_15\,
      S(2) => \mul1_reg_1137[56]_i_3_n_15\,
      S(1) => \mul1_reg_1137[56]_i_4_n_15\,
      S(0) => \mul1_reg_1137[56]_i_5_n_15\
    );
\mul1_reg_1137_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[56]_i_1_n_15\,
      CO(3) => \mul1_reg_1137_reg[60]_i_1_n_15\,
      CO(2) => \mul1_reg_1137_reg[60]_i_1_n_16\,
      CO(1) => \mul1_reg_1137_reg[60]_i_1_n_17\,
      CO(0) => \mul1_reg_1137_reg[60]_i_1_n_18\,
      CYINIT => '0',
      DI(3) => \p_tmp_reg__2_n_74\,
      DI(2) => \p_tmp_reg__2_n_75\,
      DI(1) => \p_tmp_reg__2_n_76\,
      DI(0) => \p_tmp_reg__2_n_77\,
      O(3 downto 0) => p_tmp_reg(24 downto 21),
      S(3) => \mul1_reg_1137[60]_i_2_n_15\,
      S(2) => \mul1_reg_1137[60]_i_3_n_15\,
      S(1) => \mul1_reg_1137[60]_i_4_n_15\,
      S(0) => \mul1_reg_1137[60]_i_5_n_15\
    );
\p_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_120,
      Q => \p_tmp_reg_n_15_[0]\,
      R => '0'
    );
\p_tmp_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_120\,
      Q => D(0),
      R => '0'
    );
\p_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_110,
      Q => \p_tmp_reg_n_15_[10]\,
      R => '0'
    );
\p_tmp_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_110\,
      Q => D(10),
      R => '0'
    );
\p_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_109,
      Q => \p_tmp_reg_n_15_[11]\,
      R => '0'
    );
\p_tmp_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_109\,
      Q => D(11),
      R => '0'
    );
\p_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_108,
      Q => \p_tmp_reg_n_15_[12]\,
      R => '0'
    );
\p_tmp_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_108\,
      Q => D(12),
      R => '0'
    );
\p_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \p_tmp_reg_n_15_[13]\,
      R => '0'
    );
\p_tmp_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_107\,
      Q => D(13),
      R => '0'
    );
\p_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \p_tmp_reg_n_15_[14]\,
      R => '0'
    );
\p_tmp_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_106\,
      Q => D(14),
      R => '0'
    );
\p_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \p_tmp_reg_n_15_[15]\,
      R => '0'
    );
\p_tmp_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(15),
      R => '0'
    );
\p_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \p_tmp_reg_n_15_[16]\,
      R => '0'
    );
\p_tmp_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \p_tmp_reg[16]__0_n_15\,
      R => '0'
    );
\p_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_119,
      Q => \p_tmp_reg_n_15_[1]\,
      R => '0'
    );
\p_tmp_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_119\,
      Q => D(1),
      R => '0'
    );
\p_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_118,
      Q => \p_tmp_reg_n_15_[2]\,
      R => '0'
    );
\p_tmp_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_118\,
      Q => D(2),
      R => '0'
    );
\p_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_117,
      Q => \p_tmp_reg_n_15_[3]\,
      R => '0'
    );
\p_tmp_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_117\,
      Q => D(3),
      R => '0'
    );
\p_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_116,
      Q => \p_tmp_reg_n_15_[4]\,
      R => '0'
    );
\p_tmp_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_116\,
      Q => D(4),
      R => '0'
    );
\p_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_115,
      Q => \p_tmp_reg_n_15_[5]\,
      R => '0'
    );
\p_tmp_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_115\,
      Q => D(5),
      R => '0'
    );
\p_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_114,
      Q => \p_tmp_reg_n_15_[6]\,
      R => '0'
    );
\p_tmp_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_114\,
      Q => D(6),
      R => '0'
    );
\p_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_113,
      Q => \p_tmp_reg_n_15_[7]\,
      R => '0'
    );
\p_tmp_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_113\,
      Q => D(7),
      R => '0'
    );
\p_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_112,
      Q => \p_tmp_reg_n_15_[8]\,
      R => '0'
    );
\p_tmp_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_112\,
      Q => D(8),
      R => '0'
    );
\p_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_111,
      Q => \p_tmp_reg_n_15_[9]\,
      R => '0'
    );
\p_tmp_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_111\,
      Q => D(9),
      R => '0'
    );
\p_tmp_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_i(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_tmp_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_i(31),
      B(16) => a_i(31),
      B(15) => a_i(31),
      B(14 downto 0) => a_i(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_tmp_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_tmp_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_tmp_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_tmp_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_p_tmp_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \p_tmp_reg__0_n_73\,
      P(46) => \p_tmp_reg__0_n_74\,
      P(45) => \p_tmp_reg__0_n_75\,
      P(44) => \p_tmp_reg__0_n_76\,
      P(43) => \p_tmp_reg__0_n_77\,
      P(42) => \p_tmp_reg__0_n_78\,
      P(41) => \p_tmp_reg__0_n_79\,
      P(40) => \p_tmp_reg__0_n_80\,
      P(39) => \p_tmp_reg__0_n_81\,
      P(38) => \p_tmp_reg__0_n_82\,
      P(37) => \p_tmp_reg__0_n_83\,
      P(36) => \p_tmp_reg__0_n_84\,
      P(35) => \p_tmp_reg__0_n_85\,
      P(34) => \p_tmp_reg__0_n_86\,
      P(33) => \p_tmp_reg__0_n_87\,
      P(32) => \p_tmp_reg__0_n_88\,
      P(31) => \p_tmp_reg__0_n_89\,
      P(30) => \p_tmp_reg__0_n_90\,
      P(29) => \p_tmp_reg__0_n_91\,
      P(28) => \p_tmp_reg__0_n_92\,
      P(27) => \p_tmp_reg__0_n_93\,
      P(26) => \p_tmp_reg__0_n_94\,
      P(25) => \p_tmp_reg__0_n_95\,
      P(24) => \p_tmp_reg__0_n_96\,
      P(23) => \p_tmp_reg__0_n_97\,
      P(22) => \p_tmp_reg__0_n_98\,
      P(21) => \p_tmp_reg__0_n_99\,
      P(20) => \p_tmp_reg__0_n_100\,
      P(19) => \p_tmp_reg__0_n_101\,
      P(18) => \p_tmp_reg__0_n_102\,
      P(17) => \p_tmp_reg__0_n_103\,
      P(16) => \p_tmp_reg__0_n_104\,
      P(15) => \p_tmp_reg__0_n_105\,
      P(14) => \p_tmp_reg__0_n_106\,
      P(13) => \p_tmp_reg__0_n_107\,
      P(12) => \p_tmp_reg__0_n_108\,
      P(11) => \p_tmp_reg__0_n_109\,
      P(10) => \p_tmp_reg__0_n_110\,
      P(9) => \p_tmp_reg__0_n_111\,
      P(8) => \p_tmp_reg__0_n_112\,
      P(7) => \p_tmp_reg__0_n_113\,
      P(6) => \p_tmp_reg__0_n_114\,
      P(5) => \p_tmp_reg__0_n_115\,
      P(4) => \p_tmp_reg__0_n_116\,
      P(3) => \p_tmp_reg__0_n_117\,
      P(2) => \p_tmp_reg__0_n_118\,
      P(1) => \p_tmp_reg__0_n_119\,
      P(0) => \p_tmp_reg__0_n_120\,
      PATTERNBDETECT => \NLW_p_tmp_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_tmp_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_121,
      PCIN(46) => tmp_product_n_122,
      PCIN(45) => tmp_product_n_123,
      PCIN(44) => tmp_product_n_124,
      PCIN(43) => tmp_product_n_125,
      PCIN(42) => tmp_product_n_126,
      PCIN(41) => tmp_product_n_127,
      PCIN(40) => tmp_product_n_128,
      PCIN(39) => tmp_product_n_129,
      PCIN(38) => tmp_product_n_130,
      PCIN(37) => tmp_product_n_131,
      PCIN(36) => tmp_product_n_132,
      PCIN(35) => tmp_product_n_133,
      PCIN(34) => tmp_product_n_134,
      PCIN(33) => tmp_product_n_135,
      PCIN(32) => tmp_product_n_136,
      PCIN(31) => tmp_product_n_137,
      PCIN(30) => tmp_product_n_138,
      PCIN(29) => tmp_product_n_139,
      PCIN(28) => tmp_product_n_140,
      PCIN(27) => tmp_product_n_141,
      PCIN(26) => tmp_product_n_142,
      PCIN(25) => tmp_product_n_143,
      PCIN(24) => tmp_product_n_144,
      PCIN(23) => tmp_product_n_145,
      PCIN(22) => tmp_product_n_146,
      PCIN(21) => tmp_product_n_147,
      PCIN(20) => tmp_product_n_148,
      PCIN(19) => tmp_product_n_149,
      PCIN(18) => tmp_product_n_150,
      PCIN(17) => tmp_product_n_151,
      PCIN(16) => tmp_product_n_152,
      PCIN(15) => tmp_product_n_153,
      PCIN(14) => tmp_product_n_154,
      PCIN(13) => tmp_product_n_155,
      PCIN(12) => tmp_product_n_156,
      PCIN(11) => tmp_product_n_157,
      PCIN(10) => tmp_product_n_158,
      PCIN(9) => tmp_product_n_159,
      PCIN(8) => tmp_product_n_160,
      PCIN(7) => tmp_product_n_161,
      PCIN(6) => tmp_product_n_162,
      PCIN(5) => tmp_product_n_163,
      PCIN(4) => tmp_product_n_164,
      PCIN(3) => tmp_product_n_165,
      PCIN(2) => tmp_product_n_166,
      PCIN(1) => tmp_product_n_167,
      PCIN(0) => tmp_product_n_168,
      PCOUT(47 downto 0) => \NLW_p_tmp_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_tmp_reg__0_UNDERFLOW_UNCONNECTED\
    );
\p_tmp_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__0_n_39\,
      ACIN(28) => \tmp_product__0_n_40\,
      ACIN(27) => \tmp_product__0_n_41\,
      ACIN(26) => \tmp_product__0_n_42\,
      ACIN(25) => \tmp_product__0_n_43\,
      ACIN(24) => \tmp_product__0_n_44\,
      ACIN(23) => \tmp_product__0_n_45\,
      ACIN(22) => \tmp_product__0_n_46\,
      ACIN(21) => \tmp_product__0_n_47\,
      ACIN(20) => \tmp_product__0_n_48\,
      ACIN(19) => \tmp_product__0_n_49\,
      ACIN(18) => \tmp_product__0_n_50\,
      ACIN(17) => \tmp_product__0_n_51\,
      ACIN(16) => \tmp_product__0_n_52\,
      ACIN(15) => \tmp_product__0_n_53\,
      ACIN(14) => \tmp_product__0_n_54\,
      ACIN(13) => \tmp_product__0_n_55\,
      ACIN(12) => \tmp_product__0_n_56\,
      ACIN(11) => \tmp_product__0_n_57\,
      ACIN(10) => \tmp_product__0_n_58\,
      ACIN(9) => \tmp_product__0_n_59\,
      ACIN(8) => \tmp_product__0_n_60\,
      ACIN(7) => \tmp_product__0_n_61\,
      ACIN(6) => \tmp_product__0_n_62\,
      ACIN(5) => \tmp_product__0_n_63\,
      ACIN(4) => \tmp_product__0_n_64\,
      ACIN(3) => \tmp_product__0_n_65\,
      ACIN(2) => \tmp_product__0_n_66\,
      ACIN(1) => \tmp_product__0_n_67\,
      ACIN(0) => \tmp_product__0_n_68\,
      ACOUT(29 downto 0) => \NLW_p_tmp_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_i(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_tmp_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_tmp_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_tmp_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_tmp_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_p_tmp_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \p_tmp_reg__2_n_73\,
      P(46) => \p_tmp_reg__2_n_74\,
      P(45) => \p_tmp_reg__2_n_75\,
      P(44) => \p_tmp_reg__2_n_76\,
      P(43) => \p_tmp_reg__2_n_77\,
      P(42) => \p_tmp_reg__2_n_78\,
      P(41) => \p_tmp_reg__2_n_79\,
      P(40) => \p_tmp_reg__2_n_80\,
      P(39) => \p_tmp_reg__2_n_81\,
      P(38) => \p_tmp_reg__2_n_82\,
      P(37) => \p_tmp_reg__2_n_83\,
      P(36) => \p_tmp_reg__2_n_84\,
      P(35) => \p_tmp_reg__2_n_85\,
      P(34) => \p_tmp_reg__2_n_86\,
      P(33) => \p_tmp_reg__2_n_87\,
      P(32) => \p_tmp_reg__2_n_88\,
      P(31) => \p_tmp_reg__2_n_89\,
      P(30) => \p_tmp_reg__2_n_90\,
      P(29) => \p_tmp_reg__2_n_91\,
      P(28) => \p_tmp_reg__2_n_92\,
      P(27) => \p_tmp_reg__2_n_93\,
      P(26) => \p_tmp_reg__2_n_94\,
      P(25) => \p_tmp_reg__2_n_95\,
      P(24) => \p_tmp_reg__2_n_96\,
      P(23) => \p_tmp_reg__2_n_97\,
      P(22) => \p_tmp_reg__2_n_98\,
      P(21) => \p_tmp_reg__2_n_99\,
      P(20) => \p_tmp_reg__2_n_100\,
      P(19) => \p_tmp_reg__2_n_101\,
      P(18) => \p_tmp_reg__2_n_102\,
      P(17) => \p_tmp_reg__2_n_103\,
      P(16) => \p_tmp_reg__2_n_104\,
      P(15) => \p_tmp_reg__2_n_105\,
      P(14) => \p_tmp_reg__2_n_106\,
      P(13) => \p_tmp_reg__2_n_107\,
      P(12) => \p_tmp_reg__2_n_108\,
      P(11) => \p_tmp_reg__2_n_109\,
      P(10) => \p_tmp_reg__2_n_110\,
      P(9) => \p_tmp_reg__2_n_111\,
      P(8) => \p_tmp_reg__2_n_112\,
      P(7) => \p_tmp_reg__2_n_113\,
      P(6) => \p_tmp_reg__2_n_114\,
      P(5) => \p_tmp_reg__2_n_115\,
      P(4) => \p_tmp_reg__2_n_116\,
      P(3) => \p_tmp_reg__2_n_117\,
      P(2) => \p_tmp_reg__2_n_118\,
      P(1) => \p_tmp_reg__2_n_119\,
      P(0) => \p_tmp_reg__2_n_120\,
      PATTERNBDETECT => \NLW_p_tmp_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_tmp_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_121\,
      PCIN(46) => \tmp_product__0_n_122\,
      PCIN(45) => \tmp_product__0_n_123\,
      PCIN(44) => \tmp_product__0_n_124\,
      PCIN(43) => \tmp_product__0_n_125\,
      PCIN(42) => \tmp_product__0_n_126\,
      PCIN(41) => \tmp_product__0_n_127\,
      PCIN(40) => \tmp_product__0_n_128\,
      PCIN(39) => \tmp_product__0_n_129\,
      PCIN(38) => \tmp_product__0_n_130\,
      PCIN(37) => \tmp_product__0_n_131\,
      PCIN(36) => \tmp_product__0_n_132\,
      PCIN(35) => \tmp_product__0_n_133\,
      PCIN(34) => \tmp_product__0_n_134\,
      PCIN(33) => \tmp_product__0_n_135\,
      PCIN(32) => \tmp_product__0_n_136\,
      PCIN(31) => \tmp_product__0_n_137\,
      PCIN(30) => \tmp_product__0_n_138\,
      PCIN(29) => \tmp_product__0_n_139\,
      PCIN(28) => \tmp_product__0_n_140\,
      PCIN(27) => \tmp_product__0_n_141\,
      PCIN(26) => \tmp_product__0_n_142\,
      PCIN(25) => \tmp_product__0_n_143\,
      PCIN(24) => \tmp_product__0_n_144\,
      PCIN(23) => \tmp_product__0_n_145\,
      PCIN(22) => \tmp_product__0_n_146\,
      PCIN(21) => \tmp_product__0_n_147\,
      PCIN(20) => \tmp_product__0_n_148\,
      PCIN(19) => \tmp_product__0_n_149\,
      PCIN(18) => \tmp_product__0_n_150\,
      PCIN(17) => \tmp_product__0_n_151\,
      PCIN(16) => \tmp_product__0_n_152\,
      PCIN(15) => \tmp_product__0_n_153\,
      PCIN(14) => \tmp_product__0_n_154\,
      PCIN(13) => \tmp_product__0_n_155\,
      PCIN(12) => \tmp_product__0_n_156\,
      PCIN(11) => \tmp_product__0_n_157\,
      PCIN(10) => \tmp_product__0_n_158\,
      PCIN(9) => \tmp_product__0_n_159\,
      PCIN(8) => \tmp_product__0_n_160\,
      PCIN(7) => \tmp_product__0_n_161\,
      PCIN(6) => \tmp_product__0_n_162\,
      PCIN(5) => \tmp_product__0_n_163\,
      PCIN(4) => \tmp_product__0_n_164\,
      PCIN(3) => \tmp_product__0_n_165\,
      PCIN(2) => \tmp_product__0_n_166\,
      PCIN(1) => \tmp_product__0_n_167\,
      PCIN(0) => \tmp_product__0_n_168\,
      PCOUT(47 downto 0) => \NLW_p_tmp_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_tmp_reg__2_UNDERFLOW_UNCONNECTED\
    );
\tmp_32_reg_1142[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_tmp_reg__2_n_73\,
      I1 => \p_tmp_reg__0_n_90\,
      O => \tmp_32_reg_1142[25]_i_2_n_15\
    );
\tmp_32_reg_1142_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul1_reg_1137_reg[60]_i_1_n_15\,
      CO(3 downto 0) => \NLW_tmp_32_reg_1142_reg[25]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_32_reg_1142_reg[25]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_tmp_reg(25),
      S(3 downto 1) => B"000",
      S(0) => \tmp_32_reg_1142[25]_i_2_n_15\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_i(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_i(31),
      B(16) => a_i(31),
      B(15) => a_i(31),
      B(14 downto 0) => a_i(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_73,
      P(46) => tmp_product_n_74,
      P(45) => tmp_product_n_75,
      P(44) => tmp_product_n_76,
      P(43) => tmp_product_n_77,
      P(42) => tmp_product_n_78,
      P(41) => tmp_product_n_79,
      P(40) => tmp_product_n_80,
      P(39) => tmp_product_n_81,
      P(38) => tmp_product_n_82,
      P(37) => tmp_product_n_83,
      P(36) => tmp_product_n_84,
      P(35) => tmp_product_n_85,
      P(34) => tmp_product_n_86,
      P(33) => tmp_product_n_87,
      P(32) => tmp_product_n_88,
      P(31) => tmp_product_n_89,
      P(30) => tmp_product_n_90,
      P(29) => tmp_product_n_91,
      P(28) => tmp_product_n_92,
      P(27) => tmp_product_n_93,
      P(26) => tmp_product_n_94,
      P(25) => tmp_product_n_95,
      P(24) => tmp_product_n_96,
      P(23) => tmp_product_n_97,
      P(22) => tmp_product_n_98,
      P(21) => tmp_product_n_99,
      P(20) => tmp_product_n_100,
      P(19) => tmp_product_n_101,
      P(18) => tmp_product_n_102,
      P(17) => tmp_product_n_103,
      P(16) => tmp_product_n_104,
      P(15) => tmp_product_n_105,
      P(14) => tmp_product_n_106,
      P(13) => tmp_product_n_107,
      P(12) => tmp_product_n_108,
      P(11) => tmp_product_n_109,
      P(10) => tmp_product_n_110,
      P(9) => tmp_product_n_111,
      P(8) => tmp_product_n_112,
      P(7) => tmp_product_n_113,
      P(6) => tmp_product_n_114,
      P(5) => tmp_product_n_115,
      P(4) => tmp_product_n_116,
      P(3) => tmp_product_n_117,
      P(2) => tmp_product_n_118,
      P(1) => tmp_product_n_119,
      P(0) => tmp_product_n_120,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_121,
      PCOUT(46) => tmp_product_n_122,
      PCOUT(45) => tmp_product_n_123,
      PCOUT(44) => tmp_product_n_124,
      PCOUT(43) => tmp_product_n_125,
      PCOUT(42) => tmp_product_n_126,
      PCOUT(41) => tmp_product_n_127,
      PCOUT(40) => tmp_product_n_128,
      PCOUT(39) => tmp_product_n_129,
      PCOUT(38) => tmp_product_n_130,
      PCOUT(37) => tmp_product_n_131,
      PCOUT(36) => tmp_product_n_132,
      PCOUT(35) => tmp_product_n_133,
      PCOUT(34) => tmp_product_n_134,
      PCOUT(33) => tmp_product_n_135,
      PCOUT(32) => tmp_product_n_136,
      PCOUT(31) => tmp_product_n_137,
      PCOUT(30) => tmp_product_n_138,
      PCOUT(29) => tmp_product_n_139,
      PCOUT(28) => tmp_product_n_140,
      PCOUT(27) => tmp_product_n_141,
      PCOUT(26) => tmp_product_n_142,
      PCOUT(25) => tmp_product_n_143,
      PCOUT(24) => tmp_product_n_144,
      PCOUT(23) => tmp_product_n_145,
      PCOUT(22) => tmp_product_n_146,
      PCOUT(21) => tmp_product_n_147,
      PCOUT(20) => tmp_product_n_148,
      PCOUT(19) => tmp_product_n_149,
      PCOUT(18) => tmp_product_n_150,
      PCOUT(17) => tmp_product_n_151,
      PCOUT(16) => tmp_product_n_152,
      PCOUT(15) => tmp_product_n_153,
      PCOUT(14) => tmp_product_n_154,
      PCOUT(13) => tmp_product_n_155,
      PCOUT(12) => tmp_product_n_156,
      PCOUT(11) => tmp_product_n_157,
      PCOUT(10) => tmp_product_n_158,
      PCOUT(9) => tmp_product_n_159,
      PCOUT(8) => tmp_product_n_160,
      PCOUT(7) => tmp_product_n_161,
      PCOUT(6) => tmp_product_n_162,
      PCOUT(5) => tmp_product_n_163,
      PCOUT(4) => tmp_product_n_164,
      PCOUT(3) => tmp_product_n_165,
      PCOUT(2) => tmp_product_n_166,
      PCOUT(1) => tmp_product_n_167,
      PCOUT(0) => tmp_product_n_168,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => a_i(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__0_n_39\,
      ACOUT(28) => \tmp_product__0_n_40\,
      ACOUT(27) => \tmp_product__0_n_41\,
      ACOUT(26) => \tmp_product__0_n_42\,
      ACOUT(25) => \tmp_product__0_n_43\,
      ACOUT(24) => \tmp_product__0_n_44\,
      ACOUT(23) => \tmp_product__0_n_45\,
      ACOUT(22) => \tmp_product__0_n_46\,
      ACOUT(21) => \tmp_product__0_n_47\,
      ACOUT(20) => \tmp_product__0_n_48\,
      ACOUT(19) => \tmp_product__0_n_49\,
      ACOUT(18) => \tmp_product__0_n_50\,
      ACOUT(17) => \tmp_product__0_n_51\,
      ACOUT(16) => \tmp_product__0_n_52\,
      ACOUT(15) => \tmp_product__0_n_53\,
      ACOUT(14) => \tmp_product__0_n_54\,
      ACOUT(13) => \tmp_product__0_n_55\,
      ACOUT(12) => \tmp_product__0_n_56\,
      ACOUT(11) => \tmp_product__0_n_57\,
      ACOUT(10) => \tmp_product__0_n_58\,
      ACOUT(9) => \tmp_product__0_n_59\,
      ACOUT(8) => \tmp_product__0_n_60\,
      ACOUT(7) => \tmp_product__0_n_61\,
      ACOUT(6) => \tmp_product__0_n_62\,
      ACOUT(5) => \tmp_product__0_n_63\,
      ACOUT(4) => \tmp_product__0_n_64\,
      ACOUT(3) => \tmp_product__0_n_65\,
      ACOUT(2) => \tmp_product__0_n_66\,
      ACOUT(1) => \tmp_product__0_n_67\,
      ACOUT(0) => \tmp_product__0_n_68\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => b_i(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_73\,
      P(46) => \tmp_product__0_n_74\,
      P(45) => \tmp_product__0_n_75\,
      P(44) => \tmp_product__0_n_76\,
      P(43) => \tmp_product__0_n_77\,
      P(42) => \tmp_product__0_n_78\,
      P(41) => \tmp_product__0_n_79\,
      P(40) => \tmp_product__0_n_80\,
      P(39) => \tmp_product__0_n_81\,
      P(38) => \tmp_product__0_n_82\,
      P(37) => \tmp_product__0_n_83\,
      P(36) => \tmp_product__0_n_84\,
      P(35) => \tmp_product__0_n_85\,
      P(34) => \tmp_product__0_n_86\,
      P(33) => \tmp_product__0_n_87\,
      P(32) => \tmp_product__0_n_88\,
      P(31) => \tmp_product__0_n_89\,
      P(30) => \tmp_product__0_n_90\,
      P(29) => \tmp_product__0_n_91\,
      P(28) => \tmp_product__0_n_92\,
      P(27) => \tmp_product__0_n_93\,
      P(26) => \tmp_product__0_n_94\,
      P(25) => \tmp_product__0_n_95\,
      P(24) => \tmp_product__0_n_96\,
      P(23) => \tmp_product__0_n_97\,
      P(22) => \tmp_product__0_n_98\,
      P(21) => \tmp_product__0_n_99\,
      P(20) => \tmp_product__0_n_100\,
      P(19) => \tmp_product__0_n_101\,
      P(18) => \tmp_product__0_n_102\,
      P(17) => \tmp_product__0_n_103\,
      P(16) => \tmp_product__0_n_104\,
      P(15) => \tmp_product__0_n_105\,
      P(14) => \tmp_product__0_n_106\,
      P(13) => \tmp_product__0_n_107\,
      P(12) => \tmp_product__0_n_108\,
      P(11) => \tmp_product__0_n_109\,
      P(10) => \tmp_product__0_n_110\,
      P(9) => \tmp_product__0_n_111\,
      P(8) => \tmp_product__0_n_112\,
      P(7) => \tmp_product__0_n_113\,
      P(6) => \tmp_product__0_n_114\,
      P(5) => \tmp_product__0_n_115\,
      P(4) => \tmp_product__0_n_116\,
      P(3) => \tmp_product__0_n_117\,
      P(2) => \tmp_product__0_n_118\,
      P(1) => \tmp_product__0_n_119\,
      P(0) => \tmp_product__0_n_120\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_121\,
      PCOUT(46) => \tmp_product__0_n_122\,
      PCOUT(45) => \tmp_product__0_n_123\,
      PCOUT(44) => \tmp_product__0_n_124\,
      PCOUT(43) => \tmp_product__0_n_125\,
      PCOUT(42) => \tmp_product__0_n_126\,
      PCOUT(41) => \tmp_product__0_n_127\,
      PCOUT(40) => \tmp_product__0_n_128\,
      PCOUT(39) => \tmp_product__0_n_129\,
      PCOUT(38) => \tmp_product__0_n_130\,
      PCOUT(37) => \tmp_product__0_n_131\,
      PCOUT(36) => \tmp_product__0_n_132\,
      PCOUT(35) => \tmp_product__0_n_133\,
      PCOUT(34) => \tmp_product__0_n_134\,
      PCOUT(33) => \tmp_product__0_n_135\,
      PCOUT(32) => \tmp_product__0_n_136\,
      PCOUT(31) => \tmp_product__0_n_137\,
      PCOUT(30) => \tmp_product__0_n_138\,
      PCOUT(29) => \tmp_product__0_n_139\,
      PCOUT(28) => \tmp_product__0_n_140\,
      PCOUT(27) => \tmp_product__0_n_141\,
      PCOUT(26) => \tmp_product__0_n_142\,
      PCOUT(25) => \tmp_product__0_n_143\,
      PCOUT(24) => \tmp_product__0_n_144\,
      PCOUT(23) => \tmp_product__0_n_145\,
      PCOUT(22) => \tmp_product__0_n_146\,
      PCOUT(21) => \tmp_product__0_n_147\,
      PCOUT(20) => \tmp_product__0_n_148\,
      PCOUT(19) => \tmp_product__0_n_149\,
      PCOUT(18) => \tmp_product__0_n_150\,
      PCOUT(17) => \tmp_product__0_n_151\,
      PCOUT(16) => \tmp_product__0_n_152\,
      PCOUT(15) => \tmp_product__0_n_153\,
      PCOUT(14) => \tmp_product__0_n_154\,
      PCOUT(13) => \tmp_product__0_n_155\,
      PCOUT(12) => \tmp_product__0_n_156\,
      PCOUT(11) => \tmp_product__0_n_157\,
      PCOUT(10) => \tmp_product__0_n_158\,
      PCOUT(9) => \tmp_product__0_n_159\,
      PCOUT(8) => \tmp_product__0_n_160\,
      PCOUT(7) => \tmp_product__0_n_161\,
      PCOUT(6) => \tmp_product__0_n_162\,
      PCOUT(5) => \tmp_product__0_n_163\,
      PCOUT(4) => \tmp_product__0_n_164\,
      PCOUT(3) => \tmp_product__0_n_165\,
      PCOUT(2) => \tmp_product__0_n_166\,
      PCOUT(1) => \tmp_product__0_n_167\,
      PCOUT(0) => \tmp_product__0_n_168\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_red_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 30 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mat_in_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_red_ram : entity is "matrixAvg_red_ram";
end design_1_matrixAvg_0_0_matrixAvg_red_ram;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_red_ram is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ce0 : STD_LOGIC;
  signal red_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 28800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => p(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31) => red_q0(31),
      DOADO(30 downto 0) => DOADO(30 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_15_28_28_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red_q0(31),
      I1 => \q0_reg[31]\(0),
      O => S(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => \mat_in_V_data_V_0_state_reg[0]\,
      I3 => Q(0),
      O => ce0
    );
ram_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \mat_in_V_data_V_0_state_reg[0]\,
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_red_ram_13 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 30 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mat_in_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_red_ram_13 : entity is "matrixAvg_red_ram";
end design_1_matrixAvg_0_0_matrixAvg_red_ram_13;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_red_ram_13 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ce00_out : STD_LOGIC;
  signal green_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 28800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31) => green_q0(31),
      DOADO(30 downto 0) => DOADO(30 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce00_out,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_15_28_28_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green_q0(31),
      I1 => \q0_reg[31]\(0),
      O => S(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mat_in_V_data_V_0_state_reg[0]\,
      I1 => Q(0),
      O => \^wea\(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \mat_in_V_data_V_0_state_reg[0]\,
      O => ce00_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_red_ram_17 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 30 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mat_in_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_in_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mat_in_V_data_V_0_payload_A_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mat_in_V_data_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_red_ram_17 : entity is "matrixAvg_red_ram";
end design_1_matrixAvg_0_0_matrixAvg_red_ram_17;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_red_ram_17 is
  signal \^diadi\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal blue_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ce01_out : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 28800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
begin
  DIADI(31 downto 0) <= \^diadi\(31 downto 0);
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \^diadi\(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31) => blue_q0(31),
      DOADO(30 downto 0) => DOADO(30 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce01_out,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_15_28_28_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue_q0(31),
      I1 => \q0_reg[31]\(0),
      O => S(0)
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \mat_in_V_data_V_0_state_reg[0]\,
      O => ce01_out
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mat_in_V_data_V_0_state_reg[0]\,
      I1 => Q(0),
      O => \^wea\(0)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(31),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(31),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(31)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(30),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(30),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(30)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(29),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(29),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(29)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(28),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(28),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(28)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(27),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(27),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(27)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(26),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(26),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(26)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(25),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(25),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(25)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(24),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(24),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(24)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(23),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(23),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(23)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(22),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(22),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(22)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(21),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(21),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(21)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(20),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(20),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(20)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(19),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(19),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(19)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(18),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(18),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(18)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(17),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(17),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(17)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(16),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(16),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(16)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(15),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(15),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(15)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(14),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(14),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(14)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(13),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(13),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(13)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(12),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(12),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(12)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(11),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(11),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(11)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(10),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(10),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(10)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(9),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(9),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(9)
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(8),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(8),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(8)
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(7),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(7),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(7)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(6),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(6),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(6)
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(5),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(5),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(5)
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(4),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(4),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(4)
    );
ram_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(3),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(3),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(3)
    );
ram_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(2),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(2),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(2)
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(1),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(1),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(1)
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mat_in_V_data_V_0_payload_B_reg[31]\(0),
      I1 => \mat_in_V_data_V_0_payload_A_reg[31]\(0),
      I2 => mat_in_V_data_V_0_sel,
      O => \^diadi\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb is
  port (
    ap_NS_fsm247_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mat_out_V_last_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_id_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_dest_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_strb_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_keep_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_out_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i6_reg_497_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_10_reg_1067_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_13_reg_1177 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb : entity is "matrixAvg_cell_avbkb";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb is
begin
matrixAvg_cell_avbkb_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_16
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_NS_fsm247_out => ap_NS_fsm247_out,
      ap_clk => ap_clk,
      \i6_reg_497_reg[3]\(3 downto 0) => \i6_reg_497_reg[3]\(3 downto 0),
      \mat_out_V_data_V_1_state_reg[1]\(0) => \mat_out_V_data_V_1_state_reg[1]\(0),
      \mat_out_V_dest_V_1_state_reg[1]\(0) => \mat_out_V_dest_V_1_state_reg[1]\(0),
      \mat_out_V_id_V_1_state_reg[1]\(0) => \mat_out_V_id_V_1_state_reg[1]\(0),
      \mat_out_V_keep_V_1_state_reg[1]\(0) => \mat_out_V_keep_V_1_state_reg[1]\(0),
      \mat_out_V_last_V_1_state_reg[1]\(0) => \mat_out_V_last_V_1_state_reg[1]\(0),
      \mat_out_V_strb_V_1_state_reg[1]\(0) => \mat_out_V_strb_V_1_state_reg[1]\(0),
      \mat_out_V_user_V_1_state_reg[1]\(0) => \mat_out_V_user_V_1_state_reg[1]\(0),
      \q0_reg[31]_0\(31 downto 0) => \q0_reg[31]\(31 downto 0),
      \q0_reg[31]_1\(31 downto 0) => \q0_reg[31]_0\(31 downto 0),
      \tmp_10_reg_1067_reg[3]\(3 downto 0) => \tmp_10_reg_1067_reg[3]\(3 downto 0),
      tmp_13_reg_1177(31 downto 0) => tmp_13_reg_1177(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_0 is
  port (
    \mat_out_V_data_V_1_payload_B_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i4_reg_486_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_10_reg_1067_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_12_reg_1172 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_0 : entity is "matrixAvg_cell_avbkb";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_0;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_0 is
begin
matrixAvg_cell_avbkb_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_15
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      \i4_reg_486_reg[3]\(3 downto 0) => \i4_reg_486_reg[3]\(3 downto 0),
      \mat_out_V_data_V_1_payload_B_reg[31]\(31 downto 0) => \mat_out_V_data_V_1_payload_B_reg[31]\(31 downto 0),
      \tmp_10_reg_1067_reg[3]\(3 downto 0) => \tmp_10_reg_1067_reg[3]\(3 downto 0),
      tmp_12_reg_1172(31 downto 0) => tmp_12_reg_1172(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_1 is
  port (
    \mat_out_V_data_V_1_payload_B_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i3_reg_475_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_10_reg_1067_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_11_reg_1167 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_1 : entity is "matrixAvg_cell_avbkb";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_1;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_1 is
begin
matrixAvg_cell_avbkb_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_14
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      \i3_reg_475_reg[3]\(3 downto 0) => \i3_reg_475_reg[3]\(3 downto 0),
      \mat_out_V_data_V_1_payload_B_reg[31]\(31 downto 0) => \mat_out_V_data_V_1_payload_B_reg[31]\(31 downto 0),
      \tmp_10_reg_1067_reg[3]\(3 downto 0) => \tmp_10_reg_1067_reg[3]\(3 downto 0),
      tmp_11_reg_1167(31 downto 0) => tmp_11_reg_1167(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_6 is
  port (
    p_0_in : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \indvar_flatten_next_reg_1006_reg[1]\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC;
    \q0_reg[0]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_36_reg_1116_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_blue_addr_1_reg_1049_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_5_reg_464_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \exitcond_flatten_reg_1002_reg[0]\ : in STD_LOGIC;
    \i_3_reg_420_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_6 : entity is "matrixAvg_cell_avbkb";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_6;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_6 is
begin
matrixAvg_cell_avbkb_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_10
     port map (
      DOADO(30 downto 0) => DOADO(30 downto 0),
      E(0) => E(0),
      I3(3) => \q0_reg[0]_3\,
      I3(2) => \q0_reg[0]_1\,
      I3(1) => \q0_reg[0]_0\,
      I3(0) => \q0_reg[0]_2\,
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \ap_CS_fsm_reg[11]\(3 downto 0) => \ap_CS_fsm_reg[11]\(3 downto 0),
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      \exitcond_flatten_reg_1002_reg[0]\ => \exitcond_flatten_reg_1002_reg[0]\,
      \i_3_reg_420_reg[3]\(3 downto 0) => \i_3_reg_420_reg[3]\(3 downto 0),
      \i_5_reg_464_reg[3]\(3 downto 0) => \i_5_reg_464_reg[3]\(3 downto 0),
      \indvar_flatten_next_reg_1006_reg[1]\ => \indvar_flatten_next_reg_1006_reg[1]\,
      p_0_in => p_0_in,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \sum_blue_addr_1_reg_1049_reg[3]\(3 downto 0) => \sum_blue_addr_1_reg_1049_reg[3]\(3 downto 0),
      \tmp_36_reg_1116_reg[0]\(31 downto 0) => \tmp_36_reg_1116_reg[0]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_7 is
  port (
    \tmp_33_reg_1105_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_3_reg_420_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[0]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[1]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[2]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_7 : entity is "matrixAvg_cell_avbkb";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_7;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_7 is
begin
matrixAvg_cell_avbkb_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram_9
     port map (
      DOADO(30 downto 0) => DOADO(30 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      S(0) => S(0),
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      \i_3_reg_420_reg[0]\ => \i_3_reg_420_reg[0]\,
      p_0_in => p_0_in,
      \tmp_33_reg_1105_reg[0]\(31 downto 0) => \tmp_33_reg_1105_reg[0]\(31 downto 0),
      \tmp_3_mid2_v_v_reg_1017_reg[0]\ => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      \tmp_3_mid2_v_v_reg_1017_reg[1]\ => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      \tmp_3_mid2_v_v_reg_1017_reg[2]\ => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      \tmp_3_mid2_v_v_reg_1017_reg[3]\ => \tmp_3_mid2_v_v_reg_1017_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_8 is
  port (
    \tmp_30_reg_1094_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_3_reg_420_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[0]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[1]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[2]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_8 : entity is "matrixAvg_cell_avbkb";
end design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_8;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_8 is
begin
matrixAvg_cell_avbkb_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_ram
     port map (
      DOADO(30 downto 0) => DOADO(30 downto 0),
      E(0) => E(0),
      I3(3) => \tmp_3_mid2_v_v_reg_1017_reg[3]\,
      I3(2) => \tmp_3_mid2_v_v_reg_1017_reg[2]\,
      I3(1) => \tmp_3_mid2_v_v_reg_1017_reg[1]\,
      I3(0) => \tmp_3_mid2_v_v_reg_1017_reg[0]\,
      Q(0) => Q(0),
      S(0) => S(0),
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      \i_3_reg_420_reg[0]\ => \i_3_reg_420_reg[0]\,
      p_0_in => p_0_in,
      \tmp_30_reg_1094_reg[0]\(31 downto 0) => \tmp_30_reg_1094_reg[0]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \j_reg_442_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    indvar_flatten_next_fu_584_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_next_reg_1006_reg[8]\ : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_rep\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \exitcond_flatten_reg_1002_reg[0]\ : in STD_LOGIC;
    \tmp_3_mid2_v_v_reg_1017_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_4_reg_453_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \i_10_reg_1054_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[8]_rep_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \indvar_flatten_next_reg_1006_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \indvar_flatten_reg_431_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_2_reg_408_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \i_1_reg_396_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \i_reg_384_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi : entity is "matrixAvg_mac_mulfYi";
end design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi is
begin
matrixAvg_mac_mulfYi_DSP48_0_U: entity work.design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi_DSP48_0
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep\,
      \ap_CS_fsm_reg[8]_rep_0\ => \ap_CS_fsm_reg[8]_rep_0\,
      \ap_CS_fsm_reg[9]\(0) => \ap_CS_fsm_reg[9]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      \exitcond_flatten_reg_1002_reg[0]\ => \exitcond_flatten_reg_1002_reg[0]\,
      \i_10_reg_1054_reg[6]\(6 downto 0) => \i_10_reg_1054_reg[6]\(6 downto 0),
      \i_1_reg_396_reg[9]\(9 downto 0) => \i_1_reg_396_reg[9]\(9 downto 0),
      \i_2_reg_408_reg[9]\(9 downto 0) => \i_2_reg_408_reg[9]\(9 downto 0),
      \i_4_reg_453_reg[6]\(6 downto 0) => \i_4_reg_453_reg[6]\(6 downto 0),
      \i_reg_384_reg[9]\(9 downto 0) => \i_reg_384_reg[9]\(9 downto 0),
      indvar_flatten_next_fu_584_p2(0) => indvar_flatten_next_fu_584_p2(0),
      \indvar_flatten_next_reg_1006_reg[8]\ => \indvar_flatten_next_reg_1006_reg[8]\,
      \indvar_flatten_next_reg_1006_reg[9]\(9 downto 0) => \indvar_flatten_next_reg_1006_reg[9]\(9 downto 0),
      \indvar_flatten_reg_431_reg[9]\(9 downto 0) => \indvar_flatten_reg_431_reg[9]\(9 downto 0),
      \j_reg_442_reg[3]\(2 downto 0) => \j_reg_442_reg[3]\(2 downto 0),
      p_0(0) => p(0),
      p_1(6 downto 0) => p_0(6 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      ram_reg(9 downto 0) => ram_reg(9 downto 0),
      ram_reg_0(9 downto 0) => ram_reg_0(9 downto 0),
      sel0(2 downto 0) => sel0(2 downto 0),
      \tmp_3_mid2_v_v_reg_1017_reg[3]\(3 downto 0) => \tmp_3_mid2_v_v_reg_1017_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mul_32seOg is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    p_tmp_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tmp_30_reg_1094 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg : entity is "matrixAvg_mul_32seOg";
end design_1_matrixAvg_0_0_matrixAvg_mul_32seOg;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg is
begin
matrixAvg_mul_32seOg_MulnS_0_U: entity work.design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_12
     port map (
      D(38 downto 0) => D(38 downto 0),
      ap_clk => ap_clk,
      in0(31) => tmp_30_reg_1094,
      in0(30 downto 0) => Q(30 downto 0),
      p_tmp_reg(25 downto 0) => p_tmp_reg(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    p_tmp_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tmp_33_reg_1105 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_3 : entity is "matrixAvg_mul_32seOg";
end design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_3;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_3 is
begin
matrixAvg_mul_32seOg_MulnS_0_U: entity work.design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0_11
     port map (
      D(38 downto 0) => D(38 downto 0),
      ap_clk => ap_clk,
      in0(31) => tmp_33_reg_1105,
      in0(30 downto 0) => Q(30 downto 0),
      p_tmp_reg(25 downto 0) => p_tmp_reg(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    p_tmp_reg : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tmp_36_reg_1116 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_4 : entity is "matrixAvg_mul_32seOg";
end design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_4;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_4 is
begin
matrixAvg_mul_32seOg_MulnS_0_U: entity work.design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_MulnS_0
     port map (
      D(38 downto 0) => D(38 downto 0),
      ap_clk => ap_clk,
      in0(31) => tmp_36_reg_1116,
      in0(30 downto 0) => Q(30 downto 0),
      p_tmp_reg(25 downto 0) => p_tmp_reg(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_red is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 30 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mat_in_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mat_in_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mat_in_V_data_V_0_payload_A_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mat_in_V_data_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_red : entity is "matrixAvg_red";
end design_1_matrixAvg_0_0_matrixAvg_red;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_red is
begin
matrixAvg_red_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_red_ram_17
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(30 downto 0) => DOADO(30 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \mat_in_V_data_V_0_payload_A_reg[31]\(31 downto 0) => \mat_in_V_data_V_0_payload_A_reg[31]\(31 downto 0),
      \mat_in_V_data_V_0_payload_B_reg[31]\(31 downto 0) => \mat_in_V_data_V_0_payload_B_reg[31]\(31 downto 0),
      mat_in_V_data_V_0_sel => mat_in_V_data_V_0_sel,
      \mat_in_V_data_V_0_state_reg[0]\ => \mat_in_V_data_V_0_state_reg[0]\,
      \q0_reg[31]\(0) => \q0_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_red_2 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 30 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mat_in_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_red_2 : entity is "matrixAvg_red";
end design_1_matrixAvg_0_0_matrixAvg_red_2;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_red_2 is
begin
matrixAvg_red_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_red_ram_13
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(30 downto 0) => DOADO(30 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \mat_in_V_data_V_0_state_reg[0]\ => \mat_in_V_data_V_0_state_reg[0]\,
      \q0_reg[31]\(0) => \q0_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg_red_5 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 30 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mat_in_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg_red_5 : entity is "matrixAvg_red";
end design_1_matrixAvg_0_0_matrixAvg_red_5;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg_red_5 is
begin
matrixAvg_red_ram_U: entity work.design_1_matrixAvg_0_0_matrixAvg_red_ram
     port map (
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(30 downto 0) => DOADO(30 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \mat_in_V_data_V_0_state_reg[0]\ => \mat_in_V_data_V_0_state_reg[0]\,
      p(9 downto 0) => p(9 downto 0),
      \q0_reg[31]\(0) => \q0_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0_matrixAvg is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mat_in_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mat_in_TVALID : in STD_LOGIC;
    mat_in_TREADY : out STD_LOGIC;
    mat_in_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_in_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mat_out_TVALID : out STD_LOGIC;
    mat_out_TREADY : in STD_LOGIC;
    mat_out_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_out_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_matrixAvg_0_0_matrixAvg : entity is "matrixAvg";
end design_1_matrixAvg_0_0_matrixAvg;

architecture STRUCTURE of design_1_matrixAvg_0_0_matrixAvg is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal RESIZE1_in0 : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_3_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_rep_i_1_n_15\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \ap_CS_fsm_reg[8]_rep_n_15\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_15_[13]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm146_out : STD_LOGIC;
  signal ap_NS_fsm150_out : STD_LOGIC;
  signal ap_NS_fsm152_out : STD_LOGIC;
  signal ap_NS_fsm153_out : STD_LOGIC;
  signal ap_NS_fsm155_out : STD_LOGIC;
  signal ap_NS_fsm156_out : STD_LOGIC;
  signal ap_NS_fsm158_out : STD_LOGIC;
  signal ap_NS_fsm159_out : STD_LOGIC;
  signal ap_NS_fsm161_out : STD_LOGIC;
  signal ap_NS_fsm163_out : STD_LOGIC;
  signal ap_NS_fsm247_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_15 : STD_LOGIC;
  signal blue_U_n_46 : STD_LOGIC;
  signal blue_U_n_47 : STD_LOGIC;
  signal blue_U_n_48 : STD_LOGIC;
  signal blue_U_n_49 : STD_LOGIC;
  signal blue_U_n_50 : STD_LOGIC;
  signal blue_U_n_51 : STD_LOGIC;
  signal blue_U_n_52 : STD_LOGIC;
  signal blue_U_n_53 : STD_LOGIC;
  signal blue_U_n_54 : STD_LOGIC;
  signal blue_U_n_55 : STD_LOGIC;
  signal blue_U_n_56 : STD_LOGIC;
  signal blue_U_n_57 : STD_LOGIC;
  signal blue_U_n_58 : STD_LOGIC;
  signal blue_U_n_59 : STD_LOGIC;
  signal blue_U_n_60 : STD_LOGIC;
  signal blue_U_n_61 : STD_LOGIC;
  signal blue_U_n_62 : STD_LOGIC;
  signal blue_U_n_63 : STD_LOGIC;
  signal blue_U_n_64 : STD_LOGIC;
  signal blue_U_n_65 : STD_LOGIC;
  signal blue_U_n_66 : STD_LOGIC;
  signal blue_U_n_67 : STD_LOGIC;
  signal blue_U_n_68 : STD_LOGIC;
  signal blue_U_n_69 : STD_LOGIC;
  signal blue_U_n_70 : STD_LOGIC;
  signal blue_U_n_71 : STD_LOGIC;
  signal blue_U_n_72 : STD_LOGIC;
  signal blue_U_n_73 : STD_LOGIC;
  signal blue_U_n_74 : STD_LOGIC;
  signal blue_U_n_75 : STD_LOGIC;
  signal blue_U_n_76 : STD_LOGIC;
  signal blue_U_n_77 : STD_LOGIC;
  signal blue_U_n_79 : STD_LOGIC;
  signal blue_q0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ce03_out : STD_LOGIC;
  signal cell_avg_green_U_n_15 : STD_LOGIC;
  signal cell_avg_green_U_n_16 : STD_LOGIC;
  signal cell_avg_green_U_n_17 : STD_LOGIC;
  signal cell_avg_green_U_n_18 : STD_LOGIC;
  signal cell_avg_green_U_n_19 : STD_LOGIC;
  signal cell_avg_green_U_n_20 : STD_LOGIC;
  signal cell_avg_green_U_n_21 : STD_LOGIC;
  signal cell_avg_green_U_n_22 : STD_LOGIC;
  signal cell_avg_green_U_n_23 : STD_LOGIC;
  signal cell_avg_green_U_n_24 : STD_LOGIC;
  signal cell_avg_green_U_n_25 : STD_LOGIC;
  signal cell_avg_green_U_n_26 : STD_LOGIC;
  signal cell_avg_green_U_n_27 : STD_LOGIC;
  signal cell_avg_green_U_n_28 : STD_LOGIC;
  signal cell_avg_green_U_n_29 : STD_LOGIC;
  signal cell_avg_green_U_n_30 : STD_LOGIC;
  signal cell_avg_green_U_n_31 : STD_LOGIC;
  signal cell_avg_green_U_n_32 : STD_LOGIC;
  signal cell_avg_green_U_n_33 : STD_LOGIC;
  signal cell_avg_green_U_n_34 : STD_LOGIC;
  signal cell_avg_green_U_n_35 : STD_LOGIC;
  signal cell_avg_green_U_n_36 : STD_LOGIC;
  signal cell_avg_green_U_n_37 : STD_LOGIC;
  signal cell_avg_green_U_n_38 : STD_LOGIC;
  signal cell_avg_green_U_n_39 : STD_LOGIC;
  signal cell_avg_green_U_n_40 : STD_LOGIC;
  signal cell_avg_green_U_n_41 : STD_LOGIC;
  signal cell_avg_green_U_n_42 : STD_LOGIC;
  signal cell_avg_green_U_n_43 : STD_LOGIC;
  signal cell_avg_green_U_n_44 : STD_LOGIC;
  signal cell_avg_green_U_n_45 : STD_LOGIC;
  signal cell_avg_green_U_n_46 : STD_LOGIC;
  signal cell_avg_red_U_n_15 : STD_LOGIC;
  signal cell_avg_red_U_n_16 : STD_LOGIC;
  signal cell_avg_red_U_n_17 : STD_LOGIC;
  signal cell_avg_red_U_n_18 : STD_LOGIC;
  signal cell_avg_red_U_n_19 : STD_LOGIC;
  signal cell_avg_red_U_n_20 : STD_LOGIC;
  signal cell_avg_red_U_n_21 : STD_LOGIC;
  signal cell_avg_red_U_n_22 : STD_LOGIC;
  signal cell_avg_red_U_n_23 : STD_LOGIC;
  signal cell_avg_red_U_n_24 : STD_LOGIC;
  signal cell_avg_red_U_n_25 : STD_LOGIC;
  signal cell_avg_red_U_n_26 : STD_LOGIC;
  signal cell_avg_red_U_n_27 : STD_LOGIC;
  signal cell_avg_red_U_n_28 : STD_LOGIC;
  signal cell_avg_red_U_n_29 : STD_LOGIC;
  signal cell_avg_red_U_n_30 : STD_LOGIC;
  signal cell_avg_red_U_n_31 : STD_LOGIC;
  signal cell_avg_red_U_n_32 : STD_LOGIC;
  signal cell_avg_red_U_n_33 : STD_LOGIC;
  signal cell_avg_red_U_n_34 : STD_LOGIC;
  signal cell_avg_red_U_n_35 : STD_LOGIC;
  signal cell_avg_red_U_n_36 : STD_LOGIC;
  signal cell_avg_red_U_n_37 : STD_LOGIC;
  signal cell_avg_red_U_n_38 : STD_LOGIC;
  signal cell_avg_red_U_n_39 : STD_LOGIC;
  signal cell_avg_red_U_n_40 : STD_LOGIC;
  signal cell_avg_red_U_n_41 : STD_LOGIC;
  signal cell_avg_red_U_n_42 : STD_LOGIC;
  signal cell_avg_red_U_n_43 : STD_LOGIC;
  signal cell_avg_red_U_n_44 : STD_LOGIC;
  signal cell_avg_red_U_n_45 : STD_LOGIC;
  signal cell_avg_red_U_n_46 : STD_LOGIC;
  signal exitcond_flatten_fu_578_p2 : STD_LOGIC;
  signal \exitcond_flatten_reg_1002[0]_i_1_n_15\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1002_reg_n_15_[0]\ : STD_LOGIC;
  signal green_U_n_47 : STD_LOGIC;
  signal green_q0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i3_reg_475_reg_n_15_[0]\ : STD_LOGIC;
  signal \i3_reg_475_reg_n_15_[1]\ : STD_LOGIC;
  signal \i3_reg_475_reg_n_15_[2]\ : STD_LOGIC;
  signal \i3_reg_475_reg_n_15_[3]\ : STD_LOGIC;
  signal \i4_reg_486_reg_n_15_[0]\ : STD_LOGIC;
  signal \i4_reg_486_reg_n_15_[1]\ : STD_LOGIC;
  signal \i4_reg_486_reg_n_15_[2]\ : STD_LOGIC;
  signal \i4_reg_486_reg_n_15_[3]\ : STD_LOGIC;
  signal \i6_reg_497_reg_n_15_[0]\ : STD_LOGIC;
  signal \i6_reg_497_reg_n_15_[1]\ : STD_LOGIC;
  signal \i6_reg_497_reg_n_15_[2]\ : STD_LOGIC;
  signal \i6_reg_497_reg_n_15_[3]\ : STD_LOGIC;
  signal i_10_fu_636_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_10_reg_1054 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_10_reg_10540 : STD_LOGIC;
  signal \i_10_reg_1054[6]_i_3_n_15\ : STD_LOGIC;
  signal i_11_fu_668_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_11_reg_1062 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_12_fu_894_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_12_reg_1185 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_13_fu_911_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_13_reg_1203 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_14_fu_928_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_14_reg_1221 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_1_reg_396 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_1_reg_396[9]_i_2_n_15\ : STD_LOGIC;
  signal \i_1_reg_396[9]_i_3_n_15\ : STD_LOGIC;
  signal i_2_reg_408 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_2_reg_408[9]_i_2_n_15\ : STD_LOGIC;
  signal \i_2_reg_408[9]_i_3_n_15\ : STD_LOGIC;
  signal \i_3_reg_420[3]_i_2_n_15\ : STD_LOGIC;
  signal \i_3_reg_420[3]_i_4_n_15\ : STD_LOGIC;
  signal \i_3_reg_420[3]_i_5_n_15\ : STD_LOGIC;
  signal \i_3_reg_420_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_4_mid2_reg_1011 : STD_LOGIC;
  signal i_4_mid2_reg_10110 : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[3]\ : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[4]\ : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[5]\ : STD_LOGIC;
  signal \i_4_mid2_reg_1011_reg_n_15_[6]\ : STD_LOGIC;
  signal i_4_phi_fu_457_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_4_reg_453 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_5_reg_464_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_5_reg_464_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_5_reg_464_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_5_reg_464_reg_n_15_[3]\ : STD_LOGIC;
  signal i_6_fu_521_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_6_reg_957 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_6_reg_957[9]_i_2_n_15\ : STD_LOGIC;
  signal i_7_fu_538_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_7_reg_965 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_7_reg_965[9]_i_2_n_15\ : STD_LOGIC;
  signal i_8_fu_555_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_8_reg_973 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_8_reg_973[9]_i_2_n_15\ : STD_LOGIC;
  signal i_9_fu_572_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_reg_384 : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[0]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[1]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[2]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[3]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[4]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[5]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[6]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[7]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[8]\ : STD_LOGIC;
  signal \i_reg_384_reg_n_15_[9]\ : STD_LOGIC;
  signal indvar_flatten_next_fu_584_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal indvar_flatten_next_reg_10060 : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[3]_i_2_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[4]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[5]_i_2_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[6]_i_2_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[7]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[8]_i_1_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[9]_i_2_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[9]_i_3_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[9]_i_4_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006[9]_i_5_n_15\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1006_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal indvar_flatten_reg_431 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal j_phi_fu_446_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal j_reg_442 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mat_in_tready\ : STD_LOGIC;
  signal mat_in_V_data_V_0_ack_in : STD_LOGIC;
  signal mat_in_V_data_V_0_load_A : STD_LOGIC;
  signal mat_in_V_data_V_0_load_B : STD_LOGIC;
  signal mat_in_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mat_in_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mat_in_V_data_V_0_sel : STD_LOGIC;
  signal mat_in_V_data_V_0_sel0 : STD_LOGIC;
  signal mat_in_V_data_V_0_sel_rd_i_1_n_15 : STD_LOGIC;
  signal mat_in_V_data_V_0_sel_wr : STD_LOGIC;
  signal mat_in_V_data_V_0_sel_wr_i_1_n_15 : STD_LOGIC;
  signal \mat_in_V_data_V_0_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_in_V_data_V_0_state[0]_i_2_n_15\ : STD_LOGIC;
  signal \mat_in_V_data_V_0_state[1]_i_1_n_15\ : STD_LOGIC;
  signal \mat_in_V_data_V_0_state_reg_n_15_[0]\ : STD_LOGIC;
  signal mat_in_V_dest_V_0_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mat_in_V_dest_V_0_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_in_V_dest_V_0_state[1]_i_2_n_15\ : STD_LOGIC;
  signal \^mat_out_tvalid\ : STD_LOGIC;
  signal mat_out_V_data_V_1_ack_in : STD_LOGIC;
  signal mat_out_V_data_V_1_data_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mat_out_V_data_V_1_load_A : STD_LOGIC;
  signal mat_out_V_data_V_1_load_B : STD_LOGIC;
  signal mat_out_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mat_out_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mat_out_V_data_V_1_sel : STD_LOGIC;
  signal mat_out_V_data_V_1_sel_rd_i_1_n_15 : STD_LOGIC;
  signal mat_out_V_data_V_1_sel_wr : STD_LOGIC;
  signal mat_out_V_data_V_1_sel_wr_i_1_n_15 : STD_LOGIC;
  signal mat_out_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_data_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_data_V_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal mat_out_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_dest_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_dest_V_1_state[0]_i_2_n_15\ : STD_LOGIC;
  signal \mat_out_V_dest_V_1_state_reg_n_15_[1]\ : STD_LOGIC;
  signal mat_out_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_id_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_id_V_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \mat_out_V_id_V_1_state_reg_n_15_[1]\ : STD_LOGIC;
  signal mat_out_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_keep_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_keep_V_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \mat_out_V_keep_V_1_state_reg_n_15_[1]\ : STD_LOGIC;
  signal mat_out_V_last_V_1_ack_in : STD_LOGIC;
  signal mat_out_V_last_V_1_payload_A : STD_LOGIC;
  signal \mat_out_V_last_V_1_payload_A[0]_i_1_n_15\ : STD_LOGIC;
  signal mat_out_V_last_V_1_payload_B : STD_LOGIC;
  signal \mat_out_V_last_V_1_payload_B[0]_i_1_n_15\ : STD_LOGIC;
  signal mat_out_V_last_V_1_sel : STD_LOGIC;
  signal mat_out_V_last_V_1_sel_rd_i_1_n_15 : STD_LOGIC;
  signal mat_out_V_last_V_1_sel_wr : STD_LOGIC;
  signal mat_out_V_last_V_1_sel_wr_i_1_n_15 : STD_LOGIC;
  signal mat_out_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_last_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_last_V_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal mat_out_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_strb_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_strb_V_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \mat_out_V_strb_V_1_state_reg_n_15_[1]\ : STD_LOGIC;
  signal mat_out_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mat_out_V_user_V_1_state[0]_i_1_n_15\ : STD_LOGIC;
  signal \mat_out_V_user_V_1_state_reg_n_15_[0]\ : STD_LOGIC;
  signal \mat_out_V_user_V_1_state_reg_n_15_[1]\ : STD_LOGIC;
  signal \matrixAvg_cell_avbkb_ram_U/p_0_in\ : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_20 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_32 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_33 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_38 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_39 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_40 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_41 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_42 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_43 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_44 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_45 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_46 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_47 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_48 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_49 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_50 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_51 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_52 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_53 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_54 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_55 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_56 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_57 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_58 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_59 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_60 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_61 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_62 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_63 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_64 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_65 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_66 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_67 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_68 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_69 : STD_LOGIC;
  signal matrixAvg_mac_mulfYi_U4_n_70 : STD_LOGIC;
  signal \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\ : STD_LOGIC_VECTOR ( 64 downto 16 );
  signal \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\ : STD_LOGIC_VECTOR ( 64 downto 16 );
  signal \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\ : STD_LOGIC_VECTOR ( 64 downto 16 );
  signal matrixAvg_mul_32seOg_U1_n_38 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_39 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_40 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_41 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_42 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_43 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_44 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_45 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_46 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_47 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_48 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_49 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_50 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_51 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_52 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U1_n_53 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_38 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_39 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_40 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_41 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_42 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_43 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_44 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_45 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_46 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_47 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_48 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_49 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_50 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_51 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_52 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U2_n_53 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_38 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_39 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_40 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_41 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_42 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_43 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_44 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_45 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_46 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_47 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_48 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_49 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_50 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_51 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_52 : STD_LOGIC;
  signal matrixAvg_mul_32seOg_U3_n_53 : STD_LOGIC;
  signal mul1_reg_1137 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mul9_reg_1147 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mul_reg_1157 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal neg_mul2_fu_804_p2 : STD_LOGIC_VECTOR ( 64 downto 39 );
  signal neg_mul_fu_846_p2 : STD_LOGIC_VECTOR ( 64 downto 39 );
  signal neg_ti1_fu_791_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal neg_ti2_fu_833_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal neg_ti_fu_875_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal red_U_n_47 : STD_LOGIC;
  signal red_q0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal reset : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sum_blue_U_n_16 : STD_LOGIC;
  signal sum_blue_U_n_17 : STD_LOGIC;
  signal sum_blue_U_n_18 : STD_LOGIC;
  signal sum_blue_U_n_19 : STD_LOGIC;
  signal sum_blue_U_n_20 : STD_LOGIC;
  signal sum_blue_U_n_21 : STD_LOGIC;
  signal sum_blue_U_n_23 : STD_LOGIC;
  signal sum_blue_U_n_24 : STD_LOGIC;
  signal sum_blue_U_n_25 : STD_LOGIC;
  signal sum_blue_U_n_26 : STD_LOGIC;
  signal sum_blue_U_n_27 : STD_LOGIC;
  signal sum_blue_U_n_28 : STD_LOGIC;
  signal sum_blue_U_n_29 : STD_LOGIC;
  signal sum_blue_U_n_30 : STD_LOGIC;
  signal sum_blue_U_n_31 : STD_LOGIC;
  signal sum_blue_U_n_32 : STD_LOGIC;
  signal sum_blue_U_n_33 : STD_LOGIC;
  signal sum_blue_U_n_34 : STD_LOGIC;
  signal sum_blue_U_n_35 : STD_LOGIC;
  signal sum_blue_U_n_36 : STD_LOGIC;
  signal sum_blue_U_n_37 : STD_LOGIC;
  signal sum_blue_U_n_38 : STD_LOGIC;
  signal sum_blue_U_n_39 : STD_LOGIC;
  signal sum_blue_U_n_40 : STD_LOGIC;
  signal sum_blue_U_n_41 : STD_LOGIC;
  signal sum_blue_U_n_42 : STD_LOGIC;
  signal sum_blue_U_n_43 : STD_LOGIC;
  signal sum_blue_U_n_44 : STD_LOGIC;
  signal sum_blue_U_n_45 : STD_LOGIC;
  signal sum_blue_U_n_46 : STD_LOGIC;
  signal sum_blue_U_n_47 : STD_LOGIC;
  signal sum_blue_U_n_48 : STD_LOGIC;
  signal sum_blue_U_n_49 : STD_LOGIC;
  signal sum_blue_U_n_50 : STD_LOGIC;
  signal sum_blue_U_n_51 : STD_LOGIC;
  signal sum_blue_U_n_52 : STD_LOGIC;
  signal sum_blue_U_n_53 : STD_LOGIC;
  signal sum_blue_U_n_54 : STD_LOGIC;
  signal sum_blue_addr_1_reg_10490 : STD_LOGIC;
  signal sum_blue_load_reg_1111 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sum_green_U_n_15 : STD_LOGIC;
  signal sum_green_U_n_16 : STD_LOGIC;
  signal sum_green_U_n_17 : STD_LOGIC;
  signal sum_green_U_n_18 : STD_LOGIC;
  signal sum_green_U_n_19 : STD_LOGIC;
  signal sum_green_U_n_20 : STD_LOGIC;
  signal sum_green_U_n_21 : STD_LOGIC;
  signal sum_green_U_n_22 : STD_LOGIC;
  signal sum_green_U_n_23 : STD_LOGIC;
  signal sum_green_U_n_24 : STD_LOGIC;
  signal sum_green_U_n_25 : STD_LOGIC;
  signal sum_green_U_n_26 : STD_LOGIC;
  signal sum_green_U_n_27 : STD_LOGIC;
  signal sum_green_U_n_28 : STD_LOGIC;
  signal sum_green_U_n_29 : STD_LOGIC;
  signal sum_green_U_n_30 : STD_LOGIC;
  signal sum_green_U_n_31 : STD_LOGIC;
  signal sum_green_U_n_32 : STD_LOGIC;
  signal sum_green_U_n_33 : STD_LOGIC;
  signal sum_green_U_n_34 : STD_LOGIC;
  signal sum_green_U_n_35 : STD_LOGIC;
  signal sum_green_U_n_36 : STD_LOGIC;
  signal sum_green_U_n_37 : STD_LOGIC;
  signal sum_green_U_n_38 : STD_LOGIC;
  signal sum_green_U_n_39 : STD_LOGIC;
  signal sum_green_U_n_40 : STD_LOGIC;
  signal sum_green_U_n_41 : STD_LOGIC;
  signal sum_green_U_n_42 : STD_LOGIC;
  signal sum_green_U_n_43 : STD_LOGIC;
  signal sum_green_U_n_44 : STD_LOGIC;
  signal sum_green_U_n_45 : STD_LOGIC;
  signal sum_green_U_n_46 : STD_LOGIC;
  signal sum_green_load_reg_1100 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sum_red_U_n_16 : STD_LOGIC;
  signal sum_red_U_n_17 : STD_LOGIC;
  signal sum_red_U_n_18 : STD_LOGIC;
  signal sum_red_U_n_19 : STD_LOGIC;
  signal sum_red_U_n_20 : STD_LOGIC;
  signal sum_red_U_n_21 : STD_LOGIC;
  signal sum_red_U_n_22 : STD_LOGIC;
  signal sum_red_U_n_23 : STD_LOGIC;
  signal sum_red_U_n_24 : STD_LOGIC;
  signal sum_red_U_n_25 : STD_LOGIC;
  signal sum_red_U_n_26 : STD_LOGIC;
  signal sum_red_U_n_27 : STD_LOGIC;
  signal sum_red_U_n_28 : STD_LOGIC;
  signal sum_red_U_n_29 : STD_LOGIC;
  signal sum_red_U_n_30 : STD_LOGIC;
  signal sum_red_U_n_31 : STD_LOGIC;
  signal sum_red_U_n_32 : STD_LOGIC;
  signal sum_red_U_n_33 : STD_LOGIC;
  signal sum_red_U_n_34 : STD_LOGIC;
  signal sum_red_U_n_35 : STD_LOGIC;
  signal sum_red_U_n_36 : STD_LOGIC;
  signal sum_red_U_n_37 : STD_LOGIC;
  signal sum_red_U_n_38 : STD_LOGIC;
  signal sum_red_U_n_39 : STD_LOGIC;
  signal sum_red_U_n_40 : STD_LOGIC;
  signal sum_red_U_n_41 : STD_LOGIC;
  signal sum_red_U_n_42 : STD_LOGIC;
  signal sum_red_U_n_43 : STD_LOGIC;
  signal sum_red_U_n_44 : STD_LOGIC;
  signal sum_red_U_n_45 : STD_LOGIC;
  signal sum_red_U_n_46 : STD_LOGIC;
  signal sum_red_addr_1_reg_1029 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sum_red_load_reg_1089 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_10_reg_1067 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_10_reg_10671 : STD_LOGIC;
  signal tmp_11_fu_797_p3 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_11_reg_1167 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_11_reg_1167[0]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_12_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_14_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_15_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_16_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_17_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_19_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_20_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_21_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_22_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_24_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_25_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_26_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_27_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_29_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_30_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_31_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_32_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_34_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_35_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_36_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_37_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_39_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_40_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_41_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_42_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_44_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_45_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_46_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_47_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_48_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_49_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_50_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_51_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[0]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[12]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[16]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[20]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[24]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[25]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[26]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[27]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[28]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[28]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[28]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[28]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[28]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[29]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[30]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[31]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[31]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[31]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[31]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[31]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[31]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_12_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[4]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167[8]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_13_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_13_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_13_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_13_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_18_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_18_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_18_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_18_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_23_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_23_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_23_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_23_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_28_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_28_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_28_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_28_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_33_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_33_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_33_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_33_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_38_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_38_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_38_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_38_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_43_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_43_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_43_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_43_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_8_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_8_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[0]_i_8_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[12]_i_7_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[16]_i_7_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[20]_i_7_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[24]_i_7_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[28]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[28]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[28]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[28]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[31]_i_3_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[31]_i_3_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[4]_i_8_n_22\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_19\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_21\ : STD_LOGIC;
  signal \tmp_11_reg_1167_reg[8]_i_7_n_22\ : STD_LOGIC;
  signal tmp_12_fu_839_p3 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_12_reg_1172 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_12_reg_1172[0]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_12_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_14_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_15_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_16_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_17_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_19_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_20_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_21_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_22_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_24_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_25_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_26_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_27_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_29_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_30_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_31_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_32_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_34_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_35_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_36_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_37_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_39_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_40_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_41_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_42_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_44_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_45_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_46_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_47_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_48_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_49_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_50_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_51_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[0]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[12]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[16]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[20]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[24]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[25]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[26]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[27]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[28]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[28]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[28]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[28]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[28]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[29]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[30]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[31]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[31]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[31]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[31]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[31]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[31]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_12_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[4]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172[8]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_13_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_13_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_13_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_13_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_18_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_18_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_18_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_18_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_23_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_23_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_23_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_23_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_28_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_28_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_28_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_28_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_33_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_33_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_33_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_33_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_38_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_38_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_38_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_38_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_43_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_43_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_43_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_43_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_8_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_8_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[0]_i_8_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[12]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[16]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[20]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[24]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[28]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[28]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[28]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[28]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[31]_i_3_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[31]_i_3_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_8_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_8_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[4]_i_8_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_12_reg_1172_reg[8]_i_7_n_18\ : STD_LOGIC;
  signal tmp_13_fu_881_p3 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_13_reg_1177 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_13_reg_1177[0]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_12_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_14_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_15_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_16_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_17_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_19_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_20_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_21_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_22_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_24_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_25_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_26_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_27_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_29_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_30_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_31_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_32_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_34_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_35_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_36_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_37_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_39_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_40_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_41_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_42_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_44_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_45_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_46_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_47_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_48_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_49_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_50_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_51_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[0]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[12]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[16]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[20]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[24]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[25]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[26]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[27]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[28]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[28]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[28]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[28]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[28]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[29]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[30]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[31]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[31]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[31]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[31]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[31]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[31]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_12_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[4]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_10_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_11_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_4_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_5_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_6_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177[8]_i_9_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_13_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_13_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_13_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_13_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_18_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_18_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_18_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_18_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_23_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_23_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_23_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_23_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_28_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_28_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_28_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_28_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_33_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_33_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_33_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_33_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_38_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_38_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_38_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_38_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_3_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_3_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_3_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_43_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_43_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_43_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_43_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_8_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_8_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[0]_i_8_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[12]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[16]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[20]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[24]_i_7_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[28]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[28]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[28]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[28]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[31]_i_3_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[31]_i_3_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_8_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_8_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_8_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[4]_i_8_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_2_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_2_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_2_n_18\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_7_n_15\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_7_n_16\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_7_n_17\ : STD_LOGIC;
  signal \tmp_13_reg_1177_reg[8]_i_7_n_18\ : STD_LOGIC;
  signal tmp_30_reg_1094 : STD_LOGIC;
  signal tmp_32_reg_1142 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal tmp_33_reg_1105 : STD_LOGIC;
  signal tmp_35_reg_1152 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal tmp_36_reg_1116 : STD_LOGIC;
  signal tmp_38_reg_1162 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal tmp_3_mid2_v_v_fu_610_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_3_mid2_v_v_reg_10170 : STD_LOGIC;
  signal \tmp_3_mid2_v_v_reg_1017_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_last_V_reg_1231 : STD_LOGIC;
  signal \tmp_last_V_reg_1231[0]_i_1_n_15\ : STD_LOGIC;
  signal we0 : STD_LOGIC;
  signal we04_in : STD_LOGIC;
  signal we060_out : STD_LOGIC;
  signal we062_out : STD_LOGIC;
  signal \NLW_tmp_11_reg_1167_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_11_reg_1167_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_11_reg_1167_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_1167_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_12_reg_1172_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_12_reg_1172_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1172_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_13_reg_1177_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_13_reg_1177_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_reg_1177_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[8]\ : label is "ap_CS_fsm_reg[8]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]_rep\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[8]_rep\ : label is "ap_CS_fsm_reg[8]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_1002[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i_10_reg_1054[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_10_reg_1054[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_10_reg_1054[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_10_reg_1054[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_10_reg_1054[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_10_reg_1054[6]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_11_reg_1062[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_11_reg_1062[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_11_reg_1062[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i_11_reg_1062[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i_12_reg_1185[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_12_reg_1185[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_12_reg_1185[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i_12_reg_1185[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i_13_reg_1203[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_13_reg_1203[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_13_reg_1203[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \i_13_reg_1203[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \i_14_reg_1221[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_14_reg_1221[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_14_reg_1221[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \i_14_reg_1221[3]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \i_1_reg_396[9]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_1_reg_396[9]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_2_reg_408[9]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i_2_reg_408[9]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i_3_reg_420[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i_3_reg_420[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i_3_reg_420[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_3_reg_420[3]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_3_reg_420[3]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_3_reg_420[3]_i_5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_6_reg_957[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \i_6_reg_957[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \i_6_reg_957[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_6_reg_957[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_6_reg_957[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_6_reg_957[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_6_reg_957[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_6_reg_957[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_7_reg_965[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \i_7_reg_965[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \i_7_reg_965[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i_7_reg_965[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_7_reg_965[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_7_reg_965[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i_7_reg_965[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_7_reg_965[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_8_reg_973[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_8_reg_973[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_8_reg_973[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_8_reg_973[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_8_reg_973[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_8_reg_973[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_8_reg_973[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_8_reg_973[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of mat_in_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mat_in_V_data_V_0_state[0]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mat_in_V_dest_V_0_state[0]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mat_out_TDATA[0]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mat_out_TDATA[10]_INST_0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mat_out_TDATA[11]_INST_0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mat_out_TDATA[12]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mat_out_TDATA[13]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mat_out_TDATA[14]_INST_0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mat_out_TDATA[15]_INST_0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mat_out_TDATA[16]_INST_0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mat_out_TDATA[17]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mat_out_TDATA[18]_INST_0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mat_out_TDATA[19]_INST_0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mat_out_TDATA[1]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mat_out_TDATA[20]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mat_out_TDATA[21]_INST_0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mat_out_TDATA[22]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mat_out_TDATA[23]_INST_0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mat_out_TDATA[24]_INST_0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mat_out_TDATA[25]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mat_out_TDATA[27]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mat_out_TDATA[28]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mat_out_TDATA[29]_INST_0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mat_out_TDATA[2]_INST_0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mat_out_TDATA[30]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mat_out_TDATA[31]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mat_out_TDATA[3]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mat_out_TDATA[4]_INST_0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mat_out_TDATA[5]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mat_out_TDATA[6]_INST_0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mat_out_TDATA[7]_INST_0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mat_out_TDATA[8]_INST_0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mat_out_TDATA[9]_INST_0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mat_out_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of mat_out_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mat_out_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of mat_out_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mat_out_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[10]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[12]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[13]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[16]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[17]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[19]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[21]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[23]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[24]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[25]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[28]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[29]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[30]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[31]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[7]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_11_reg_1167[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[12]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[13]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[14]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[17]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[18]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[19]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[20]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[21]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[22]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[23]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[24]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[26]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[27]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[28]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[29]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[30]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[31]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_12_reg_1172[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[10]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[12]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[13]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[14]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[15]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[16]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[17]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[18]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[20]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[21]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[22]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[23]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[25]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[26]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[27]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[29]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[30]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[31]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_13_reg_1177[9]_i_1\ : label is "soft_lutpair111";
begin
  mat_in_TREADY <= \^mat_in_tready\;
  mat_out_TDEST(0) <= \<const0>\;
  mat_out_TID(0) <= \<const0>\;
  mat_out_TKEEP(3) <= \<const1>\;
  mat_out_TKEEP(2) <= \<const1>\;
  mat_out_TKEEP(1) <= \<const1>\;
  mat_out_TKEEP(0) <= \<const1>\;
  mat_out_TSTRB(3) <= \<const1>\;
  mat_out_TSTRB(2) <= \<const1>\;
  mat_out_TSTRB(1) <= \<const1>\;
  mat_out_TSTRB(0) <= \<const1>\;
  mat_out_TUSER(0) <= \<const0>\;
  mat_out_TVALID <= \^mat_out_tvalid\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_NS_fsm247_out,
      I1 => \i6_reg_497_reg_n_15_[1]\,
      I2 => \i6_reg_497_reg_n_15_[0]\,
      I3 => \i6_reg_497_reg_n_15_[3]\,
      I4 => \i6_reg_497_reg_n_15_[2]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => exitcond_flatten_fu_578_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[10]_i_3_n_15\,
      I1 => \indvar_flatten_next_reg_1006[9]_i_3_n_15\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => indvar_flatten_next_fu_584_p2(0),
      I5 => matrixAvg_mac_mulfYi_U4_n_40,
      O => exitcond_flatten_fu_578_p2
    );
\ap_CS_fsm[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => matrixAvg_mac_mulfYi_U4_n_39,
      I1 => sel0(4),
      I2 => \indvar_flatten_next_reg_1006_reg__0\(9),
      I3 => matrixAvg_mac_mulfYi_U4_n_32,
      I4 => indvar_flatten_reg_431(9),
      I5 => sel0(6),
      O => \ap_CS_fsm[10]_i_3_n_15\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => we04_in,
      I1 => ap_CS_fsm_state12,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm156_out,
      I1 => ap_CS_fsm_state21,
      I2 => mat_out_V_data_V_1_ack_in,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_NS_fsm155_out,
      I1 => ap_CS_fsm_state19,
      I2 => mat_out_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state20,
      O => ap_NS_fsm(18)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state21,
      O => ap_NS_fsm(19)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm155_out,
      I1 => ap_CS_fsm_state24,
      I2 => mat_out_V_data_V_1_ack_in,
      O => ap_NS_fsm(20)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_NS_fsm152_out,
      I1 => ap_CS_fsm_state22,
      I2 => mat_out_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state23,
      O => ap_NS_fsm(21)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state24,
      O => ap_NS_fsm(22)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => ap_NS_fsm247_out,
      I1 => ap_CS_fsm_state25,
      I2 => mat_out_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state27,
      I4 => ap_NS_fsm152_out,
      O => ap_NS_fsm(23)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm146_out,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state26,
      O => ap_NS_fsm(24)
    );
\ap_CS_fsm[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_NS_fsm247_out,
      I1 => \i6_reg_497_reg_n_15_[1]\,
      I2 => \i6_reg_497_reg_n_15_[0]\,
      I3 => \i6_reg_497_reg_n_15_[3]\,
      I4 => \i6_reg_497_reg_n_15_[2]\,
      O => ap_NS_fsm146_out
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_CS_fsm_state26,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state27,
      O => ap_NS_fsm(25)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_NS_fsm163_out,
      I1 => ap_CS_fsm_state2,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I2 => ap_NS_fsm163_out,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_NS_fsm161_out,
      I1 => ap_CS_fsm_state4,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I3 => ap_CS_fsm_state5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I2 => ap_NS_fsm161_out,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_NS_fsm159_out,
      I1 => ap_CS_fsm_state6,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I3 => ap_CS_fsm_state7,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDF0000"
    )
        port map (
      I0 => \i_3_reg_420_reg__0\(0),
      I1 => \i_3_reg_420_reg__0\(1),
      I2 => \i_3_reg_420_reg__0\(3),
      I3 => \i_3_reg_420_reg__0\(2),
      I4 => ap_CS_fsm_state8,
      I5 => ap_NS_fsm159_out,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \i_3_reg_420_reg__0\(0),
      I2 => \i_3_reg_420_reg__0\(1),
      I3 => \i_3_reg_420_reg__0\(3),
      I4 => \i_3_reg_420_reg__0\(2),
      I5 => ap_CS_fsm_state8,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \i_3_reg_420_reg__0\(0),
      I2 => \i_3_reg_420_reg__0\(1),
      I3 => \i_3_reg_420_reg__0\(3),
      I4 => \i_3_reg_420_reg__0\(2),
      I5 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[8]_rep_i_1_n_15\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => matrixAvg_mac_mulfYi_U4_n_33,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => reset
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state12,
      R => reset
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state13,
      R => reset
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tmp_10_reg_10671,
      Q => ap_CS_fsm_state14,
      R => reset
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state14,
      Q => \ap_CS_fsm_reg_n_15_[13]\,
      R => reset
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_15_[13]\,
      Q => ap_CS_fsm_state16,
      R => reset
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state16,
      Q => ap_CS_fsm_state17,
      R => reset
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => we04_in,
      R => reset
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state19,
      R => reset
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state20,
      R => reset
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state21,
      R => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => reset
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state22,
      R => reset
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state23,
      R => reset
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state24,
      R => reset
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state25,
      R => reset
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state26,
      R => reset
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state27,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => reset
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => reset
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => reset
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => reset
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => reset
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => reset
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage0,
      R => reset
    );
\ap_CS_fsm_reg[8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[8]_rep_i_1_n_15\,
      Q => \ap_CS_fsm_reg[8]_rep_n_15\,
      R => reset
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp0_stage1,
      R => reset
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm158_out,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => matrixAvg_mac_mulfYi_U4_n_33,
      O => ap_enable_reg_pp0_iter0_i_1_n_15
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_15,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000000C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_15,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => matrixAvg_mac_mulfYi_U4_n_33,
      I4 => ap_enable_reg_pp0_iter10,
      I5 => ap_NS_fsm158_out,
      O => ap_enable_reg_pp0_iter1_i_1_n_15
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter10
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_15,
      Q => ap_enable_reg_pp0_iter1_reg_n_15,
      R => '0'
    );
blue_U: entity work.design_1_matrixAvg_0_0_matrixAvg_red
     port map (
      ADDRARDADDR(9) => matrixAvg_mac_mulfYi_U4_n_41,
      ADDRARDADDR(8) => matrixAvg_mac_mulfYi_U4_n_42,
      ADDRARDADDR(7) => matrixAvg_mac_mulfYi_U4_n_43,
      ADDRARDADDR(6) => matrixAvg_mac_mulfYi_U4_n_44,
      ADDRARDADDR(5) => matrixAvg_mac_mulfYi_U4_n_45,
      ADDRARDADDR(4) => matrixAvg_mac_mulfYi_U4_n_46,
      ADDRARDADDR(3) => matrixAvg_mac_mulfYi_U4_n_47,
      ADDRARDADDR(2) => matrixAvg_mac_mulfYi_U4_n_48,
      ADDRARDADDR(1) => matrixAvg_mac_mulfYi_U4_n_49,
      ADDRARDADDR(0) => matrixAvg_mac_mulfYi_U4_n_50,
      DIADI(31) => blue_U_n_46,
      DIADI(30) => blue_U_n_47,
      DIADI(29) => blue_U_n_48,
      DIADI(28) => blue_U_n_49,
      DIADI(27) => blue_U_n_50,
      DIADI(26) => blue_U_n_51,
      DIADI(25) => blue_U_n_52,
      DIADI(24) => blue_U_n_53,
      DIADI(23) => blue_U_n_54,
      DIADI(22) => blue_U_n_55,
      DIADI(21) => blue_U_n_56,
      DIADI(20) => blue_U_n_57,
      DIADI(19) => blue_U_n_58,
      DIADI(18) => blue_U_n_59,
      DIADI(17) => blue_U_n_60,
      DIADI(16) => blue_U_n_61,
      DIADI(15) => blue_U_n_62,
      DIADI(14) => blue_U_n_63,
      DIADI(13) => blue_U_n_64,
      DIADI(12) => blue_U_n_65,
      DIADI(11) => blue_U_n_66,
      DIADI(10) => blue_U_n_67,
      DIADI(9) => blue_U_n_68,
      DIADI(8) => blue_U_n_69,
      DIADI(7) => blue_U_n_70,
      DIADI(6) => blue_U_n_71,
      DIADI(5) => blue_U_n_72,
      DIADI(4) => blue_U_n_73,
      DIADI(3) => blue_U_n_74,
      DIADI(2) => blue_U_n_75,
      DIADI(1) => blue_U_n_76,
      DIADI(0) => blue_U_n_77,
      DOADO(30 downto 0) => blue_q0(30 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_state7,
      S(0) => blue_U_n_79,
      WEA(0) => we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \mat_in_V_data_V_0_payload_A_reg[31]\(31 downto 0) => mat_in_V_data_V_0_payload_A(31 downto 0),
      \mat_in_V_data_V_0_payload_B_reg[31]\(31 downto 0) => mat_in_V_data_V_0_payload_B(31 downto 0),
      mat_in_V_data_V_0_sel => mat_in_V_data_V_0_sel,
      \mat_in_V_data_V_0_state_reg[0]\ => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      \q0_reg[31]\(0) => sum_blue_U_n_23
    );
cell_avg_blue_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb
     port map (
      D(31 downto 0) => mat_out_V_data_V_1_data_in(31 downto 0),
      Q(3) => ap_CS_fsm_state26,
      Q(2) => ap_CS_fsm_state25,
      Q(1) => ap_CS_fsm_state23,
      Q(0) => we04_in,
      ap_NS_fsm247_out => ap_NS_fsm247_out,
      ap_clk => ap_clk,
      \i6_reg_497_reg[3]\(3) => \i6_reg_497_reg_n_15_[3]\,
      \i6_reg_497_reg[3]\(2) => \i6_reg_497_reg_n_15_[2]\,
      \i6_reg_497_reg[3]\(1) => \i6_reg_497_reg_n_15_[1]\,
      \i6_reg_497_reg[3]\(0) => \i6_reg_497_reg_n_15_[0]\,
      \mat_out_V_data_V_1_state_reg[1]\(0) => mat_out_V_data_V_1_ack_in,
      \mat_out_V_dest_V_1_state_reg[1]\(0) => \mat_out_V_dest_V_1_state_reg_n_15_[1]\,
      \mat_out_V_id_V_1_state_reg[1]\(0) => \mat_out_V_id_V_1_state_reg_n_15_[1]\,
      \mat_out_V_keep_V_1_state_reg[1]\(0) => \mat_out_V_keep_V_1_state_reg_n_15_[1]\,
      \mat_out_V_last_V_1_state_reg[1]\(0) => mat_out_V_last_V_1_ack_in,
      \mat_out_V_strb_V_1_state_reg[1]\(0) => \mat_out_V_strb_V_1_state_reg_n_15_[1]\,
      \mat_out_V_user_V_1_state_reg[1]\(0) => \mat_out_V_user_V_1_state_reg_n_15_[1]\,
      \q0_reg[31]\(31) => cell_avg_green_U_n_15,
      \q0_reg[31]\(30) => cell_avg_green_U_n_16,
      \q0_reg[31]\(29) => cell_avg_green_U_n_17,
      \q0_reg[31]\(28) => cell_avg_green_U_n_18,
      \q0_reg[31]\(27) => cell_avg_green_U_n_19,
      \q0_reg[31]\(26) => cell_avg_green_U_n_20,
      \q0_reg[31]\(25) => cell_avg_green_U_n_21,
      \q0_reg[31]\(24) => cell_avg_green_U_n_22,
      \q0_reg[31]\(23) => cell_avg_green_U_n_23,
      \q0_reg[31]\(22) => cell_avg_green_U_n_24,
      \q0_reg[31]\(21) => cell_avg_green_U_n_25,
      \q0_reg[31]\(20) => cell_avg_green_U_n_26,
      \q0_reg[31]\(19) => cell_avg_green_U_n_27,
      \q0_reg[31]\(18) => cell_avg_green_U_n_28,
      \q0_reg[31]\(17) => cell_avg_green_U_n_29,
      \q0_reg[31]\(16) => cell_avg_green_U_n_30,
      \q0_reg[31]\(15) => cell_avg_green_U_n_31,
      \q0_reg[31]\(14) => cell_avg_green_U_n_32,
      \q0_reg[31]\(13) => cell_avg_green_U_n_33,
      \q0_reg[31]\(12) => cell_avg_green_U_n_34,
      \q0_reg[31]\(11) => cell_avg_green_U_n_35,
      \q0_reg[31]\(10) => cell_avg_green_U_n_36,
      \q0_reg[31]\(9) => cell_avg_green_U_n_37,
      \q0_reg[31]\(8) => cell_avg_green_U_n_38,
      \q0_reg[31]\(7) => cell_avg_green_U_n_39,
      \q0_reg[31]\(6) => cell_avg_green_U_n_40,
      \q0_reg[31]\(5) => cell_avg_green_U_n_41,
      \q0_reg[31]\(4) => cell_avg_green_U_n_42,
      \q0_reg[31]\(3) => cell_avg_green_U_n_43,
      \q0_reg[31]\(2) => cell_avg_green_U_n_44,
      \q0_reg[31]\(1) => cell_avg_green_U_n_45,
      \q0_reg[31]\(0) => cell_avg_green_U_n_46,
      \q0_reg[31]_0\(31) => cell_avg_red_U_n_15,
      \q0_reg[31]_0\(30) => cell_avg_red_U_n_16,
      \q0_reg[31]_0\(29) => cell_avg_red_U_n_17,
      \q0_reg[31]_0\(28) => cell_avg_red_U_n_18,
      \q0_reg[31]_0\(27) => cell_avg_red_U_n_19,
      \q0_reg[31]_0\(26) => cell_avg_red_U_n_20,
      \q0_reg[31]_0\(25) => cell_avg_red_U_n_21,
      \q0_reg[31]_0\(24) => cell_avg_red_U_n_22,
      \q0_reg[31]_0\(23) => cell_avg_red_U_n_23,
      \q0_reg[31]_0\(22) => cell_avg_red_U_n_24,
      \q0_reg[31]_0\(21) => cell_avg_red_U_n_25,
      \q0_reg[31]_0\(20) => cell_avg_red_U_n_26,
      \q0_reg[31]_0\(19) => cell_avg_red_U_n_27,
      \q0_reg[31]_0\(18) => cell_avg_red_U_n_28,
      \q0_reg[31]_0\(17) => cell_avg_red_U_n_29,
      \q0_reg[31]_0\(16) => cell_avg_red_U_n_30,
      \q0_reg[31]_0\(15) => cell_avg_red_U_n_31,
      \q0_reg[31]_0\(14) => cell_avg_red_U_n_32,
      \q0_reg[31]_0\(13) => cell_avg_red_U_n_33,
      \q0_reg[31]_0\(12) => cell_avg_red_U_n_34,
      \q0_reg[31]_0\(11) => cell_avg_red_U_n_35,
      \q0_reg[31]_0\(10) => cell_avg_red_U_n_36,
      \q0_reg[31]_0\(9) => cell_avg_red_U_n_37,
      \q0_reg[31]_0\(8) => cell_avg_red_U_n_38,
      \q0_reg[31]_0\(7) => cell_avg_red_U_n_39,
      \q0_reg[31]_0\(6) => cell_avg_red_U_n_40,
      \q0_reg[31]_0\(5) => cell_avg_red_U_n_41,
      \q0_reg[31]_0\(4) => cell_avg_red_U_n_42,
      \q0_reg[31]_0\(3) => cell_avg_red_U_n_43,
      \q0_reg[31]_0\(2) => cell_avg_red_U_n_44,
      \q0_reg[31]_0\(1) => cell_avg_red_U_n_45,
      \q0_reg[31]_0\(0) => cell_avg_red_U_n_46,
      \tmp_10_reg_1067_reg[3]\(3 downto 0) => tmp_10_reg_1067(3 downto 0),
      tmp_13_reg_1177(31 downto 0) => tmp_13_reg_1177(31 downto 0)
    );
cell_avg_green_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_0
     port map (
      Q(1) => ap_CS_fsm_state22,
      Q(0) => we04_in,
      ap_clk => ap_clk,
      \i4_reg_486_reg[3]\(3) => \i4_reg_486_reg_n_15_[3]\,
      \i4_reg_486_reg[3]\(2) => \i4_reg_486_reg_n_15_[2]\,
      \i4_reg_486_reg[3]\(1) => \i4_reg_486_reg_n_15_[1]\,
      \i4_reg_486_reg[3]\(0) => \i4_reg_486_reg_n_15_[0]\,
      \mat_out_V_data_V_1_payload_B_reg[31]\(31) => cell_avg_green_U_n_15,
      \mat_out_V_data_V_1_payload_B_reg[31]\(30) => cell_avg_green_U_n_16,
      \mat_out_V_data_V_1_payload_B_reg[31]\(29) => cell_avg_green_U_n_17,
      \mat_out_V_data_V_1_payload_B_reg[31]\(28) => cell_avg_green_U_n_18,
      \mat_out_V_data_V_1_payload_B_reg[31]\(27) => cell_avg_green_U_n_19,
      \mat_out_V_data_V_1_payload_B_reg[31]\(26) => cell_avg_green_U_n_20,
      \mat_out_V_data_V_1_payload_B_reg[31]\(25) => cell_avg_green_U_n_21,
      \mat_out_V_data_V_1_payload_B_reg[31]\(24) => cell_avg_green_U_n_22,
      \mat_out_V_data_V_1_payload_B_reg[31]\(23) => cell_avg_green_U_n_23,
      \mat_out_V_data_V_1_payload_B_reg[31]\(22) => cell_avg_green_U_n_24,
      \mat_out_V_data_V_1_payload_B_reg[31]\(21) => cell_avg_green_U_n_25,
      \mat_out_V_data_V_1_payload_B_reg[31]\(20) => cell_avg_green_U_n_26,
      \mat_out_V_data_V_1_payload_B_reg[31]\(19) => cell_avg_green_U_n_27,
      \mat_out_V_data_V_1_payload_B_reg[31]\(18) => cell_avg_green_U_n_28,
      \mat_out_V_data_V_1_payload_B_reg[31]\(17) => cell_avg_green_U_n_29,
      \mat_out_V_data_V_1_payload_B_reg[31]\(16) => cell_avg_green_U_n_30,
      \mat_out_V_data_V_1_payload_B_reg[31]\(15) => cell_avg_green_U_n_31,
      \mat_out_V_data_V_1_payload_B_reg[31]\(14) => cell_avg_green_U_n_32,
      \mat_out_V_data_V_1_payload_B_reg[31]\(13) => cell_avg_green_U_n_33,
      \mat_out_V_data_V_1_payload_B_reg[31]\(12) => cell_avg_green_U_n_34,
      \mat_out_V_data_V_1_payload_B_reg[31]\(11) => cell_avg_green_U_n_35,
      \mat_out_V_data_V_1_payload_B_reg[31]\(10) => cell_avg_green_U_n_36,
      \mat_out_V_data_V_1_payload_B_reg[31]\(9) => cell_avg_green_U_n_37,
      \mat_out_V_data_V_1_payload_B_reg[31]\(8) => cell_avg_green_U_n_38,
      \mat_out_V_data_V_1_payload_B_reg[31]\(7) => cell_avg_green_U_n_39,
      \mat_out_V_data_V_1_payload_B_reg[31]\(6) => cell_avg_green_U_n_40,
      \mat_out_V_data_V_1_payload_B_reg[31]\(5) => cell_avg_green_U_n_41,
      \mat_out_V_data_V_1_payload_B_reg[31]\(4) => cell_avg_green_U_n_42,
      \mat_out_V_data_V_1_payload_B_reg[31]\(3) => cell_avg_green_U_n_43,
      \mat_out_V_data_V_1_payload_B_reg[31]\(2) => cell_avg_green_U_n_44,
      \mat_out_V_data_V_1_payload_B_reg[31]\(1) => cell_avg_green_U_n_45,
      \mat_out_V_data_V_1_payload_B_reg[31]\(0) => cell_avg_green_U_n_46,
      \tmp_10_reg_1067_reg[3]\(3 downto 0) => tmp_10_reg_1067(3 downto 0),
      tmp_12_reg_1172(31 downto 0) => tmp_12_reg_1172(31 downto 0)
    );
cell_avg_red_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_1
     port map (
      Q(1) => ap_CS_fsm_state19,
      Q(0) => we04_in,
      ap_clk => ap_clk,
      \i3_reg_475_reg[3]\(3) => \i3_reg_475_reg_n_15_[3]\,
      \i3_reg_475_reg[3]\(2) => \i3_reg_475_reg_n_15_[2]\,
      \i3_reg_475_reg[3]\(1) => \i3_reg_475_reg_n_15_[1]\,
      \i3_reg_475_reg[3]\(0) => \i3_reg_475_reg_n_15_[0]\,
      \mat_out_V_data_V_1_payload_B_reg[31]\(31) => cell_avg_red_U_n_15,
      \mat_out_V_data_V_1_payload_B_reg[31]\(30) => cell_avg_red_U_n_16,
      \mat_out_V_data_V_1_payload_B_reg[31]\(29) => cell_avg_red_U_n_17,
      \mat_out_V_data_V_1_payload_B_reg[31]\(28) => cell_avg_red_U_n_18,
      \mat_out_V_data_V_1_payload_B_reg[31]\(27) => cell_avg_red_U_n_19,
      \mat_out_V_data_V_1_payload_B_reg[31]\(26) => cell_avg_red_U_n_20,
      \mat_out_V_data_V_1_payload_B_reg[31]\(25) => cell_avg_red_U_n_21,
      \mat_out_V_data_V_1_payload_B_reg[31]\(24) => cell_avg_red_U_n_22,
      \mat_out_V_data_V_1_payload_B_reg[31]\(23) => cell_avg_red_U_n_23,
      \mat_out_V_data_V_1_payload_B_reg[31]\(22) => cell_avg_red_U_n_24,
      \mat_out_V_data_V_1_payload_B_reg[31]\(21) => cell_avg_red_U_n_25,
      \mat_out_V_data_V_1_payload_B_reg[31]\(20) => cell_avg_red_U_n_26,
      \mat_out_V_data_V_1_payload_B_reg[31]\(19) => cell_avg_red_U_n_27,
      \mat_out_V_data_V_1_payload_B_reg[31]\(18) => cell_avg_red_U_n_28,
      \mat_out_V_data_V_1_payload_B_reg[31]\(17) => cell_avg_red_U_n_29,
      \mat_out_V_data_V_1_payload_B_reg[31]\(16) => cell_avg_red_U_n_30,
      \mat_out_V_data_V_1_payload_B_reg[31]\(15) => cell_avg_red_U_n_31,
      \mat_out_V_data_V_1_payload_B_reg[31]\(14) => cell_avg_red_U_n_32,
      \mat_out_V_data_V_1_payload_B_reg[31]\(13) => cell_avg_red_U_n_33,
      \mat_out_V_data_V_1_payload_B_reg[31]\(12) => cell_avg_red_U_n_34,
      \mat_out_V_data_V_1_payload_B_reg[31]\(11) => cell_avg_red_U_n_35,
      \mat_out_V_data_V_1_payload_B_reg[31]\(10) => cell_avg_red_U_n_36,
      \mat_out_V_data_V_1_payload_B_reg[31]\(9) => cell_avg_red_U_n_37,
      \mat_out_V_data_V_1_payload_B_reg[31]\(8) => cell_avg_red_U_n_38,
      \mat_out_V_data_V_1_payload_B_reg[31]\(7) => cell_avg_red_U_n_39,
      \mat_out_V_data_V_1_payload_B_reg[31]\(6) => cell_avg_red_U_n_40,
      \mat_out_V_data_V_1_payload_B_reg[31]\(5) => cell_avg_red_U_n_41,
      \mat_out_V_data_V_1_payload_B_reg[31]\(4) => cell_avg_red_U_n_42,
      \mat_out_V_data_V_1_payload_B_reg[31]\(3) => cell_avg_red_U_n_43,
      \mat_out_V_data_V_1_payload_B_reg[31]\(2) => cell_avg_red_U_n_44,
      \mat_out_V_data_V_1_payload_B_reg[31]\(1) => cell_avg_red_U_n_45,
      \mat_out_V_data_V_1_payload_B_reg[31]\(0) => cell_avg_red_U_n_46,
      \tmp_10_reg_1067_reg[3]\(3 downto 0) => tmp_10_reg_1067(3 downto 0),
      tmp_11_reg_1167(31 downto 0) => tmp_11_reg_1167(31 downto 0)
    );
\exitcond_flatten_reg_1002[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten_fu_578_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      O => \exitcond_flatten_reg_1002[0]_i_1_n_15\
    );
\exitcond_flatten_reg_1002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_1002[0]_i_1_n_15\,
      Q => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      R => '0'
    );
green_U: entity work.design_1_matrixAvg_0_0_matrixAvg_red_2
     port map (
      ADDRARDADDR(9) => matrixAvg_mac_mulfYi_U4_n_51,
      ADDRARDADDR(8) => matrixAvg_mac_mulfYi_U4_n_52,
      ADDRARDADDR(7) => matrixAvg_mac_mulfYi_U4_n_53,
      ADDRARDADDR(6) => matrixAvg_mac_mulfYi_U4_n_54,
      ADDRARDADDR(5) => matrixAvg_mac_mulfYi_U4_n_55,
      ADDRARDADDR(4) => matrixAvg_mac_mulfYi_U4_n_56,
      ADDRARDADDR(3) => matrixAvg_mac_mulfYi_U4_n_57,
      ADDRARDADDR(2) => matrixAvg_mac_mulfYi_U4_n_58,
      ADDRARDADDR(1) => matrixAvg_mac_mulfYi_U4_n_59,
      ADDRARDADDR(0) => matrixAvg_mac_mulfYi_U4_n_60,
      DIADI(31) => blue_U_n_46,
      DIADI(30) => blue_U_n_47,
      DIADI(29) => blue_U_n_48,
      DIADI(28) => blue_U_n_49,
      DIADI(27) => blue_U_n_50,
      DIADI(26) => blue_U_n_51,
      DIADI(25) => blue_U_n_52,
      DIADI(24) => blue_U_n_53,
      DIADI(23) => blue_U_n_54,
      DIADI(22) => blue_U_n_55,
      DIADI(21) => blue_U_n_56,
      DIADI(20) => blue_U_n_57,
      DIADI(19) => blue_U_n_58,
      DIADI(18) => blue_U_n_59,
      DIADI(17) => blue_U_n_60,
      DIADI(16) => blue_U_n_61,
      DIADI(15) => blue_U_n_62,
      DIADI(14) => blue_U_n_63,
      DIADI(13) => blue_U_n_64,
      DIADI(12) => blue_U_n_65,
      DIADI(11) => blue_U_n_66,
      DIADI(10) => blue_U_n_67,
      DIADI(9) => blue_U_n_68,
      DIADI(8) => blue_U_n_69,
      DIADI(7) => blue_U_n_70,
      DIADI(6) => blue_U_n_71,
      DIADI(5) => blue_U_n_72,
      DIADI(4) => blue_U_n_73,
      DIADI(3) => blue_U_n_74,
      DIADI(2) => blue_U_n_75,
      DIADI(1) => blue_U_n_76,
      DIADI(0) => blue_U_n_77,
      DOADO(30 downto 0) => green_q0(30 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_state5,
      S(0) => green_U_n_47,
      WEA(0) => we060_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \mat_in_V_data_V_0_state_reg[0]\ => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      \q0_reg[31]\(0) => sum_green_U_n_15
    );
\i3_reg_475[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_5_reg_464_reg_n_15_[2]\,
      I2 => \i_5_reg_464_reg_n_15_[3]\,
      I3 => \i_5_reg_464_reg_n_15_[1]\,
      I4 => \i_5_reg_464_reg_n_15_[0]\,
      O => ap_NS_fsm156_out
    );
\i3_reg_475[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mat_out_V_data_V_1_ack_in,
      I1 => ap_CS_fsm_state21,
      O => ap_NS_fsm153_out
    );
\i3_reg_475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm153_out,
      D => i_12_reg_1185(0),
      Q => \i3_reg_475_reg_n_15_[0]\,
      R => ap_NS_fsm156_out
    );
\i3_reg_475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm153_out,
      D => i_12_reg_1185(1),
      Q => \i3_reg_475_reg_n_15_[1]\,
      R => ap_NS_fsm156_out
    );
\i3_reg_475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm153_out,
      D => i_12_reg_1185(2),
      Q => \i3_reg_475_reg_n_15_[2]\,
      R => ap_NS_fsm156_out
    );
\i3_reg_475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm153_out,
      D => i_12_reg_1185(3),
      Q => \i3_reg_475_reg_n_15_[3]\,
      R => ap_NS_fsm156_out
    );
\i4_reg_486[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \i3_reg_475_reg_n_15_[3]\,
      I1 => ap_CS_fsm_state19,
      I2 => \i3_reg_475_reg_n_15_[1]\,
      I3 => \i3_reg_475_reg_n_15_[0]\,
      I4 => \i3_reg_475_reg_n_15_[2]\,
      O => ap_NS_fsm155_out
    );
\i4_reg_486[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mat_out_V_data_V_1_ack_in,
      I1 => ap_CS_fsm_state24,
      O => ap_NS_fsm150_out
    );
\i4_reg_486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => i_13_reg_1203(0),
      Q => \i4_reg_486_reg_n_15_[0]\,
      R => ap_NS_fsm155_out
    );
\i4_reg_486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => i_13_reg_1203(1),
      Q => \i4_reg_486_reg_n_15_[1]\,
      R => ap_NS_fsm155_out
    );
\i4_reg_486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => i_13_reg_1203(2),
      Q => \i4_reg_486_reg_n_15_[2]\,
      R => ap_NS_fsm155_out
    );
\i4_reg_486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm150_out,
      D => i_13_reg_1203(3),
      Q => \i4_reg_486_reg_n_15_[3]\,
      R => ap_NS_fsm155_out
    );
\i6_reg_497[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \i4_reg_486_reg_n_15_[3]\,
      I1 => ap_CS_fsm_state22,
      I2 => \i4_reg_486_reg_n_15_[1]\,
      I3 => \i4_reg_486_reg_n_15_[0]\,
      I4 => \i4_reg_486_reg_n_15_[2]\,
      O => ap_NS_fsm152_out
    );
\i6_reg_497[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mat_out_V_data_V_1_ack_in,
      I1 => ap_CS_fsm_state27,
      O => ap_NS_fsm1
    );
\i6_reg_497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_14_reg_1221(0),
      Q => \i6_reg_497_reg_n_15_[0]\,
      R => ap_NS_fsm152_out
    );
\i6_reg_497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_14_reg_1221(1),
      Q => \i6_reg_497_reg_n_15_[1]\,
      R => ap_NS_fsm152_out
    );
\i6_reg_497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_14_reg_1221(2),
      Q => \i6_reg_497_reg_n_15_[2]\,
      R => ap_NS_fsm152_out
    );
\i6_reg_497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_14_reg_1221(3),
      Q => \i6_reg_497_reg_n_15_[3]\,
      R => ap_NS_fsm152_out
    );
\i_10_reg_1054[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      O => i_10_fu_636_p2(0)
    );
\i_10_reg_1054[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      O => i_10_fu_636_p2(1)
    );
\i_10_reg_1054[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      I2 => \i_4_mid2_reg_1011_reg_n_15_[2]\,
      O => i_10_fu_636_p2(2)
    );
\i_10_reg_1054[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      I2 => \i_4_mid2_reg_1011_reg_n_15_[2]\,
      I3 => \i_4_mid2_reg_1011_reg_n_15_[3]\,
      O => i_10_fu_636_p2(3)
    );
\i_10_reg_1054[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[2]\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      I2 => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      I3 => \i_4_mid2_reg_1011_reg_n_15_[3]\,
      I4 => \i_4_mid2_reg_1011_reg_n_15_[4]\,
      O => i_10_fu_636_p2(4)
    );
\i_10_reg_1054[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[3]\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      I2 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      I3 => \i_4_mid2_reg_1011_reg_n_15_[2]\,
      I4 => \i_4_mid2_reg_1011_reg_n_15_[4]\,
      I5 => \i_4_mid2_reg_1011_reg_n_15_[5]\,
      O => i_10_fu_636_p2(5)
    );
\i_10_reg_1054[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      O => i_10_reg_10540
    );
\i_10_reg_1054[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_10_reg_1054[6]_i_3_n_15\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[5]\,
      I2 => \i_4_mid2_reg_1011_reg_n_15_[6]\,
      O => i_10_fu_636_p2(6)
    );
\i_10_reg_1054[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i_4_mid2_reg_1011_reg_n_15_[4]\,
      I1 => \i_4_mid2_reg_1011_reg_n_15_[2]\,
      I2 => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      I3 => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      I4 => \i_4_mid2_reg_1011_reg_n_15_[3]\,
      O => \i_10_reg_1054[6]_i_3_n_15\
    );
\i_10_reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(0),
      Q => i_10_reg_1054(0),
      R => '0'
    );
\i_10_reg_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(1),
      Q => i_10_reg_1054(1),
      R => '0'
    );
\i_10_reg_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(2),
      Q => i_10_reg_1054(2),
      R => '0'
    );
\i_10_reg_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(3),
      Q => i_10_reg_1054(3),
      R => '0'
    );
\i_10_reg_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(4),
      Q => i_10_reg_1054(4),
      R => '0'
    );
\i_10_reg_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(5),
      Q => i_10_reg_1054(5),
      R => '0'
    );
\i_10_reg_1054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_10_reg_10540,
      D => i_10_fu_636_p2(6),
      Q => i_10_reg_1054(6),
      R => '0'
    );
\i_11_reg_1062[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_5_reg_464_reg_n_15_[0]\,
      O => i_11_fu_668_p2(0)
    );
\i_11_reg_1062[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_5_reg_464_reg_n_15_[0]\,
      I1 => \i_5_reg_464_reg_n_15_[1]\,
      O => i_11_fu_668_p2(1)
    );
\i_11_reg_1062[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_5_reg_464_reg_n_15_[2]\,
      I1 => \i_5_reg_464_reg_n_15_[1]\,
      I2 => \i_5_reg_464_reg_n_15_[0]\,
      O => i_11_fu_668_p2(2)
    );
\i_11_reg_1062[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_5_reg_464_reg_n_15_[3]\,
      I1 => \i_5_reg_464_reg_n_15_[0]\,
      I2 => \i_5_reg_464_reg_n_15_[1]\,
      I3 => \i_5_reg_464_reg_n_15_[2]\,
      O => i_11_fu_668_p2(3)
    );
\i_11_reg_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_11_fu_668_p2(0),
      Q => i_11_reg_1062(0),
      R => '0'
    );
\i_11_reg_1062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_11_fu_668_p2(1),
      Q => i_11_reg_1062(1),
      R => '0'
    );
\i_11_reg_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_11_fu_668_p2(2),
      Q => i_11_reg_1062(2),
      R => '0'
    );
\i_11_reg_1062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_11_fu_668_p2(3),
      Q => i_11_reg_1062(3),
      R => '0'
    );
\i_12_reg_1185[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i3_reg_475_reg_n_15_[0]\,
      O => i_12_fu_894_p2(0)
    );
\i_12_reg_1185[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i3_reg_475_reg_n_15_[0]\,
      I1 => \i3_reg_475_reg_n_15_[1]\,
      O => i_12_fu_894_p2(1)
    );
\i_12_reg_1185[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i3_reg_475_reg_n_15_[2]\,
      I1 => \i3_reg_475_reg_n_15_[1]\,
      I2 => \i3_reg_475_reg_n_15_[0]\,
      O => i_12_fu_894_p2(2)
    );
\i_12_reg_1185[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i3_reg_475_reg_n_15_[3]\,
      I1 => \i3_reg_475_reg_n_15_[0]\,
      I2 => \i3_reg_475_reg_n_15_[1]\,
      I3 => \i3_reg_475_reg_n_15_[2]\,
      O => i_12_fu_894_p2(3)
    );
\i_12_reg_1185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => i_12_fu_894_p2(0),
      Q => i_12_reg_1185(0),
      R => '0'
    );
\i_12_reg_1185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => i_12_fu_894_p2(1),
      Q => i_12_reg_1185(1),
      R => '0'
    );
\i_12_reg_1185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => i_12_fu_894_p2(2),
      Q => i_12_reg_1185(2),
      R => '0'
    );
\i_12_reg_1185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => i_12_fu_894_p2(3),
      Q => i_12_reg_1185(3),
      R => '0'
    );
\i_13_reg_1203[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_reg_486_reg_n_15_[0]\,
      O => i_13_fu_911_p2(0)
    );
\i_13_reg_1203[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i4_reg_486_reg_n_15_[0]\,
      I1 => \i4_reg_486_reg_n_15_[1]\,
      O => i_13_fu_911_p2(1)
    );
\i_13_reg_1203[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i4_reg_486_reg_n_15_[2]\,
      I1 => \i4_reg_486_reg_n_15_[1]\,
      I2 => \i4_reg_486_reg_n_15_[0]\,
      O => i_13_fu_911_p2(2)
    );
\i_13_reg_1203[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i4_reg_486_reg_n_15_[3]\,
      I1 => \i4_reg_486_reg_n_15_[0]\,
      I2 => \i4_reg_486_reg_n_15_[1]\,
      I3 => \i4_reg_486_reg_n_15_[2]\,
      O => i_13_fu_911_p2(3)
    );
\i_13_reg_1203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => i_13_fu_911_p2(0),
      Q => i_13_reg_1203(0),
      R => '0'
    );
\i_13_reg_1203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => i_13_fu_911_p2(1),
      Q => i_13_reg_1203(1),
      R => '0'
    );
\i_13_reg_1203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => i_13_fu_911_p2(2),
      Q => i_13_reg_1203(2),
      R => '0'
    );
\i_13_reg_1203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => i_13_fu_911_p2(3),
      Q => i_13_reg_1203(3),
      R => '0'
    );
\i_14_reg_1221[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i6_reg_497_reg_n_15_[0]\,
      O => i_14_fu_928_p2(0)
    );
\i_14_reg_1221[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i6_reg_497_reg_n_15_[0]\,
      I1 => \i6_reg_497_reg_n_15_[1]\,
      O => i_14_fu_928_p2(1)
    );
\i_14_reg_1221[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i6_reg_497_reg_n_15_[2]\,
      I1 => \i6_reg_497_reg_n_15_[1]\,
      I2 => \i6_reg_497_reg_n_15_[0]\,
      O => i_14_fu_928_p2(2)
    );
\i_14_reg_1221[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i6_reg_497_reg_n_15_[3]\,
      I1 => \i6_reg_497_reg_n_15_[0]\,
      I2 => \i6_reg_497_reg_n_15_[1]\,
      I3 => \i6_reg_497_reg_n_15_[2]\,
      O => i_14_fu_928_p2(3)
    );
\i_14_reg_1221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm247_out,
      D => i_14_fu_928_p2(0),
      Q => i_14_reg_1221(0),
      R => '0'
    );
\i_14_reg_1221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm247_out,
      D => i_14_fu_928_p2(1),
      Q => i_14_reg_1221(1),
      R => '0'
    );
\i_14_reg_1221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm247_out,
      D => i_14_fu_928_p2(2),
      Q => i_14_reg_1221(2),
      R => '0'
    );
\i_14_reg_1221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm247_out,
      D => i_14_fu_928_p2(3),
      Q => i_14_reg_1221(3),
      R => '0'
    );
\i_1_reg_396[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[3]\,
      I1 => \i_reg_384_reg_n_15_[4]\,
      I2 => \i_reg_384_reg_n_15_[8]\,
      I3 => \i_1_reg_396[9]_i_2_n_15\,
      I4 => \i_1_reg_396[9]_i_3_n_15\,
      O => ap_NS_fsm163_out
    );
\i_1_reg_396[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[1]\,
      I1 => \i_reg_384_reg_n_15_[0]\,
      I2 => \i_reg_384_reg_n_15_[9]\,
      I3 => \i_reg_384_reg_n_15_[2]\,
      O => \i_1_reg_396[9]_i_2_n_15\
    );
\i_1_reg_396[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[7]\,
      I1 => ap_CS_fsm_state2,
      I2 => \i_reg_384_reg_n_15_[6]\,
      I3 => \i_reg_384_reg_n_15_[5]\,
      O => \i_1_reg_396[9]_i_3_n_15\
    );
\i_1_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(0),
      Q => i_1_reg_396(0),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(1),
      Q => i_1_reg_396(1),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(2),
      Q => i_1_reg_396(2),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(3),
      Q => i_1_reg_396(3),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(4),
      Q => i_1_reg_396(4),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(5),
      Q => i_1_reg_396(5),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(6),
      Q => i_1_reg_396(6),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(7),
      Q => i_1_reg_396(7),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(8),
      Q => i_1_reg_396(8),
      R => ap_NS_fsm163_out
    );
\i_1_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we060_out,
      D => i_7_reg_965(9),
      Q => i_1_reg_396(9),
      R => ap_NS_fsm163_out
    );
\i_2_reg_408[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => i_1_reg_396(3),
      I1 => i_1_reg_396(4),
      I2 => i_1_reg_396(8),
      I3 => \i_2_reg_408[9]_i_2_n_15\,
      I4 => \i_2_reg_408[9]_i_3_n_15\,
      O => ap_NS_fsm161_out
    );
\i_2_reg_408[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => i_1_reg_396(1),
      I1 => i_1_reg_396(0),
      I2 => i_1_reg_396(9),
      I3 => i_1_reg_396(2),
      O => \i_2_reg_408[9]_i_2_n_15\
    );
\i_2_reg_408[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => i_1_reg_396(7),
      I1 => ap_CS_fsm_state4,
      I2 => i_1_reg_396(6),
      I3 => i_1_reg_396(5),
      O => \i_2_reg_408[9]_i_3_n_15\
    );
\i_2_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(0),
      Q => i_2_reg_408(0),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(1),
      Q => i_2_reg_408(1),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(2),
      Q => i_2_reg_408(2),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(3),
      Q => i_2_reg_408(3),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(4),
      Q => i_2_reg_408(4),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(5),
      Q => i_2_reg_408(5),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(6),
      Q => i_2_reg_408(6),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(7),
      Q => i_2_reg_408(7),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(8),
      Q => i_2_reg_408(8),
      R => ap_NS_fsm161_out
    );
\i_2_reg_408_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we0,
      D => i_8_reg_973(9),
      Q => i_2_reg_408(9),
      R => ap_NS_fsm161_out
    );
\i_3_reg_420[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_3_reg_420_reg__0\(0),
      O => i_9_fu_572_p2(0)
    );
\i_3_reg_420[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_3_reg_420_reg__0\(0),
      I1 => \i_3_reg_420_reg__0\(1),
      O => i_9_fu_572_p2(1)
    );
\i_3_reg_420[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_3_reg_420_reg__0\(2),
      I1 => \i_3_reg_420_reg__0\(1),
      I2 => \i_3_reg_420_reg__0\(0),
      O => i_9_fu_572_p2(2)
    );
\i_3_reg_420[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => i_2_reg_408(3),
      I1 => i_2_reg_408(4),
      I2 => i_2_reg_408(8),
      I3 => \i_3_reg_420[3]_i_4_n_15\,
      I4 => \i_3_reg_420[3]_i_5_n_15\,
      O => ap_NS_fsm159_out
    );
\i_3_reg_420[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \i_3_reg_420_reg__0\(2),
      I2 => \i_3_reg_420_reg__0\(3),
      I3 => \i_3_reg_420_reg__0\(1),
      I4 => \i_3_reg_420_reg__0\(0),
      O => \i_3_reg_420[3]_i_2_n_15\
    );
\i_3_reg_420[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_3_reg_420_reg__0\(3),
      I1 => \i_3_reg_420_reg__0\(0),
      I2 => \i_3_reg_420_reg__0\(1),
      I3 => \i_3_reg_420_reg__0\(2),
      O => i_9_fu_572_p2(3)
    );
\i_3_reg_420[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => i_2_reg_408(1),
      I1 => i_2_reg_408(0),
      I2 => i_2_reg_408(9),
      I3 => i_2_reg_408(2),
      O => \i_3_reg_420[3]_i_4_n_15\
    );
\i_3_reg_420[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => i_2_reg_408(7),
      I1 => ap_CS_fsm_state6,
      I2 => i_2_reg_408(6),
      I3 => i_2_reg_408(5),
      O => \i_3_reg_420[3]_i_5_n_15\
    );
\i_3_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_420[3]_i_2_n_15\,
      D => i_9_fu_572_p2(0),
      Q => \i_3_reg_420_reg__0\(0),
      R => ap_NS_fsm159_out
    );
\i_3_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_420[3]_i_2_n_15\,
      D => i_9_fu_572_p2(1),
      Q => \i_3_reg_420_reg__0\(1),
      R => ap_NS_fsm159_out
    );
\i_3_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_420[3]_i_2_n_15\,
      D => i_9_fu_572_p2(2),
      Q => \i_3_reg_420_reg__0\(2),
      R => ap_NS_fsm159_out
    );
\i_3_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_3_reg_420[3]_i_2_n_15\,
      D => i_9_fu_572_p2(3),
      Q => \i_3_reg_420_reg__0\(3),
      R => ap_NS_fsm159_out
    );
\i_4_mid2_reg_1011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(0),
      Q => \i_4_mid2_reg_1011_reg_n_15_[0]\,
      R => i_4_mid2_reg_1011
    );
\i_4_mid2_reg_1011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(1),
      Q => \i_4_mid2_reg_1011_reg_n_15_[1]\,
      R => i_4_mid2_reg_1011
    );
\i_4_mid2_reg_1011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(2),
      Q => \i_4_mid2_reg_1011_reg_n_15_[2]\,
      R => i_4_mid2_reg_1011
    );
\i_4_mid2_reg_1011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(3),
      Q => \i_4_mid2_reg_1011_reg_n_15_[3]\,
      R => i_4_mid2_reg_1011
    );
\i_4_mid2_reg_1011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(4),
      Q => \i_4_mid2_reg_1011_reg_n_15_[4]\,
      R => i_4_mid2_reg_1011
    );
\i_4_mid2_reg_1011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(5),
      Q => \i_4_mid2_reg_1011_reg_n_15_[5]\,
      R => i_4_mid2_reg_1011
    );
\i_4_mid2_reg_1011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_4_mid2_reg_10110,
      D => i_4_phi_fu_457_p4(6),
      Q => \i_4_mid2_reg_1011_reg_n_15_[6]\,
      R => i_4_mid2_reg_1011
    );
\i_4_reg_453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(0),
      Q => i_4_reg_453(0),
      R => ap_NS_fsm158_out
    );
\i_4_reg_453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(1),
      Q => i_4_reg_453(1),
      R => ap_NS_fsm158_out
    );
\i_4_reg_453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(2),
      Q => i_4_reg_453(2),
      R => ap_NS_fsm158_out
    );
\i_4_reg_453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(3),
      Q => i_4_reg_453(3),
      R => ap_NS_fsm158_out
    );
\i_4_reg_453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(4),
      Q => i_4_reg_453(4),
      R => ap_NS_fsm158_out
    );
\i_4_reg_453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(5),
      Q => i_4_reg_453(5),
      R => ap_NS_fsm158_out
    );
\i_4_reg_453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => i_4_phi_fu_457_p4(6),
      Q => i_4_reg_453(6),
      R => ap_NS_fsm158_out
    );
\i_5_reg_464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we04_in,
      D => i_11_reg_1062(0),
      Q => \i_5_reg_464_reg_n_15_[0]\,
      R => ap_CS_fsm_state12
    );
\i_5_reg_464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we04_in,
      D => i_11_reg_1062(1),
      Q => \i_5_reg_464_reg_n_15_[1]\,
      R => ap_CS_fsm_state12
    );
\i_5_reg_464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we04_in,
      D => i_11_reg_1062(2),
      Q => \i_5_reg_464_reg_n_15_[2]\,
      R => ap_CS_fsm_state12
    );
\i_5_reg_464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we04_in,
      D => i_11_reg_1062(3),
      Q => \i_5_reg_464_reg_n_15_[3]\,
      R => ap_CS_fsm_state12
    );
\i_6_reg_957[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[0]\,
      O => i_6_fu_521_p2(0)
    );
\i_6_reg_957[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[0]\,
      I1 => \i_reg_384_reg_n_15_[1]\,
      O => i_6_fu_521_p2(1)
    );
\i_6_reg_957[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[2]\,
      I1 => \i_reg_384_reg_n_15_[0]\,
      I2 => \i_reg_384_reg_n_15_[1]\,
      O => i_6_fu_521_p2(2)
    );
\i_6_reg_957[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[3]\,
      I1 => \i_reg_384_reg_n_15_[1]\,
      I2 => \i_reg_384_reg_n_15_[0]\,
      I3 => \i_reg_384_reg_n_15_[2]\,
      O => i_6_fu_521_p2(3)
    );
\i_6_reg_957[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[4]\,
      I1 => \i_reg_384_reg_n_15_[2]\,
      I2 => \i_reg_384_reg_n_15_[0]\,
      I3 => \i_reg_384_reg_n_15_[1]\,
      I4 => \i_reg_384_reg_n_15_[3]\,
      O => i_6_fu_521_p2(4)
    );
\i_6_reg_957[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[5]\,
      I1 => \i_reg_384_reg_n_15_[3]\,
      I2 => \i_reg_384_reg_n_15_[1]\,
      I3 => \i_reg_384_reg_n_15_[0]\,
      I4 => \i_reg_384_reg_n_15_[2]\,
      I5 => \i_reg_384_reg_n_15_[4]\,
      O => i_6_fu_521_p2(5)
    );
\i_6_reg_957[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[6]\,
      I1 => \i_6_reg_957[9]_i_2_n_15\,
      O => i_6_fu_521_p2(6)
    );
\i_6_reg_957[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_6_reg_957[9]_i_2_n_15\,
      I1 => \i_reg_384_reg_n_15_[6]\,
      I2 => \i_reg_384_reg_n_15_[7]\,
      O => i_6_fu_521_p2(7)
    );
\i_6_reg_957[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[8]\,
      I1 => \i_6_reg_957[9]_i_2_n_15\,
      I2 => \i_reg_384_reg_n_15_[6]\,
      I3 => \i_reg_384_reg_n_15_[7]\,
      O => i_6_fu_521_p2(8)
    );
\i_6_reg_957[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[9]\,
      I1 => \i_reg_384_reg_n_15_[7]\,
      I2 => \i_reg_384_reg_n_15_[6]\,
      I3 => \i_6_reg_957[9]_i_2_n_15\,
      I4 => \i_reg_384_reg_n_15_[8]\,
      O => i_6_fu_521_p2(9)
    );
\i_6_reg_957[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_384_reg_n_15_[4]\,
      I1 => \i_reg_384_reg_n_15_[2]\,
      I2 => \i_reg_384_reg_n_15_[0]\,
      I3 => \i_reg_384_reg_n_15_[1]\,
      I4 => \i_reg_384_reg_n_15_[3]\,
      I5 => \i_reg_384_reg_n_15_[5]\,
      O => \i_6_reg_957[9]_i_2_n_15\
    );
\i_6_reg_957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(0),
      Q => i_6_reg_957(0),
      R => '0'
    );
\i_6_reg_957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(1),
      Q => i_6_reg_957(1),
      R => '0'
    );
\i_6_reg_957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(2),
      Q => i_6_reg_957(2),
      R => '0'
    );
\i_6_reg_957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(3),
      Q => i_6_reg_957(3),
      R => '0'
    );
\i_6_reg_957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(4),
      Q => i_6_reg_957(4),
      R => '0'
    );
\i_6_reg_957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(5),
      Q => i_6_reg_957(5),
      R => '0'
    );
\i_6_reg_957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(6),
      Q => i_6_reg_957(6),
      R => '0'
    );
\i_6_reg_957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(7),
      Q => i_6_reg_957(7),
      R => '0'
    );
\i_6_reg_957_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(8),
      Q => i_6_reg_957(8),
      R => '0'
    );
\i_6_reg_957_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_6_fu_521_p2(9),
      Q => i_6_reg_957(9),
      R => '0'
    );
\i_7_reg_965[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_1_reg_396(0),
      O => i_7_fu_538_p2(0)
    );
\i_7_reg_965[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_1_reg_396(0),
      I1 => i_1_reg_396(1),
      O => i_7_fu_538_p2(1)
    );
\i_7_reg_965[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_1_reg_396(2),
      I1 => i_1_reg_396(0),
      I2 => i_1_reg_396(1),
      O => i_7_fu_538_p2(2)
    );
\i_7_reg_965[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_1_reg_396(3),
      I1 => i_1_reg_396(1),
      I2 => i_1_reg_396(0),
      I3 => i_1_reg_396(2),
      O => i_7_fu_538_p2(3)
    );
\i_7_reg_965[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_1_reg_396(4),
      I1 => i_1_reg_396(2),
      I2 => i_1_reg_396(0),
      I3 => i_1_reg_396(1),
      I4 => i_1_reg_396(3),
      O => i_7_fu_538_p2(4)
    );
\i_7_reg_965[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_1_reg_396(5),
      I1 => i_1_reg_396(3),
      I2 => i_1_reg_396(1),
      I3 => i_1_reg_396(0),
      I4 => i_1_reg_396(2),
      I5 => i_1_reg_396(4),
      O => i_7_fu_538_p2(5)
    );
\i_7_reg_965[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_1_reg_396(6),
      I1 => \i_7_reg_965[9]_i_2_n_15\,
      O => i_7_fu_538_p2(6)
    );
\i_7_reg_965[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_7_reg_965[9]_i_2_n_15\,
      I1 => i_1_reg_396(6),
      I2 => i_1_reg_396(7),
      O => i_7_fu_538_p2(7)
    );
\i_7_reg_965[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => i_1_reg_396(8),
      I1 => \i_7_reg_965[9]_i_2_n_15\,
      I2 => i_1_reg_396(6),
      I3 => i_1_reg_396(7),
      O => i_7_fu_538_p2(8)
    );
\i_7_reg_965[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => i_1_reg_396(9),
      I1 => i_1_reg_396(7),
      I2 => i_1_reg_396(6),
      I3 => \i_7_reg_965[9]_i_2_n_15\,
      I4 => i_1_reg_396(8),
      O => i_7_fu_538_p2(9)
    );
\i_7_reg_965[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_1_reg_396(4),
      I1 => i_1_reg_396(2),
      I2 => i_1_reg_396(0),
      I3 => i_1_reg_396(1),
      I4 => i_1_reg_396(3),
      I5 => i_1_reg_396(5),
      O => \i_7_reg_965[9]_i_2_n_15\
    );
\i_7_reg_965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(0),
      Q => i_7_reg_965(0),
      R => '0'
    );
\i_7_reg_965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(1),
      Q => i_7_reg_965(1),
      R => '0'
    );
\i_7_reg_965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(2),
      Q => i_7_reg_965(2),
      R => '0'
    );
\i_7_reg_965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(3),
      Q => i_7_reg_965(3),
      R => '0'
    );
\i_7_reg_965_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(4),
      Q => i_7_reg_965(4),
      R => '0'
    );
\i_7_reg_965_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(5),
      Q => i_7_reg_965(5),
      R => '0'
    );
\i_7_reg_965_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(6),
      Q => i_7_reg_965(6),
      R => '0'
    );
\i_7_reg_965_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(7),
      Q => i_7_reg_965(7),
      R => '0'
    );
\i_7_reg_965_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(8),
      Q => i_7_reg_965(8),
      R => '0'
    );
\i_7_reg_965_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_7_fu_538_p2(9),
      Q => i_7_reg_965(9),
      R => '0'
    );
\i_8_reg_973[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_408(0),
      O => i_8_fu_555_p2(0)
    );
\i_8_reg_973[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_408(0),
      I1 => i_2_reg_408(1),
      O => i_8_fu_555_p2(1)
    );
\i_8_reg_973[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_2_reg_408(2),
      I1 => i_2_reg_408(0),
      I2 => i_2_reg_408(1),
      O => i_8_fu_555_p2(2)
    );
\i_8_reg_973[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_2_reg_408(3),
      I1 => i_2_reg_408(1),
      I2 => i_2_reg_408(0),
      I3 => i_2_reg_408(2),
      O => i_8_fu_555_p2(3)
    );
\i_8_reg_973[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_2_reg_408(4),
      I1 => i_2_reg_408(2),
      I2 => i_2_reg_408(0),
      I3 => i_2_reg_408(1),
      I4 => i_2_reg_408(3),
      O => i_8_fu_555_p2(4)
    );
\i_8_reg_973[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_2_reg_408(5),
      I1 => i_2_reg_408(3),
      I2 => i_2_reg_408(1),
      I3 => i_2_reg_408(0),
      I4 => i_2_reg_408(2),
      I5 => i_2_reg_408(4),
      O => i_8_fu_555_p2(5)
    );
\i_8_reg_973[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_2_reg_408(6),
      I1 => \i_8_reg_973[9]_i_2_n_15\,
      O => i_8_fu_555_p2(6)
    );
\i_8_reg_973[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_8_reg_973[9]_i_2_n_15\,
      I1 => i_2_reg_408(6),
      I2 => i_2_reg_408(7),
      O => i_8_fu_555_p2(7)
    );
\i_8_reg_973[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => i_2_reg_408(8),
      I1 => \i_8_reg_973[9]_i_2_n_15\,
      I2 => i_2_reg_408(6),
      I3 => i_2_reg_408(7),
      O => i_8_fu_555_p2(8)
    );
\i_8_reg_973[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => i_2_reg_408(9),
      I1 => i_2_reg_408(7),
      I2 => i_2_reg_408(6),
      I3 => \i_8_reg_973[9]_i_2_n_15\,
      I4 => i_2_reg_408(8),
      O => i_8_fu_555_p2(9)
    );
\i_8_reg_973[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_2_reg_408(4),
      I1 => i_2_reg_408(2),
      I2 => i_2_reg_408(0),
      I3 => i_2_reg_408(1),
      I4 => i_2_reg_408(3),
      I5 => i_2_reg_408(5),
      O => \i_8_reg_973[9]_i_2_n_15\
    );
\i_8_reg_973_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(0),
      Q => i_8_reg_973(0),
      R => '0'
    );
\i_8_reg_973_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(1),
      Q => i_8_reg_973(1),
      R => '0'
    );
\i_8_reg_973_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(2),
      Q => i_8_reg_973(2),
      R => '0'
    );
\i_8_reg_973_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(3),
      Q => i_8_reg_973(3),
      R => '0'
    );
\i_8_reg_973_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(4),
      Q => i_8_reg_973(4),
      R => '0'
    );
\i_8_reg_973_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(5),
      Q => i_8_reg_973(5),
      R => '0'
    );
\i_8_reg_973_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(6),
      Q => i_8_reg_973(6),
      R => '0'
    );
\i_8_reg_973_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(7),
      Q => i_8_reg_973(7),
      R => '0'
    );
\i_8_reg_973_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(8),
      Q => i_8_reg_973(8),
      R => '0'
    );
\i_8_reg_973_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_8_fu_555_p2(9),
      Q => i_8_reg_973(9),
      R => '0'
    );
\i_reg_384[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I2 => ap_CS_fsm_state3,
      O => i_reg_384
    );
\i_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(0),
      Q => \i_reg_384_reg_n_15_[0]\,
      R => i_reg_384
    );
\i_reg_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(1),
      Q => \i_reg_384_reg_n_15_[1]\,
      R => i_reg_384
    );
\i_reg_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(2),
      Q => \i_reg_384_reg_n_15_[2]\,
      R => i_reg_384
    );
\i_reg_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(3),
      Q => \i_reg_384_reg_n_15_[3]\,
      R => i_reg_384
    );
\i_reg_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(4),
      Q => \i_reg_384_reg_n_15_[4]\,
      R => i_reg_384
    );
\i_reg_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(5),
      Q => \i_reg_384_reg_n_15_[5]\,
      R => i_reg_384
    );
\i_reg_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(6),
      Q => \i_reg_384_reg_n_15_[6]\,
      R => i_reg_384
    );
\i_reg_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(7),
      Q => \i_reg_384_reg_n_15_[7]\,
      R => i_reg_384
    );
\i_reg_384_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(8),
      Q => \i_reg_384_reg_n_15_[8]\,
      R => i_reg_384
    );
\i_reg_384_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we062_out,
      D => i_6_reg_957(9),
      Q => \i_reg_384_reg_n_15_[9]\,
      R => i_reg_384
    );
\indvar_flatten_next_reg_1006[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => indvar_flatten_reg_431(0),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(0),
      I2 => indvar_flatten_reg_431(1),
      I3 => sum_blue_U_n_18,
      I4 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I5 => \indvar_flatten_next_reg_1006_reg__0\(1),
      O => indvar_flatten_next_fu_584_p2(1)
    );
\indvar_flatten_next_reg_1006[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => indvar_flatten_reg_431(2),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(2),
      I2 => \indvar_flatten_next_reg_1006_reg__0\(1),
      I3 => matrixAvg_mac_mulfYi_U4_n_32,
      I4 => indvar_flatten_reg_431(1),
      I5 => indvar_flatten_next_fu_584_p2(0),
      O => indvar_flatten_next_fu_584_p2(2)
    );
\indvar_flatten_next_reg_1006[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B847748BB8"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg__0\(3),
      I1 => matrixAvg_mac_mulfYi_U4_n_32,
      I2 => indvar_flatten_reg_431(3),
      I3 => indvar_flatten_reg_431(2),
      I4 => \indvar_flatten_next_reg_1006_reg__0\(2),
      I5 => \indvar_flatten_next_reg_1006[3]_i_2_n_15\,
      O => indvar_flatten_next_fu_584_p2(3)
    );
\indvar_flatten_next_reg_1006[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F335F5F5FFF"
    )
        port map (
      I0 => indvar_flatten_reg_431(0),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(0),
      I2 => indvar_flatten_reg_431(1),
      I3 => sum_blue_U_n_18,
      I4 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I5 => \indvar_flatten_next_reg_1006_reg__0\(1),
      O => \indvar_flatten_next_reg_1006[3]_i_2_n_15\
    );
\indvar_flatten_next_reg_1006[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A551555D5"
    )
        port map (
      I0 => indvar_flatten_reg_431(4),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(4),
      I5 => \indvar_flatten_next_reg_1006[5]_i_2_n_15\,
      O => \indvar_flatten_next_reg_1006[4]_i_1_n_15\
    );
\indvar_flatten_next_reg_1006[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_431(5),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(5),
      I2 => \indvar_flatten_next_reg_1006[5]_i_2_n_15\,
      I3 => \indvar_flatten_next_reg_1006_reg__0\(4),
      I4 => matrixAvg_mac_mulfYi_U4_n_32,
      I5 => indvar_flatten_reg_431(4),
      O => indvar_flatten_next_fu_584_p2(5)
    );
\indvar_flatten_next_reg_1006[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAFFFFFFFAFFF"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006[3]_i_2_n_15\,
      I1 => \indvar_flatten_next_reg_1006_reg__0\(2),
      I2 => indvar_flatten_reg_431(2),
      I3 => indvar_flatten_reg_431(3),
      I4 => matrixAvg_mac_mulfYi_U4_n_32,
      I5 => \indvar_flatten_next_reg_1006_reg__0\(3),
      O => \indvar_flatten_next_reg_1006[5]_i_2_n_15\
    );
\indvar_flatten_next_reg_1006[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_431(6),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(6),
      I2 => \indvar_flatten_next_reg_1006[6]_i_2_n_15\,
      I3 => \indvar_flatten_next_reg_1006_reg__0\(5),
      I4 => matrixAvg_mac_mulfYi_U4_n_32,
      I5 => indvar_flatten_reg_431(5),
      O => indvar_flatten_next_fu_584_p2(6)
    );
\indvar_flatten_next_reg_1006[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => indvar_flatten_reg_431(4),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(4),
      I2 => \indvar_flatten_next_reg_1006_reg__0\(3),
      I3 => matrixAvg_mac_mulfYi_U4_n_32,
      I4 => indvar_flatten_reg_431(3),
      I5 => \indvar_flatten_next_reg_1006[9]_i_5_n_15\,
      O => \indvar_flatten_next_reg_1006[6]_i_2_n_15\
    );
\indvar_flatten_next_reg_1006[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_431(7),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(7),
      I2 => \indvar_flatten_next_reg_1006[9]_i_4_n_15\,
      I3 => \indvar_flatten_next_reg_1006_reg__0\(6),
      I4 => matrixAvg_mac_mulfYi_U4_n_32,
      I5 => indvar_flatten_reg_431(6),
      O => \indvar_flatten_next_reg_1006[7]_i_1_n_15\
    );
\indvar_flatten_next_reg_1006[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE2E2E2E2E2E2"
    )
        port map (
      I0 => indvar_flatten_reg_431(8),
      I1 => matrixAvg_mac_mulfYi_U4_n_32,
      I2 => \indvar_flatten_next_reg_1006_reg__0\(8),
      I3 => matrixAvg_mac_mulfYi_U4_n_38,
      I4 => sel0(6),
      I5 => \indvar_flatten_next_reg_1006[9]_i_4_n_15\,
      O => \indvar_flatten_next_reg_1006[8]_i_1_n_15\
    );
\indvar_flatten_next_reg_1006[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_next_reg_10060
    );
\indvar_flatten_next_reg_1006[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE2E2E2E2E2E2"
    )
        port map (
      I0 => indvar_flatten_reg_431(9),
      I1 => matrixAvg_mac_mulfYi_U4_n_32,
      I2 => \indvar_flatten_next_reg_1006_reg__0\(9),
      I3 => \indvar_flatten_next_reg_1006[9]_i_3_n_15\,
      I4 => sel0(6),
      I5 => \indvar_flatten_next_reg_1006[9]_i_4_n_15\,
      O => \indvar_flatten_next_reg_1006[9]_i_2_n_15\
    );
\indvar_flatten_next_reg_1006[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F335F5F5FFF"
    )
        port map (
      I0 => indvar_flatten_reg_431(7),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(7),
      I2 => indvar_flatten_reg_431(8),
      I3 => sum_blue_U_n_18,
      I4 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I5 => \indvar_flatten_next_reg_1006_reg__0\(8),
      O => \indvar_flatten_next_reg_1006[9]_i_3_n_15\
    );
\indvar_flatten_next_reg_1006[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_431(5),
      I1 => matrixAvg_mac_mulfYi_U4_n_32,
      I2 => \indvar_flatten_next_reg_1006_reg__0\(5),
      I3 => \indvar_flatten_next_reg_1006[9]_i_5_n_15\,
      I4 => sel0(3),
      I5 => sel0(4),
      O => \indvar_flatten_next_reg_1006[9]_i_4_n_15\
    );
\indvar_flatten_next_reg_1006[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F553FFF"
    )
        port map (
      I0 => indvar_flatten_reg_431(2),
      I1 => \indvar_flatten_next_reg_1006_reg__0\(2),
      I2 => \indvar_flatten_next_reg_1006_reg__0\(1),
      I3 => matrixAvg_mac_mulfYi_U4_n_32,
      I4 => indvar_flatten_reg_431(1),
      I5 => indvar_flatten_next_fu_584_p2(0),
      O => \indvar_flatten_next_reg_1006[9]_i_5_n_15\
    );
\indvar_flatten_next_reg_1006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => indvar_flatten_next_fu_584_p2(0),
      Q => \indvar_flatten_next_reg_1006_reg__0\(0),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => indvar_flatten_next_fu_584_p2(1),
      Q => \indvar_flatten_next_reg_1006_reg__0\(1),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => indvar_flatten_next_fu_584_p2(2),
      Q => \indvar_flatten_next_reg_1006_reg__0\(2),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => indvar_flatten_next_fu_584_p2(3),
      Q => \indvar_flatten_next_reg_1006_reg__0\(3),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => \indvar_flatten_next_reg_1006[4]_i_1_n_15\,
      Q => \indvar_flatten_next_reg_1006_reg__0\(4),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => indvar_flatten_next_fu_584_p2(5),
      Q => \indvar_flatten_next_reg_1006_reg__0\(5),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => indvar_flatten_next_fu_584_p2(6),
      Q => \indvar_flatten_next_reg_1006_reg__0\(6),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => \indvar_flatten_next_reg_1006[7]_i_1_n_15\,
      Q => \indvar_flatten_next_reg_1006_reg__0\(7),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => \indvar_flatten_next_reg_1006[8]_i_1_n_15\,
      Q => \indvar_flatten_next_reg_1006_reg__0\(8),
      R => '0'
    );
\indvar_flatten_next_reg_1006_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_10060,
      D => \indvar_flatten_next_reg_1006[9]_i_2_n_15\,
      Q => \indvar_flatten_next_reg_1006_reg__0\(9),
      R => '0'
    );
\indvar_flatten_reg_431[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_431(0),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(0),
      O => sel0(0)
    );
\indvar_flatten_reg_431[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_431(1),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(1),
      O => sel0(1)
    );
\indvar_flatten_reg_431[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_431(2),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(2),
      O => sel0(2)
    );
\indvar_flatten_reg_431[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1006_reg__0\(4),
      I1 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I4 => indvar_flatten_reg_431(4),
      O => sel0(4)
    );
\indvar_flatten_reg_431[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_431(7),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(7),
      O => sel0(7)
    );
\indvar_flatten_reg_431[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_431(8),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(8),
      O => sel0(8)
    );
\indvar_flatten_reg_431[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \i_3_reg_420_reg__0\(2),
      I2 => \i_3_reg_420_reg__0\(3),
      I3 => \i_3_reg_420_reg__0\(1),
      I4 => \i_3_reg_420_reg__0\(0),
      O => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_431(9),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \indvar_flatten_next_reg_1006_reg__0\(9),
      O => sel0(9)
    );
\indvar_flatten_reg_431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(0),
      Q => indvar_flatten_reg_431(0),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(1),
      Q => indvar_flatten_reg_431(1),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(2),
      Q => indvar_flatten_reg_431(2),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(3),
      Q => indvar_flatten_reg_431(3),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(4),
      Q => indvar_flatten_reg_431(4),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(5),
      Q => indvar_flatten_reg_431(5),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(6),
      Q => indvar_flatten_reg_431(6),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(7),
      Q => indvar_flatten_reg_431(7),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(8),
      Q => indvar_flatten_reg_431(8),
      R => ap_NS_fsm158_out
    );
\indvar_flatten_reg_431_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sel0(9),
      Q => indvar_flatten_reg_431(9),
      R => ap_NS_fsm158_out
    );
\j_reg_442[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_442(0),
      I1 => \ap_CS_fsm_reg[8]_rep_n_15\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_15,
      I3 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      I4 => \tmp_3_mid2_v_v_reg_1017_reg__0\(0),
      O => j_phi_fu_446_p4(0)
    );
\j_reg_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j_phi_fu_446_p4(0),
      Q => j_reg_442(0),
      R => ap_NS_fsm158_out
    );
\j_reg_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j_phi_fu_446_p4(1),
      Q => j_reg_442(1),
      R => ap_NS_fsm158_out
    );
\j_reg_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j_phi_fu_446_p4(2),
      Q => j_reg_442(2),
      R => ap_NS_fsm158_out
    );
\j_reg_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j_phi_fu_446_p4(3),
      Q => j_reg_442(3),
      R => ap_NS_fsm158_out
    );
\mat_in_V_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => mat_in_V_data_V_0_sel_wr,
      I1 => mat_in_V_data_V_0_ack_in,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      O => mat_in_V_data_V_0_load_A
    );
\mat_in_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(0),
      Q => mat_in_V_data_V_0_payload_A(0),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(10),
      Q => mat_in_V_data_V_0_payload_A(10),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(11),
      Q => mat_in_V_data_V_0_payload_A(11),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(12),
      Q => mat_in_V_data_V_0_payload_A(12),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(13),
      Q => mat_in_V_data_V_0_payload_A(13),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(14),
      Q => mat_in_V_data_V_0_payload_A(14),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(15),
      Q => mat_in_V_data_V_0_payload_A(15),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(16),
      Q => mat_in_V_data_V_0_payload_A(16),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(17),
      Q => mat_in_V_data_V_0_payload_A(17),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(18),
      Q => mat_in_V_data_V_0_payload_A(18),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(19),
      Q => mat_in_V_data_V_0_payload_A(19),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(1),
      Q => mat_in_V_data_V_0_payload_A(1),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(20),
      Q => mat_in_V_data_V_0_payload_A(20),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(21),
      Q => mat_in_V_data_V_0_payload_A(21),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(22),
      Q => mat_in_V_data_V_0_payload_A(22),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(23),
      Q => mat_in_V_data_V_0_payload_A(23),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(24),
      Q => mat_in_V_data_V_0_payload_A(24),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(25),
      Q => mat_in_V_data_V_0_payload_A(25),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(26),
      Q => mat_in_V_data_V_0_payload_A(26),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(27),
      Q => mat_in_V_data_V_0_payload_A(27),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(28),
      Q => mat_in_V_data_V_0_payload_A(28),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(29),
      Q => mat_in_V_data_V_0_payload_A(29),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(2),
      Q => mat_in_V_data_V_0_payload_A(2),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(30),
      Q => mat_in_V_data_V_0_payload_A(30),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(31),
      Q => mat_in_V_data_V_0_payload_A(31),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(3),
      Q => mat_in_V_data_V_0_payload_A(3),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(4),
      Q => mat_in_V_data_V_0_payload_A(4),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(5),
      Q => mat_in_V_data_V_0_payload_A(5),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(6),
      Q => mat_in_V_data_V_0_payload_A(6),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(7),
      Q => mat_in_V_data_V_0_payload_A(7),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(8),
      Q => mat_in_V_data_V_0_payload_A(8),
      R => '0'
    );
\mat_in_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_A,
      D => mat_in_TDATA(9),
      Q => mat_in_V_data_V_0_payload_A(9),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mat_in_V_data_V_0_sel_wr,
      I1 => mat_in_V_data_V_0_ack_in,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      O => mat_in_V_data_V_0_load_B
    );
\mat_in_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(0),
      Q => mat_in_V_data_V_0_payload_B(0),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(10),
      Q => mat_in_V_data_V_0_payload_B(10),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(11),
      Q => mat_in_V_data_V_0_payload_B(11),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(12),
      Q => mat_in_V_data_V_0_payload_B(12),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(13),
      Q => mat_in_V_data_V_0_payload_B(13),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(14),
      Q => mat_in_V_data_V_0_payload_B(14),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(15),
      Q => mat_in_V_data_V_0_payload_B(15),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(16),
      Q => mat_in_V_data_V_0_payload_B(16),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(17),
      Q => mat_in_V_data_V_0_payload_B(17),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(18),
      Q => mat_in_V_data_V_0_payload_B(18),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(19),
      Q => mat_in_V_data_V_0_payload_B(19),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(1),
      Q => mat_in_V_data_V_0_payload_B(1),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(20),
      Q => mat_in_V_data_V_0_payload_B(20),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(21),
      Q => mat_in_V_data_V_0_payload_B(21),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(22),
      Q => mat_in_V_data_V_0_payload_B(22),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(23),
      Q => mat_in_V_data_V_0_payload_B(23),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(24),
      Q => mat_in_V_data_V_0_payload_B(24),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(25),
      Q => mat_in_V_data_V_0_payload_B(25),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(26),
      Q => mat_in_V_data_V_0_payload_B(26),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(27),
      Q => mat_in_V_data_V_0_payload_B(27),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(28),
      Q => mat_in_V_data_V_0_payload_B(28),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(29),
      Q => mat_in_V_data_V_0_payload_B(29),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(2),
      Q => mat_in_V_data_V_0_payload_B(2),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(30),
      Q => mat_in_V_data_V_0_payload_B(30),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(31),
      Q => mat_in_V_data_V_0_payload_B(31),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(3),
      Q => mat_in_V_data_V_0_payload_B(3),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(4),
      Q => mat_in_V_data_V_0_payload_B(4),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(5),
      Q => mat_in_V_data_V_0_payload_B(5),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(6),
      Q => mat_in_V_data_V_0_payload_B(6),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(7),
      Q => mat_in_V_data_V_0_payload_B(7),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(8),
      Q => mat_in_V_data_V_0_payload_B(8),
      R => '0'
    );
\mat_in_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_in_V_data_V_0_load_B,
      D => mat_in_TDATA(9),
      Q => mat_in_V_data_V_0_payload_B(9),
      R => '0'
    );
mat_in_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1FF0E0"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I3 => ap_CS_fsm_state7,
      I4 => mat_in_V_data_V_0_sel,
      O => mat_in_V_data_V_0_sel_rd_i_1_n_15
    );
mat_in_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_in_V_data_V_0_sel_rd_i_1_n_15,
      Q => mat_in_V_data_V_0_sel,
      R => reset
    );
mat_in_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mat_in_V_data_V_0_ack_in,
      I1 => mat_in_TVALID,
      I2 => mat_in_V_data_V_0_sel_wr,
      O => mat_in_V_data_V_0_sel_wr_i_1_n_15
    );
mat_in_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_in_V_data_V_0_sel_wr_i_1_n_15,
      Q => mat_in_V_data_V_0_sel_wr,
      R => reset
    );
\mat_in_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC088"
    )
        port map (
      I0 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I1 => ap_rst_n,
      I2 => mat_in_TVALID,
      I3 => mat_in_V_data_V_0_ack_in,
      I4 => \mat_in_V_data_V_0_state[0]_i_2_n_15\,
      O => \mat_in_V_data_V_0_state[0]_i_1_n_15\
    );
\mat_in_V_data_V_0_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      I2 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I3 => ap_CS_fsm_state7,
      O => \mat_in_V_data_V_0_state[0]_i_2_n_15\
    );
\mat_in_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4FF"
    )
        port map (
      I0 => mat_in_TVALID,
      I1 => mat_in_V_data_V_0_ack_in,
      I2 => ap_CS_fsm_state7,
      I3 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state3,
      O => \mat_in_V_data_V_0_state[1]_i_1_n_15\
    );
\mat_in_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_in_V_data_V_0_state[0]_i_1_n_15\,
      Q => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_in_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_in_V_data_V_0_state[1]_i_1_n_15\,
      Q => mat_in_V_data_V_0_ack_in,
      R => reset
    );
\mat_in_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mat_in_TVALID,
      I2 => \^mat_in_tready\,
      I3 => mat_in_V_data_V_0_sel0,
      I4 => mat_in_V_dest_V_0_state(0),
      O => \mat_in_V_dest_V_0_state[0]_i_1_n_15\
    );
\mat_in_V_dest_V_0_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state3,
      O => mat_in_V_data_V_0_sel0
    );
\mat_in_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => reset
    );
\mat_in_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => mat_in_TVALID,
      I1 => \^mat_in_tready\,
      I2 => we0,
      I3 => we060_out,
      I4 => we062_out,
      I5 => mat_in_V_dest_V_0_state(0),
      O => \mat_in_V_dest_V_0_state[1]_i_2_n_15\
    );
\mat_in_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_in_V_dest_V_0_state[0]_i_1_n_15\,
      Q => mat_in_V_dest_V_0_state(0),
      R => '0'
    );
\mat_in_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_in_V_dest_V_0_state[1]_i_2_n_15\,
      Q => \^mat_in_tready\,
      R => reset
    );
\mat_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(0),
      I1 => mat_out_V_data_V_1_payload_A(0),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(0)
    );
\mat_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(10),
      I1 => mat_out_V_data_V_1_payload_A(10),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(10)
    );
\mat_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(11),
      I1 => mat_out_V_data_V_1_payload_A(11),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(11)
    );
\mat_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(12),
      I1 => mat_out_V_data_V_1_payload_A(12),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(12)
    );
\mat_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(13),
      I1 => mat_out_V_data_V_1_payload_A(13),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(13)
    );
\mat_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(14),
      I1 => mat_out_V_data_V_1_payload_A(14),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(14)
    );
\mat_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(15),
      I1 => mat_out_V_data_V_1_payload_A(15),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(15)
    );
\mat_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(16),
      I1 => mat_out_V_data_V_1_payload_A(16),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(16)
    );
\mat_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(17),
      I1 => mat_out_V_data_V_1_payload_A(17),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(17)
    );
\mat_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(18),
      I1 => mat_out_V_data_V_1_payload_A(18),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(18)
    );
\mat_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(19),
      I1 => mat_out_V_data_V_1_payload_A(19),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(19)
    );
\mat_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(1),
      I1 => mat_out_V_data_V_1_payload_A(1),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(1)
    );
\mat_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(20),
      I1 => mat_out_V_data_V_1_payload_A(20),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(20)
    );
\mat_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(21),
      I1 => mat_out_V_data_V_1_payload_A(21),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(21)
    );
\mat_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(22),
      I1 => mat_out_V_data_V_1_payload_A(22),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(22)
    );
\mat_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(23),
      I1 => mat_out_V_data_V_1_payload_A(23),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(23)
    );
\mat_out_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(24),
      I1 => mat_out_V_data_V_1_payload_A(24),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(24)
    );
\mat_out_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(25),
      I1 => mat_out_V_data_V_1_payload_A(25),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(25)
    );
\mat_out_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(26),
      I1 => mat_out_V_data_V_1_payload_A(26),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(26)
    );
\mat_out_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(27),
      I1 => mat_out_V_data_V_1_payload_A(27),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(27)
    );
\mat_out_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(28),
      I1 => mat_out_V_data_V_1_payload_A(28),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(28)
    );
\mat_out_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(29),
      I1 => mat_out_V_data_V_1_payload_A(29),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(29)
    );
\mat_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(2),
      I1 => mat_out_V_data_V_1_payload_A(2),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(2)
    );
\mat_out_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(30),
      I1 => mat_out_V_data_V_1_payload_A(30),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(30)
    );
\mat_out_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(31),
      I1 => mat_out_V_data_V_1_payload_A(31),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(31)
    );
\mat_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(3),
      I1 => mat_out_V_data_V_1_payload_A(3),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(3)
    );
\mat_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(4),
      I1 => mat_out_V_data_V_1_payload_A(4),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(4)
    );
\mat_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(5),
      I1 => mat_out_V_data_V_1_payload_A(5),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(5)
    );
\mat_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(6),
      I1 => mat_out_V_data_V_1_payload_A(6),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(6)
    );
\mat_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(7),
      I1 => mat_out_V_data_V_1_payload_A(7),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(7)
    );
\mat_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(8),
      I1 => mat_out_V_data_V_1_payload_A(8),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(8)
    );
\mat_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mat_out_V_data_V_1_payload_B(9),
      I1 => mat_out_V_data_V_1_payload_A(9),
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_TDATA(9)
    );
\mat_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mat_out_V_last_V_1_payload_B,
      I1 => mat_out_V_last_V_1_sel,
      I2 => mat_out_V_last_V_1_payload_A,
      O => mat_out_TLAST(0)
    );
\mat_out_V_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => mat_out_V_data_V_1_sel_wr,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => \mat_out_V_data_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_data_V_1_load_A
    );
\mat_out_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(0),
      Q => mat_out_V_data_V_1_payload_A(0),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(10),
      Q => mat_out_V_data_V_1_payload_A(10),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(11),
      Q => mat_out_V_data_V_1_payload_A(11),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(12),
      Q => mat_out_V_data_V_1_payload_A(12),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(13),
      Q => mat_out_V_data_V_1_payload_A(13),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(14),
      Q => mat_out_V_data_V_1_payload_A(14),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(15),
      Q => mat_out_V_data_V_1_payload_A(15),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(16),
      Q => mat_out_V_data_V_1_payload_A(16),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(17),
      Q => mat_out_V_data_V_1_payload_A(17),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(18),
      Q => mat_out_V_data_V_1_payload_A(18),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(19),
      Q => mat_out_V_data_V_1_payload_A(19),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(1),
      Q => mat_out_V_data_V_1_payload_A(1),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(20),
      Q => mat_out_V_data_V_1_payload_A(20),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(21),
      Q => mat_out_V_data_V_1_payload_A(21),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(22),
      Q => mat_out_V_data_V_1_payload_A(22),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(23),
      Q => mat_out_V_data_V_1_payload_A(23),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(24),
      Q => mat_out_V_data_V_1_payload_A(24),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(25),
      Q => mat_out_V_data_V_1_payload_A(25),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(26),
      Q => mat_out_V_data_V_1_payload_A(26),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(27),
      Q => mat_out_V_data_V_1_payload_A(27),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(28),
      Q => mat_out_V_data_V_1_payload_A(28),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(29),
      Q => mat_out_V_data_V_1_payload_A(29),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(2),
      Q => mat_out_V_data_V_1_payload_A(2),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(30),
      Q => mat_out_V_data_V_1_payload_A(30),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(31),
      Q => mat_out_V_data_V_1_payload_A(31),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(3),
      Q => mat_out_V_data_V_1_payload_A(3),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(4),
      Q => mat_out_V_data_V_1_payload_A(4),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(5),
      Q => mat_out_V_data_V_1_payload_A(5),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(6),
      Q => mat_out_V_data_V_1_payload_A(6),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(7),
      Q => mat_out_V_data_V_1_payload_A(7),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(8),
      Q => mat_out_V_data_V_1_payload_A(8),
      R => '0'
    );
\mat_out_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_A,
      D => mat_out_V_data_V_1_data_in(9),
      Q => mat_out_V_data_V_1_payload_A(9),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mat_out_V_data_V_1_sel_wr,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => \mat_out_V_data_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_data_V_1_load_B
    );
\mat_out_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(0),
      Q => mat_out_V_data_V_1_payload_B(0),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(10),
      Q => mat_out_V_data_V_1_payload_B(10),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(11),
      Q => mat_out_V_data_V_1_payload_B(11),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(12),
      Q => mat_out_V_data_V_1_payload_B(12),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(13),
      Q => mat_out_V_data_V_1_payload_B(13),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(14),
      Q => mat_out_V_data_V_1_payload_B(14),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(15),
      Q => mat_out_V_data_V_1_payload_B(15),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(16),
      Q => mat_out_V_data_V_1_payload_B(16),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(17),
      Q => mat_out_V_data_V_1_payload_B(17),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(18),
      Q => mat_out_V_data_V_1_payload_B(18),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(19),
      Q => mat_out_V_data_V_1_payload_B(19),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(1),
      Q => mat_out_V_data_V_1_payload_B(1),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(20),
      Q => mat_out_V_data_V_1_payload_B(20),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(21),
      Q => mat_out_V_data_V_1_payload_B(21),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(22),
      Q => mat_out_V_data_V_1_payload_B(22),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(23),
      Q => mat_out_V_data_V_1_payload_B(23),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(24),
      Q => mat_out_V_data_V_1_payload_B(24),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(25),
      Q => mat_out_V_data_V_1_payload_B(25),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(26),
      Q => mat_out_V_data_V_1_payload_B(26),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(27),
      Q => mat_out_V_data_V_1_payload_B(27),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(28),
      Q => mat_out_V_data_V_1_payload_B(28),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(29),
      Q => mat_out_V_data_V_1_payload_B(29),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(2),
      Q => mat_out_V_data_V_1_payload_B(2),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(30),
      Q => mat_out_V_data_V_1_payload_B(30),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(31),
      Q => mat_out_V_data_V_1_payload_B(31),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(3),
      Q => mat_out_V_data_V_1_payload_B(3),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(4),
      Q => mat_out_V_data_V_1_payload_B(4),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(5),
      Q => mat_out_V_data_V_1_payload_B(5),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(6),
      Q => mat_out_V_data_V_1_payload_B(6),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(7),
      Q => mat_out_V_data_V_1_payload_B(7),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(8),
      Q => mat_out_V_data_V_1_payload_B(8),
      R => '0'
    );
\mat_out_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mat_out_V_data_V_1_load_B,
      D => mat_out_V_data_V_1_data_in(9),
      Q => mat_out_V_data_V_1_payload_B(9),
      R => '0'
    );
mat_out_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mat_out_V_data_V_1_state_reg_n_15_[0]\,
      I1 => mat_out_TREADY,
      I2 => mat_out_V_data_V_1_sel,
      O => mat_out_V_data_V_1_sel_rd_i_1_n_15
    );
mat_out_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_data_V_1_sel_rd_i_1_n_15,
      Q => mat_out_V_data_V_1_sel,
      R => reset
    );
mat_out_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1FF0E0"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state26,
      I2 => mat_out_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state20,
      I4 => mat_out_V_data_V_1_sel_wr,
      O => mat_out_V_data_V_1_sel_wr_i_1_n_15
    );
mat_out_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_data_V_1_sel_wr_i_1_n_15,
      Q => mat_out_V_data_V_1_sel_wr,
      R => reset
    );
\mat_out_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2222"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => mat_out_V_data_V_1_ack_in,
      I3 => mat_out_TREADY,
      I4 => \mat_out_V_data_V_1_state_reg_n_15_[0]\,
      O => \mat_out_V_data_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0004FFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state26,
      I3 => ap_CS_fsm_state23,
      I4 => mat_out_TREADY,
      I5 => \mat_out_V_data_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_data_V_1_state(1)
    );
\mat_out_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_data_V_1_state[0]_i_1_n_15\,
      Q => \mat_out_V_data_V_1_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_out_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_data_V_1_state(1),
      Q => mat_out_V_data_V_1_ack_in,
      R => reset
    );
\mat_out_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => \mat_out_V_dest_V_1_state_reg_n_15_[1]\,
      I3 => mat_out_TREADY,
      I4 => \^mat_out_tvalid\,
      O => \mat_out_V_dest_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state26,
      I3 => ap_CS_fsm_state23,
      O => \mat_out_V_dest_V_1_state[0]_i_2_n_15\
    );
\mat_out_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I1 => \mat_out_V_dest_V_1_state_reg_n_15_[1]\,
      I2 => mat_out_TREADY,
      I3 => \^mat_out_tvalid\,
      O => mat_out_V_dest_V_1_state(1)
    );
\mat_out_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_dest_V_1_state[0]_i_1_n_15\,
      Q => \^mat_out_tvalid\,
      R => '0'
    );
\mat_out_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_dest_V_1_state(1),
      Q => \mat_out_V_dest_V_1_state_reg_n_15_[1]\,
      R => reset
    );
\mat_out_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => \mat_out_V_id_V_1_state_reg_n_15_[1]\,
      I3 => mat_out_TREADY,
      I4 => \mat_out_V_id_V_1_state_reg_n_15_[0]\,
      O => \mat_out_V_id_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I1 => \mat_out_V_id_V_1_state_reg_n_15_[1]\,
      I2 => mat_out_TREADY,
      I3 => \mat_out_V_id_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_id_V_1_state(1)
    );
\mat_out_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_id_V_1_state[0]_i_1_n_15\,
      Q => \mat_out_V_id_V_1_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_out_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_id_V_1_state(1),
      Q => \mat_out_V_id_V_1_state_reg_n_15_[1]\,
      R => reset
    );
\mat_out_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => \mat_out_V_keep_V_1_state_reg_n_15_[1]\,
      I3 => mat_out_TREADY,
      I4 => \mat_out_V_keep_V_1_state_reg_n_15_[0]\,
      O => \mat_out_V_keep_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I1 => \mat_out_V_keep_V_1_state_reg_n_15_[1]\,
      I2 => mat_out_TREADY,
      I3 => \mat_out_V_keep_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_keep_V_1_state(1)
    );
\mat_out_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_keep_V_1_state[0]_i_1_n_15\,
      Q => \mat_out_V_keep_V_1_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_out_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_keep_V_1_state(1),
      Q => \mat_out_V_keep_V_1_state_reg_n_15_[1]\,
      R => reset
    );
\mat_out_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F808000808"
    )
        port map (
      I0 => ap_CS_fsm_state26,
      I1 => tmp_last_V_reg_1231,
      I2 => mat_out_V_last_V_1_sel_wr,
      I3 => mat_out_V_last_V_1_ack_in,
      I4 => \mat_out_V_last_V_1_state_reg_n_15_[0]\,
      I5 => mat_out_V_last_V_1_payload_A,
      O => \mat_out_V_last_V_1_payload_A[0]_i_1_n_15\
    );
\mat_out_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_last_V_1_payload_A[0]_i_1_n_15\,
      Q => mat_out_V_last_V_1_payload_A,
      R => '0'
    );
\mat_out_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F80008080"
    )
        port map (
      I0 => ap_CS_fsm_state26,
      I1 => tmp_last_V_reg_1231,
      I2 => mat_out_V_last_V_1_sel_wr,
      I3 => mat_out_V_last_V_1_ack_in,
      I4 => \mat_out_V_last_V_1_state_reg_n_15_[0]\,
      I5 => mat_out_V_last_V_1_payload_B,
      O => \mat_out_V_last_V_1_payload_B[0]_i_1_n_15\
    );
\mat_out_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_last_V_1_payload_B[0]_i_1_n_15\,
      Q => mat_out_V_last_V_1_payload_B,
      R => '0'
    );
mat_out_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mat_out_V_last_V_1_state_reg_n_15_[0]\,
      I1 => mat_out_TREADY,
      I2 => mat_out_V_last_V_1_sel,
      O => mat_out_V_last_V_1_sel_rd_i_1_n_15
    );
mat_out_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_last_V_1_sel_rd_i_1_n_15,
      Q => mat_out_V_last_V_1_sel,
      R => reset
    );
mat_out_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3337FFFFCCC80000"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => mat_out_V_data_V_1_ack_in,
      I2 => ap_CS_fsm_state26,
      I3 => ap_CS_fsm_state23,
      I4 => mat_out_V_last_V_1_ack_in,
      I5 => mat_out_V_last_V_1_sel_wr,
      O => mat_out_V_last_V_1_sel_wr_i_1_n_15
    );
mat_out_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_last_V_1_sel_wr_i_1_n_15,
      Q => mat_out_V_last_V_1_sel_wr,
      R => reset
    );
\mat_out_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => mat_out_V_last_V_1_ack_in,
      I3 => mat_out_TREADY,
      I4 => \mat_out_V_last_V_1_state_reg_n_15_[0]\,
      O => \mat_out_V_last_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I1 => mat_out_V_last_V_1_ack_in,
      I2 => mat_out_TREADY,
      I3 => \mat_out_V_last_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_last_V_1_state(1)
    );
\mat_out_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_last_V_1_state[0]_i_1_n_15\,
      Q => \mat_out_V_last_V_1_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_out_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_last_V_1_state(1),
      Q => mat_out_V_last_V_1_ack_in,
      R => reset
    );
\mat_out_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => \mat_out_V_strb_V_1_state_reg_n_15_[1]\,
      I3 => mat_out_TREADY,
      I4 => \mat_out_V_strb_V_1_state_reg_n_15_[0]\,
      O => \mat_out_V_strb_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I1 => \mat_out_V_strb_V_1_state_reg_n_15_[1]\,
      I2 => mat_out_TREADY,
      I3 => \mat_out_V_strb_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_strb_V_1_state(1)
    );
\mat_out_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_strb_V_1_state[0]_i_1_n_15\,
      Q => \mat_out_V_strb_V_1_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_out_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_strb_V_1_state(1),
      Q => \mat_out_V_strb_V_1_state_reg_n_15_[1]\,
      R => reset
    );
\mat_out_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I2 => \mat_out_V_user_V_1_state_reg_n_15_[1]\,
      I3 => mat_out_TREADY,
      I4 => \mat_out_V_user_V_1_state_reg_n_15_[0]\,
      O => \mat_out_V_user_V_1_state[0]_i_1_n_15\
    );
\mat_out_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \mat_out_V_dest_V_1_state[0]_i_2_n_15\,
      I1 => \mat_out_V_user_V_1_state_reg_n_15_[1]\,
      I2 => mat_out_TREADY,
      I3 => \mat_out_V_user_V_1_state_reg_n_15_[0]\,
      O => mat_out_V_user_V_1_state(1)
    );
\mat_out_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mat_out_V_user_V_1_state[0]_i_1_n_15\,
      Q => \mat_out_V_user_V_1_state_reg_n_15_[0]\,
      R => '0'
    );
\mat_out_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mat_out_V_user_V_1_state(1),
      Q => \mat_out_V_user_V_1_state_reg_n_15_[1]\,
      R => reset
    );
matrixAvg_mac_mulfYi_U4: entity work.design_1_matrixAvg_0_0_matrixAvg_mac_mulfYi
     port map (
      ADDRARDADDR(9) => matrixAvg_mac_mulfYi_U4_n_41,
      ADDRARDADDR(8) => matrixAvg_mac_mulfYi_U4_n_42,
      ADDRARDADDR(7) => matrixAvg_mac_mulfYi_U4_n_43,
      ADDRARDADDR(6) => matrixAvg_mac_mulfYi_U4_n_44,
      ADDRARDADDR(5) => matrixAvg_mac_mulfYi_U4_n_45,
      ADDRARDADDR(4) => matrixAvg_mac_mulfYi_U4_n_46,
      ADDRARDADDR(3) => matrixAvg_mac_mulfYi_U4_n_47,
      ADDRARDADDR(2) => matrixAvg_mac_mulfYi_U4_n_48,
      ADDRARDADDR(1) => matrixAvg_mac_mulfYi_U4_n_49,
      ADDRARDADDR(0) => matrixAvg_mac_mulfYi_U4_n_50,
      D(3 downto 2) => tmp_3_mid2_v_v_fu_610_p3(3 downto 2),
      D(1) => matrixAvg_mac_mulfYi_U4_n_20,
      D(0) => tmp_3_mid2_v_v_fu_610_p3(0),
      E(0) => tmp_3_mid2_v_v_reg_10170,
      Q(3 downto 0) => j_reg_442(3 downto 0),
      SR(0) => i_4_mid2_reg_1011,
      \ap_CS_fsm_reg[10]\ => matrixAvg_mac_mulfYi_U4_n_40,
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep_n_15\,
      \ap_CS_fsm_reg[8]_rep_0\ => sum_blue_U_n_18,
      \ap_CS_fsm_reg[9]\(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_15,
      \exitcond_flatten_reg_1002_reg[0]\ => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      \i_10_reg_1054_reg[6]\(6 downto 0) => i_10_reg_1054(6 downto 0),
      \i_1_reg_396_reg[9]\(9 downto 0) => i_1_reg_396(9 downto 0),
      \i_2_reg_408_reg[9]\(9 downto 0) => i_2_reg_408(9 downto 0),
      \i_4_reg_453_reg[6]\(6 downto 0) => i_4_reg_453(6 downto 0),
      \i_reg_384_reg[9]\(9) => \i_reg_384_reg_n_15_[9]\,
      \i_reg_384_reg[9]\(8) => \i_reg_384_reg_n_15_[8]\,
      \i_reg_384_reg[9]\(7) => \i_reg_384_reg_n_15_[7]\,
      \i_reg_384_reg[9]\(6) => \i_reg_384_reg_n_15_[6]\,
      \i_reg_384_reg[9]\(5) => \i_reg_384_reg_n_15_[5]\,
      \i_reg_384_reg[9]\(4) => \i_reg_384_reg_n_15_[4]\,
      \i_reg_384_reg[9]\(3) => \i_reg_384_reg_n_15_[3]\,
      \i_reg_384_reg[9]\(2) => \i_reg_384_reg_n_15_[2]\,
      \i_reg_384_reg[9]\(1) => \i_reg_384_reg_n_15_[1]\,
      \i_reg_384_reg[9]\(0) => \i_reg_384_reg_n_15_[0]\,
      indvar_flatten_next_fu_584_p2(0) => indvar_flatten_next_fu_584_p2(0),
      \indvar_flatten_next_reg_1006_reg[8]\ => matrixAvg_mac_mulfYi_U4_n_38,
      \indvar_flatten_next_reg_1006_reg[9]\(9 downto 0) => \indvar_flatten_next_reg_1006_reg__0\(9 downto 0),
      \indvar_flatten_reg_431_reg[9]\(9 downto 0) => indvar_flatten_reg_431(9 downto 0),
      \j_reg_442_reg[3]\(2 downto 0) => j_phi_fu_446_p4(3 downto 1),
      p(0) => i_4_mid2_reg_10110,
      p_0(6 downto 0) => i_4_phi_fu_457_p4(6 downto 0),
      p_1 => matrixAvg_mac_mulfYi_U4_n_32,
      p_2 => matrixAvg_mac_mulfYi_U4_n_33,
      p_3 => matrixAvg_mac_mulfYi_U4_n_39,
      ram_reg(9) => matrixAvg_mac_mulfYi_U4_n_51,
      ram_reg(8) => matrixAvg_mac_mulfYi_U4_n_52,
      ram_reg(7) => matrixAvg_mac_mulfYi_U4_n_53,
      ram_reg(6) => matrixAvg_mac_mulfYi_U4_n_54,
      ram_reg(5) => matrixAvg_mac_mulfYi_U4_n_55,
      ram_reg(4) => matrixAvg_mac_mulfYi_U4_n_56,
      ram_reg(3) => matrixAvg_mac_mulfYi_U4_n_57,
      ram_reg(2) => matrixAvg_mac_mulfYi_U4_n_58,
      ram_reg(1) => matrixAvg_mac_mulfYi_U4_n_59,
      ram_reg(0) => matrixAvg_mac_mulfYi_U4_n_60,
      ram_reg_0(9) => matrixAvg_mac_mulfYi_U4_n_61,
      ram_reg_0(8) => matrixAvg_mac_mulfYi_U4_n_62,
      ram_reg_0(7) => matrixAvg_mac_mulfYi_U4_n_63,
      ram_reg_0(6) => matrixAvg_mac_mulfYi_U4_n_64,
      ram_reg_0(5) => matrixAvg_mac_mulfYi_U4_n_65,
      ram_reg_0(4) => matrixAvg_mac_mulfYi_U4_n_66,
      ram_reg_0(3) => matrixAvg_mac_mulfYi_U4_n_67,
      ram_reg_0(2) => matrixAvg_mac_mulfYi_U4_n_68,
      ram_reg_0(1) => matrixAvg_mac_mulfYi_U4_n_69,
      ram_reg_0(0) => matrixAvg_mac_mulfYi_U4_n_70,
      sel0(2 downto 1) => sel0(6 downto 5),
      sel0(0) => sel0(3),
      \tmp_3_mid2_v_v_reg_1017_reg[3]\(3 downto 0) => \tmp_3_mid2_v_v_reg_1017_reg__0\(3 downto 0)
    );
matrixAvg_mul_32seOg_U1: entity work.design_1_matrixAvg_0_0_matrixAvg_mul_32seOg
     port map (
      D(38 downto 16) => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(38 downto 16),
      D(15) => matrixAvg_mul_32seOg_U1_n_38,
      D(14) => matrixAvg_mul_32seOg_U1_n_39,
      D(13) => matrixAvg_mul_32seOg_U1_n_40,
      D(12) => matrixAvg_mul_32seOg_U1_n_41,
      D(11) => matrixAvg_mul_32seOg_U1_n_42,
      D(10) => matrixAvg_mul_32seOg_U1_n_43,
      D(9) => matrixAvg_mul_32seOg_U1_n_44,
      D(8) => matrixAvg_mul_32seOg_U1_n_45,
      D(7) => matrixAvg_mul_32seOg_U1_n_46,
      D(6) => matrixAvg_mul_32seOg_U1_n_47,
      D(5) => matrixAvg_mul_32seOg_U1_n_48,
      D(4) => matrixAvg_mul_32seOg_U1_n_49,
      D(3) => matrixAvg_mul_32seOg_U1_n_50,
      D(2) => matrixAvg_mul_32seOg_U1_n_51,
      D(1) => matrixAvg_mul_32seOg_U1_n_52,
      D(0) => matrixAvg_mul_32seOg_U1_n_53,
      Q(30 downto 0) => sum_red_load_reg_1089(30 downto 0),
      ap_clk => ap_clk,
      p_tmp_reg(25 downto 0) => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(64 downto 39),
      tmp_30_reg_1094 => tmp_30_reg_1094
    );
matrixAvg_mul_32seOg_U2: entity work.design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_3
     port map (
      D(38 downto 16) => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(38 downto 16),
      D(15) => matrixAvg_mul_32seOg_U2_n_38,
      D(14) => matrixAvg_mul_32seOg_U2_n_39,
      D(13) => matrixAvg_mul_32seOg_U2_n_40,
      D(12) => matrixAvg_mul_32seOg_U2_n_41,
      D(11) => matrixAvg_mul_32seOg_U2_n_42,
      D(10) => matrixAvg_mul_32seOg_U2_n_43,
      D(9) => matrixAvg_mul_32seOg_U2_n_44,
      D(8) => matrixAvg_mul_32seOg_U2_n_45,
      D(7) => matrixAvg_mul_32seOg_U2_n_46,
      D(6) => matrixAvg_mul_32seOg_U2_n_47,
      D(5) => matrixAvg_mul_32seOg_U2_n_48,
      D(4) => matrixAvg_mul_32seOg_U2_n_49,
      D(3) => matrixAvg_mul_32seOg_U2_n_50,
      D(2) => matrixAvg_mul_32seOg_U2_n_51,
      D(1) => matrixAvg_mul_32seOg_U2_n_52,
      D(0) => matrixAvg_mul_32seOg_U2_n_53,
      Q(30 downto 0) => sum_green_load_reg_1100(30 downto 0),
      ap_clk => ap_clk,
      p_tmp_reg(25 downto 0) => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(64 downto 39),
      tmp_33_reg_1105 => tmp_33_reg_1105
    );
matrixAvg_mul_32seOg_U3: entity work.design_1_matrixAvg_0_0_matrixAvg_mul_32seOg_4
     port map (
      D(38 downto 16) => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(38 downto 16),
      D(15) => matrixAvg_mul_32seOg_U3_n_38,
      D(14) => matrixAvg_mul_32seOg_U3_n_39,
      D(13) => matrixAvg_mul_32seOg_U3_n_40,
      D(12) => matrixAvg_mul_32seOg_U3_n_41,
      D(11) => matrixAvg_mul_32seOg_U3_n_42,
      D(10) => matrixAvg_mul_32seOg_U3_n_43,
      D(9) => matrixAvg_mul_32seOg_U3_n_44,
      D(8) => matrixAvg_mul_32seOg_U3_n_45,
      D(7) => matrixAvg_mul_32seOg_U3_n_46,
      D(6) => matrixAvg_mul_32seOg_U3_n_47,
      D(5) => matrixAvg_mul_32seOg_U3_n_48,
      D(4) => matrixAvg_mul_32seOg_U3_n_49,
      D(3) => matrixAvg_mul_32seOg_U3_n_50,
      D(2) => matrixAvg_mul_32seOg_U3_n_51,
      D(1) => matrixAvg_mul_32seOg_U3_n_52,
      D(0) => matrixAvg_mul_32seOg_U3_n_53,
      Q(30 downto 0) => sum_blue_load_reg_1111(30 downto 0),
      ap_clk => ap_clk,
      p_tmp_reg(25 downto 0) => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(64 downto 39),
      tmp_36_reg_1116 => tmp_36_reg_1116
    );
\mul1_reg_1137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_53,
      Q => mul1_reg_1137(0),
      R => '0'
    );
\mul1_reg_1137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_43,
      Q => mul1_reg_1137(10),
      R => '0'
    );
\mul1_reg_1137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_42,
      Q => mul1_reg_1137(11),
      R => '0'
    );
\mul1_reg_1137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_41,
      Q => mul1_reg_1137(12),
      R => '0'
    );
\mul1_reg_1137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_40,
      Q => mul1_reg_1137(13),
      R => '0'
    );
\mul1_reg_1137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_39,
      Q => mul1_reg_1137(14),
      R => '0'
    );
\mul1_reg_1137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_38,
      Q => mul1_reg_1137(15),
      R => '0'
    );
\mul1_reg_1137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(16),
      Q => mul1_reg_1137(16),
      R => '0'
    );
\mul1_reg_1137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(17),
      Q => mul1_reg_1137(17),
      R => '0'
    );
\mul1_reg_1137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(18),
      Q => mul1_reg_1137(18),
      R => '0'
    );
\mul1_reg_1137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(19),
      Q => mul1_reg_1137(19),
      R => '0'
    );
\mul1_reg_1137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_52,
      Q => mul1_reg_1137(1),
      R => '0'
    );
\mul1_reg_1137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(20),
      Q => mul1_reg_1137(20),
      R => '0'
    );
\mul1_reg_1137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(21),
      Q => mul1_reg_1137(21),
      R => '0'
    );
\mul1_reg_1137_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(22),
      Q => mul1_reg_1137(22),
      R => '0'
    );
\mul1_reg_1137_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(23),
      Q => mul1_reg_1137(23),
      R => '0'
    );
\mul1_reg_1137_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(24),
      Q => mul1_reg_1137(24),
      R => '0'
    );
\mul1_reg_1137_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(25),
      Q => mul1_reg_1137(25),
      R => '0'
    );
\mul1_reg_1137_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(26),
      Q => mul1_reg_1137(26),
      R => '0'
    );
\mul1_reg_1137_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(27),
      Q => mul1_reg_1137(27),
      R => '0'
    );
\mul1_reg_1137_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(28),
      Q => mul1_reg_1137(28),
      R => '0'
    );
\mul1_reg_1137_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(29),
      Q => mul1_reg_1137(29),
      R => '0'
    );
\mul1_reg_1137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_51,
      Q => mul1_reg_1137(2),
      R => '0'
    );
\mul1_reg_1137_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(30),
      Q => mul1_reg_1137(30),
      R => '0'
    );
\mul1_reg_1137_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(31),
      Q => mul1_reg_1137(31),
      R => '0'
    );
\mul1_reg_1137_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(32),
      Q => mul1_reg_1137(32),
      R => '0'
    );
\mul1_reg_1137_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(33),
      Q => mul1_reg_1137(33),
      R => '0'
    );
\mul1_reg_1137_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(34),
      Q => mul1_reg_1137(34),
      R => '0'
    );
\mul1_reg_1137_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(35),
      Q => mul1_reg_1137(35),
      R => '0'
    );
\mul1_reg_1137_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(36),
      Q => mul1_reg_1137(36),
      R => '0'
    );
\mul1_reg_1137_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(37),
      Q => mul1_reg_1137(37),
      R => '0'
    );
\mul1_reg_1137_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(38),
      Q => mul1_reg_1137(38),
      R => '0'
    );
\mul1_reg_1137_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(39),
      Q => mul1_reg_1137(39),
      R => '0'
    );
\mul1_reg_1137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_50,
      Q => mul1_reg_1137(3),
      R => '0'
    );
\mul1_reg_1137_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(40),
      Q => mul1_reg_1137(40),
      R => '0'
    );
\mul1_reg_1137_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(41),
      Q => mul1_reg_1137(41),
      R => '0'
    );
\mul1_reg_1137_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(42),
      Q => mul1_reg_1137(42),
      R => '0'
    );
\mul1_reg_1137_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(43),
      Q => mul1_reg_1137(43),
      R => '0'
    );
\mul1_reg_1137_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(44),
      Q => mul1_reg_1137(44),
      R => '0'
    );
\mul1_reg_1137_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(45),
      Q => mul1_reg_1137(45),
      R => '0'
    );
\mul1_reg_1137_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(46),
      Q => mul1_reg_1137(46),
      R => '0'
    );
\mul1_reg_1137_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(47),
      Q => mul1_reg_1137(47),
      R => '0'
    );
\mul1_reg_1137_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(48),
      Q => mul1_reg_1137(48),
      R => '0'
    );
\mul1_reg_1137_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(49),
      Q => mul1_reg_1137(49),
      R => '0'
    );
\mul1_reg_1137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_49,
      Q => mul1_reg_1137(4),
      R => '0'
    );
\mul1_reg_1137_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(50),
      Q => mul1_reg_1137(50),
      R => '0'
    );
\mul1_reg_1137_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(51),
      Q => mul1_reg_1137(51),
      R => '0'
    );
\mul1_reg_1137_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(52),
      Q => mul1_reg_1137(52),
      R => '0'
    );
\mul1_reg_1137_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(53),
      Q => mul1_reg_1137(53),
      R => '0'
    );
\mul1_reg_1137_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(54),
      Q => mul1_reg_1137(54),
      R => '0'
    );
\mul1_reg_1137_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(55),
      Q => mul1_reg_1137(55),
      R => '0'
    );
\mul1_reg_1137_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(56),
      Q => mul1_reg_1137(56),
      R => '0'
    );
\mul1_reg_1137_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(57),
      Q => mul1_reg_1137(57),
      R => '0'
    );
\mul1_reg_1137_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(58),
      Q => mul1_reg_1137(58),
      R => '0'
    );
\mul1_reg_1137_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(59),
      Q => mul1_reg_1137(59),
      R => '0'
    );
\mul1_reg_1137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_48,
      Q => mul1_reg_1137(5),
      R => '0'
    );
\mul1_reg_1137_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(60),
      Q => mul1_reg_1137(60),
      R => '0'
    );
\mul1_reg_1137_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(61),
      Q => mul1_reg_1137(61),
      R => '0'
    );
\mul1_reg_1137_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(62),
      Q => mul1_reg_1137(62),
      R => '0'
    );
\mul1_reg_1137_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(63),
      Q => mul1_reg_1137(63),
      R => '0'
    );
\mul1_reg_1137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_47,
      Q => mul1_reg_1137(6),
      R => '0'
    );
\mul1_reg_1137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_46,
      Q => mul1_reg_1137(7),
      R => '0'
    );
\mul1_reg_1137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_45,
      Q => mul1_reg_1137(8),
      R => '0'
    );
\mul1_reg_1137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U1_n_44,
      Q => mul1_reg_1137(9),
      R => '0'
    );
\mul9_reg_1147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_53,
      Q => mul9_reg_1147(0),
      R => '0'
    );
\mul9_reg_1147_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_43,
      Q => mul9_reg_1147(10),
      R => '0'
    );
\mul9_reg_1147_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_42,
      Q => mul9_reg_1147(11),
      R => '0'
    );
\mul9_reg_1147_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_41,
      Q => mul9_reg_1147(12),
      R => '0'
    );
\mul9_reg_1147_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_40,
      Q => mul9_reg_1147(13),
      R => '0'
    );
\mul9_reg_1147_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_39,
      Q => mul9_reg_1147(14),
      R => '0'
    );
\mul9_reg_1147_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_38,
      Q => mul9_reg_1147(15),
      R => '0'
    );
\mul9_reg_1147_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(16),
      Q => mul9_reg_1147(16),
      R => '0'
    );
\mul9_reg_1147_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(17),
      Q => mul9_reg_1147(17),
      R => '0'
    );
\mul9_reg_1147_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(18),
      Q => mul9_reg_1147(18),
      R => '0'
    );
\mul9_reg_1147_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(19),
      Q => mul9_reg_1147(19),
      R => '0'
    );
\mul9_reg_1147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_52,
      Q => mul9_reg_1147(1),
      R => '0'
    );
\mul9_reg_1147_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(20),
      Q => mul9_reg_1147(20),
      R => '0'
    );
\mul9_reg_1147_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(21),
      Q => mul9_reg_1147(21),
      R => '0'
    );
\mul9_reg_1147_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(22),
      Q => mul9_reg_1147(22),
      R => '0'
    );
\mul9_reg_1147_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(23),
      Q => mul9_reg_1147(23),
      R => '0'
    );
\mul9_reg_1147_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(24),
      Q => mul9_reg_1147(24),
      R => '0'
    );
\mul9_reg_1147_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(25),
      Q => mul9_reg_1147(25),
      R => '0'
    );
\mul9_reg_1147_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(26),
      Q => mul9_reg_1147(26),
      R => '0'
    );
\mul9_reg_1147_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(27),
      Q => mul9_reg_1147(27),
      R => '0'
    );
\mul9_reg_1147_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(28),
      Q => mul9_reg_1147(28),
      R => '0'
    );
\mul9_reg_1147_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(29),
      Q => mul9_reg_1147(29),
      R => '0'
    );
\mul9_reg_1147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_51,
      Q => mul9_reg_1147(2),
      R => '0'
    );
\mul9_reg_1147_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(30),
      Q => mul9_reg_1147(30),
      R => '0'
    );
\mul9_reg_1147_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(31),
      Q => mul9_reg_1147(31),
      R => '0'
    );
\mul9_reg_1147_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(32),
      Q => mul9_reg_1147(32),
      R => '0'
    );
\mul9_reg_1147_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(33),
      Q => mul9_reg_1147(33),
      R => '0'
    );
\mul9_reg_1147_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(34),
      Q => mul9_reg_1147(34),
      R => '0'
    );
\mul9_reg_1147_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(35),
      Q => mul9_reg_1147(35),
      R => '0'
    );
\mul9_reg_1147_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(36),
      Q => mul9_reg_1147(36),
      R => '0'
    );
\mul9_reg_1147_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(37),
      Q => mul9_reg_1147(37),
      R => '0'
    );
\mul9_reg_1147_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(38),
      Q => mul9_reg_1147(38),
      R => '0'
    );
\mul9_reg_1147_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(39),
      Q => mul9_reg_1147(39),
      R => '0'
    );
\mul9_reg_1147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_50,
      Q => mul9_reg_1147(3),
      R => '0'
    );
\mul9_reg_1147_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(40),
      Q => mul9_reg_1147(40),
      R => '0'
    );
\mul9_reg_1147_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(41),
      Q => mul9_reg_1147(41),
      R => '0'
    );
\mul9_reg_1147_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(42),
      Q => mul9_reg_1147(42),
      R => '0'
    );
\mul9_reg_1147_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(43),
      Q => mul9_reg_1147(43),
      R => '0'
    );
\mul9_reg_1147_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(44),
      Q => mul9_reg_1147(44),
      R => '0'
    );
\mul9_reg_1147_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(45),
      Q => mul9_reg_1147(45),
      R => '0'
    );
\mul9_reg_1147_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(46),
      Q => mul9_reg_1147(46),
      R => '0'
    );
\mul9_reg_1147_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(47),
      Q => mul9_reg_1147(47),
      R => '0'
    );
\mul9_reg_1147_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(48),
      Q => mul9_reg_1147(48),
      R => '0'
    );
\mul9_reg_1147_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(49),
      Q => mul9_reg_1147(49),
      R => '0'
    );
\mul9_reg_1147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_49,
      Q => mul9_reg_1147(4),
      R => '0'
    );
\mul9_reg_1147_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(50),
      Q => mul9_reg_1147(50),
      R => '0'
    );
\mul9_reg_1147_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(51),
      Q => mul9_reg_1147(51),
      R => '0'
    );
\mul9_reg_1147_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(52),
      Q => mul9_reg_1147(52),
      R => '0'
    );
\mul9_reg_1147_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(53),
      Q => mul9_reg_1147(53),
      R => '0'
    );
\mul9_reg_1147_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(54),
      Q => mul9_reg_1147(54),
      R => '0'
    );
\mul9_reg_1147_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(55),
      Q => mul9_reg_1147(55),
      R => '0'
    );
\mul9_reg_1147_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(56),
      Q => mul9_reg_1147(56),
      R => '0'
    );
\mul9_reg_1147_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(57),
      Q => mul9_reg_1147(57),
      R => '0'
    );
\mul9_reg_1147_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(58),
      Q => mul9_reg_1147(58),
      R => '0'
    );
\mul9_reg_1147_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(59),
      Q => mul9_reg_1147(59),
      R => '0'
    );
\mul9_reg_1147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_48,
      Q => mul9_reg_1147(5),
      R => '0'
    );
\mul9_reg_1147_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(60),
      Q => mul9_reg_1147(60),
      R => '0'
    );
\mul9_reg_1147_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(61),
      Q => mul9_reg_1147(61),
      R => '0'
    );
\mul9_reg_1147_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(62),
      Q => mul9_reg_1147(62),
      R => '0'
    );
\mul9_reg_1147_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(63),
      Q => mul9_reg_1147(63),
      R => '0'
    );
\mul9_reg_1147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_47,
      Q => mul9_reg_1147(6),
      R => '0'
    );
\mul9_reg_1147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_46,
      Q => mul9_reg_1147(7),
      R => '0'
    );
\mul9_reg_1147_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_45,
      Q => mul9_reg_1147(8),
      R => '0'
    );
\mul9_reg_1147_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U2_n_44,
      Q => mul9_reg_1147(9),
      R => '0'
    );
\mul_reg_1157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_53,
      Q => mul_reg_1157(0),
      R => '0'
    );
\mul_reg_1157_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_43,
      Q => mul_reg_1157(10),
      R => '0'
    );
\mul_reg_1157_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_42,
      Q => mul_reg_1157(11),
      R => '0'
    );
\mul_reg_1157_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_41,
      Q => mul_reg_1157(12),
      R => '0'
    );
\mul_reg_1157_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_40,
      Q => mul_reg_1157(13),
      R => '0'
    );
\mul_reg_1157_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_39,
      Q => mul_reg_1157(14),
      R => '0'
    );
\mul_reg_1157_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_38,
      Q => mul_reg_1157(15),
      R => '0'
    );
\mul_reg_1157_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(16),
      Q => mul_reg_1157(16),
      R => '0'
    );
\mul_reg_1157_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(17),
      Q => mul_reg_1157(17),
      R => '0'
    );
\mul_reg_1157_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(18),
      Q => mul_reg_1157(18),
      R => '0'
    );
\mul_reg_1157_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(19),
      Q => mul_reg_1157(19),
      R => '0'
    );
\mul_reg_1157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_52,
      Q => mul_reg_1157(1),
      R => '0'
    );
\mul_reg_1157_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(20),
      Q => mul_reg_1157(20),
      R => '0'
    );
\mul_reg_1157_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(21),
      Q => mul_reg_1157(21),
      R => '0'
    );
\mul_reg_1157_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(22),
      Q => mul_reg_1157(22),
      R => '0'
    );
\mul_reg_1157_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(23),
      Q => mul_reg_1157(23),
      R => '0'
    );
\mul_reg_1157_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(24),
      Q => mul_reg_1157(24),
      R => '0'
    );
\mul_reg_1157_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(25),
      Q => mul_reg_1157(25),
      R => '0'
    );
\mul_reg_1157_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(26),
      Q => mul_reg_1157(26),
      R => '0'
    );
\mul_reg_1157_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(27),
      Q => mul_reg_1157(27),
      R => '0'
    );
\mul_reg_1157_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(28),
      Q => mul_reg_1157(28),
      R => '0'
    );
\mul_reg_1157_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(29),
      Q => mul_reg_1157(29),
      R => '0'
    );
\mul_reg_1157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_51,
      Q => mul_reg_1157(2),
      R => '0'
    );
\mul_reg_1157_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(30),
      Q => mul_reg_1157(30),
      R => '0'
    );
\mul_reg_1157_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(31),
      Q => mul_reg_1157(31),
      R => '0'
    );
\mul_reg_1157_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(32),
      Q => mul_reg_1157(32),
      R => '0'
    );
\mul_reg_1157_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(33),
      Q => mul_reg_1157(33),
      R => '0'
    );
\mul_reg_1157_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(34),
      Q => mul_reg_1157(34),
      R => '0'
    );
\mul_reg_1157_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(35),
      Q => mul_reg_1157(35),
      R => '0'
    );
\mul_reg_1157_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(36),
      Q => mul_reg_1157(36),
      R => '0'
    );
\mul_reg_1157_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(37),
      Q => mul_reg_1157(37),
      R => '0'
    );
\mul_reg_1157_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(38),
      Q => mul_reg_1157(38),
      R => '0'
    );
\mul_reg_1157_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(39),
      Q => mul_reg_1157(39),
      R => '0'
    );
\mul_reg_1157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_50,
      Q => mul_reg_1157(3),
      R => '0'
    );
\mul_reg_1157_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(40),
      Q => mul_reg_1157(40),
      R => '0'
    );
\mul_reg_1157_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(41),
      Q => mul_reg_1157(41),
      R => '0'
    );
\mul_reg_1157_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(42),
      Q => mul_reg_1157(42),
      R => '0'
    );
\mul_reg_1157_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(43),
      Q => mul_reg_1157(43),
      R => '0'
    );
\mul_reg_1157_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(44),
      Q => mul_reg_1157(44),
      R => '0'
    );
\mul_reg_1157_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(45),
      Q => mul_reg_1157(45),
      R => '0'
    );
\mul_reg_1157_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(46),
      Q => mul_reg_1157(46),
      R => '0'
    );
\mul_reg_1157_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(47),
      Q => mul_reg_1157(47),
      R => '0'
    );
\mul_reg_1157_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(48),
      Q => mul_reg_1157(48),
      R => '0'
    );
\mul_reg_1157_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(49),
      Q => mul_reg_1157(49),
      R => '0'
    );
\mul_reg_1157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_49,
      Q => mul_reg_1157(4),
      R => '0'
    );
\mul_reg_1157_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(50),
      Q => mul_reg_1157(50),
      R => '0'
    );
\mul_reg_1157_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(51),
      Q => mul_reg_1157(51),
      R => '0'
    );
\mul_reg_1157_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(52),
      Q => mul_reg_1157(52),
      R => '0'
    );
\mul_reg_1157_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(53),
      Q => mul_reg_1157(53),
      R => '0'
    );
\mul_reg_1157_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(54),
      Q => mul_reg_1157(54),
      R => '0'
    );
\mul_reg_1157_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(55),
      Q => mul_reg_1157(55),
      R => '0'
    );
\mul_reg_1157_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(56),
      Q => mul_reg_1157(56),
      R => '0'
    );
\mul_reg_1157_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(57),
      Q => mul_reg_1157(57),
      R => '0'
    );
\mul_reg_1157_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(58),
      Q => mul_reg_1157(58),
      R => '0'
    );
\mul_reg_1157_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(59),
      Q => mul_reg_1157(59),
      R => '0'
    );
\mul_reg_1157_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_48,
      Q => mul_reg_1157(5),
      R => '0'
    );
\mul_reg_1157_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(60),
      Q => mul_reg_1157(60),
      R => '0'
    );
\mul_reg_1157_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(61),
      Q => mul_reg_1157(61),
      R => '0'
    );
\mul_reg_1157_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(62),
      Q => mul_reg_1157(62),
      R => '0'
    );
\mul_reg_1157_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(63),
      Q => mul_reg_1157(63),
      R => '0'
    );
\mul_reg_1157_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_47,
      Q => mul_reg_1157(6),
      R => '0'
    );
\mul_reg_1157_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_46,
      Q => mul_reg_1157(7),
      R => '0'
    );
\mul_reg_1157_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_45,
      Q => mul_reg_1157(8),
      R => '0'
    );
\mul_reg_1157_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => matrixAvg_mul_32seOg_U3_n_44,
      Q => mul_reg_1157(9),
      R => '0'
    );
red_U: entity work.design_1_matrixAvg_0_0_matrixAvg_red_5
     port map (
      DIADI(31) => blue_U_n_46,
      DIADI(30) => blue_U_n_47,
      DIADI(29) => blue_U_n_48,
      DIADI(28) => blue_U_n_49,
      DIADI(27) => blue_U_n_50,
      DIADI(26) => blue_U_n_51,
      DIADI(25) => blue_U_n_52,
      DIADI(24) => blue_U_n_53,
      DIADI(23) => blue_U_n_54,
      DIADI(22) => blue_U_n_55,
      DIADI(21) => blue_U_n_56,
      DIADI(20) => blue_U_n_57,
      DIADI(19) => blue_U_n_58,
      DIADI(18) => blue_U_n_59,
      DIADI(17) => blue_U_n_60,
      DIADI(16) => blue_U_n_61,
      DIADI(15) => blue_U_n_62,
      DIADI(14) => blue_U_n_63,
      DIADI(13) => blue_U_n_64,
      DIADI(12) => blue_U_n_65,
      DIADI(11) => blue_U_n_66,
      DIADI(10) => blue_U_n_67,
      DIADI(9) => blue_U_n_68,
      DIADI(8) => blue_U_n_69,
      DIADI(7) => blue_U_n_70,
      DIADI(6) => blue_U_n_71,
      DIADI(5) => blue_U_n_72,
      DIADI(4) => blue_U_n_73,
      DIADI(3) => blue_U_n_74,
      DIADI(2) => blue_U_n_75,
      DIADI(1) => blue_U_n_76,
      DIADI(0) => blue_U_n_77,
      DOADO(30 downto 0) => red_q0(30 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_state3,
      S(0) => red_U_n_47,
      WEA(0) => we062_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \mat_in_V_data_V_0_state_reg[0]\ => \mat_in_V_data_V_0_state_reg_n_15_[0]\,
      p(9) => matrixAvg_mac_mulfYi_U4_n_61,
      p(8) => matrixAvg_mac_mulfYi_U4_n_62,
      p(7) => matrixAvg_mac_mulfYi_U4_n_63,
      p(6) => matrixAvg_mac_mulfYi_U4_n_64,
      p(5) => matrixAvg_mac_mulfYi_U4_n_65,
      p(4) => matrixAvg_mac_mulfYi_U4_n_66,
      p(3) => matrixAvg_mac_mulfYi_U4_n_67,
      p(2) => matrixAvg_mac_mulfYi_U4_n_68,
      p(1) => matrixAvg_mac_mulfYi_U4_n_69,
      p(0) => matrixAvg_mac_mulfYi_U4_n_70,
      \q0_reg[31]\(0) => p_0_in
    );
sum_blue_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_6
     port map (
      DOADO(30 downto 0) => blue_q0(30 downto 0),
      E(0) => ce03_out,
      Q(3 downto 0) => \tmp_3_mid2_v_v_reg_1017_reg__0\(3 downto 0),
      S(0) => blue_U_n_79,
      \ap_CS_fsm_reg[11]\(3) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[11]\(2) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[11]\(1) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[11]\(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep_n_15\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_15,
      \exitcond_flatten_reg_1002_reg[0]\ => matrixAvg_mac_mulfYi_U4_n_32,
      \i_3_reg_420_reg[3]\(3 downto 0) => \i_3_reg_420_reg__0\(3 downto 0),
      \i_5_reg_464_reg[3]\(3) => \i_5_reg_464_reg_n_15_[3]\,
      \i_5_reg_464_reg[3]\(2) => \i_5_reg_464_reg_n_15_[2]\,
      \i_5_reg_464_reg[3]\(1) => \i_5_reg_464_reg_n_15_[1]\,
      \i_5_reg_464_reg[3]\(0) => \i_5_reg_464_reg_n_15_[0]\,
      \indvar_flatten_next_reg_1006_reg[1]\ => sum_blue_U_n_18,
      p_0_in => \matrixAvg_cell_avbkb_ram_U/p_0_in\,
      \q0_reg[0]\ => sum_blue_U_n_16,
      \q0_reg[0]_0\ => sum_blue_U_n_17,
      \q0_reg[0]_1\ => sum_blue_U_n_19,
      \q0_reg[0]_2\ => sum_blue_U_n_20,
      \q0_reg[0]_3\ => sum_blue_U_n_21,
      \sum_blue_addr_1_reg_1049_reg[3]\(3 downto 0) => sum_red_addr_1_reg_1029(3 downto 0),
      \tmp_36_reg_1116_reg[0]\(31) => sum_blue_U_n_23,
      \tmp_36_reg_1116_reg[0]\(30) => sum_blue_U_n_24,
      \tmp_36_reg_1116_reg[0]\(29) => sum_blue_U_n_25,
      \tmp_36_reg_1116_reg[0]\(28) => sum_blue_U_n_26,
      \tmp_36_reg_1116_reg[0]\(27) => sum_blue_U_n_27,
      \tmp_36_reg_1116_reg[0]\(26) => sum_blue_U_n_28,
      \tmp_36_reg_1116_reg[0]\(25) => sum_blue_U_n_29,
      \tmp_36_reg_1116_reg[0]\(24) => sum_blue_U_n_30,
      \tmp_36_reg_1116_reg[0]\(23) => sum_blue_U_n_31,
      \tmp_36_reg_1116_reg[0]\(22) => sum_blue_U_n_32,
      \tmp_36_reg_1116_reg[0]\(21) => sum_blue_U_n_33,
      \tmp_36_reg_1116_reg[0]\(20) => sum_blue_U_n_34,
      \tmp_36_reg_1116_reg[0]\(19) => sum_blue_U_n_35,
      \tmp_36_reg_1116_reg[0]\(18) => sum_blue_U_n_36,
      \tmp_36_reg_1116_reg[0]\(17) => sum_blue_U_n_37,
      \tmp_36_reg_1116_reg[0]\(16) => sum_blue_U_n_38,
      \tmp_36_reg_1116_reg[0]\(15) => sum_blue_U_n_39,
      \tmp_36_reg_1116_reg[0]\(14) => sum_blue_U_n_40,
      \tmp_36_reg_1116_reg[0]\(13) => sum_blue_U_n_41,
      \tmp_36_reg_1116_reg[0]\(12) => sum_blue_U_n_42,
      \tmp_36_reg_1116_reg[0]\(11) => sum_blue_U_n_43,
      \tmp_36_reg_1116_reg[0]\(10) => sum_blue_U_n_44,
      \tmp_36_reg_1116_reg[0]\(9) => sum_blue_U_n_45,
      \tmp_36_reg_1116_reg[0]\(8) => sum_blue_U_n_46,
      \tmp_36_reg_1116_reg[0]\(7) => sum_blue_U_n_47,
      \tmp_36_reg_1116_reg[0]\(6) => sum_blue_U_n_48,
      \tmp_36_reg_1116_reg[0]\(5) => sum_blue_U_n_49,
      \tmp_36_reg_1116_reg[0]\(4) => sum_blue_U_n_50,
      \tmp_36_reg_1116_reg[0]\(3) => sum_blue_U_n_51,
      \tmp_36_reg_1116_reg[0]\(2) => sum_blue_U_n_52,
      \tmp_36_reg_1116_reg[0]\(1) => sum_blue_U_n_53,
      \tmp_36_reg_1116_reg[0]\(0) => sum_blue_U_n_54
    );
\sum_blue_addr_1_reg_1049[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \exitcond_flatten_reg_1002_reg_n_15_[0]\,
      O => sum_blue_addr_1_reg_10490
    );
\sum_blue_addr_1_reg_1049_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_blue_addr_1_reg_10490,
      D => \tmp_3_mid2_v_v_reg_1017_reg__0\(0),
      Q => sum_red_addr_1_reg_1029(0),
      R => '0'
    );
\sum_blue_addr_1_reg_1049_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_blue_addr_1_reg_10490,
      D => \tmp_3_mid2_v_v_reg_1017_reg__0\(1),
      Q => sum_red_addr_1_reg_1029(1),
      R => '0'
    );
\sum_blue_addr_1_reg_1049_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_blue_addr_1_reg_10490,
      D => \tmp_3_mid2_v_v_reg_1017_reg__0\(2),
      Q => sum_red_addr_1_reg_1029(2),
      R => '0'
    );
\sum_blue_addr_1_reg_1049_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_blue_addr_1_reg_10490,
      D => \tmp_3_mid2_v_v_reg_1017_reg__0\(3),
      Q => sum_red_addr_1_reg_1029(3),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_54,
      Q => sum_blue_load_reg_1111(0),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_44,
      Q => sum_blue_load_reg_1111(10),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_43,
      Q => sum_blue_load_reg_1111(11),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_42,
      Q => sum_blue_load_reg_1111(12),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_41,
      Q => sum_blue_load_reg_1111(13),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_40,
      Q => sum_blue_load_reg_1111(14),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_39,
      Q => sum_blue_load_reg_1111(15),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_38,
      Q => sum_blue_load_reg_1111(16),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_37,
      Q => sum_blue_load_reg_1111(17),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_36,
      Q => sum_blue_load_reg_1111(18),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_35,
      Q => sum_blue_load_reg_1111(19),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_53,
      Q => sum_blue_load_reg_1111(1),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_34,
      Q => sum_blue_load_reg_1111(20),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_33,
      Q => sum_blue_load_reg_1111(21),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_32,
      Q => sum_blue_load_reg_1111(22),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_31,
      Q => sum_blue_load_reg_1111(23),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_30,
      Q => sum_blue_load_reg_1111(24),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_29,
      Q => sum_blue_load_reg_1111(25),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_28,
      Q => sum_blue_load_reg_1111(26),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_27,
      Q => sum_blue_load_reg_1111(27),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_26,
      Q => sum_blue_load_reg_1111(28),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_25,
      Q => sum_blue_load_reg_1111(29),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_52,
      Q => sum_blue_load_reg_1111(2),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_24,
      Q => sum_blue_load_reg_1111(30),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_51,
      Q => sum_blue_load_reg_1111(3),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_50,
      Q => sum_blue_load_reg_1111(4),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_49,
      Q => sum_blue_load_reg_1111(5),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_48,
      Q => sum_blue_load_reg_1111(6),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_47,
      Q => sum_blue_load_reg_1111(7),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_46,
      Q => sum_blue_load_reg_1111(8),
      R => '0'
    );
\sum_blue_load_reg_1111_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_45,
      Q => sum_blue_load_reg_1111(9),
      R => '0'
    );
sum_green_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_7
     port map (
      DOADO(30 downto 0) => green_q0(30 downto 0),
      E(0) => ce03_out,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => green_U_n_47,
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep_n_15\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_15,
      \i_3_reg_420_reg[0]\ => sum_blue_U_n_16,
      p_0_in => \matrixAvg_cell_avbkb_ram_U/p_0_in\,
      \tmp_33_reg_1105_reg[0]\(31) => sum_green_U_n_15,
      \tmp_33_reg_1105_reg[0]\(30) => sum_green_U_n_16,
      \tmp_33_reg_1105_reg[0]\(29) => sum_green_U_n_17,
      \tmp_33_reg_1105_reg[0]\(28) => sum_green_U_n_18,
      \tmp_33_reg_1105_reg[0]\(27) => sum_green_U_n_19,
      \tmp_33_reg_1105_reg[0]\(26) => sum_green_U_n_20,
      \tmp_33_reg_1105_reg[0]\(25) => sum_green_U_n_21,
      \tmp_33_reg_1105_reg[0]\(24) => sum_green_U_n_22,
      \tmp_33_reg_1105_reg[0]\(23) => sum_green_U_n_23,
      \tmp_33_reg_1105_reg[0]\(22) => sum_green_U_n_24,
      \tmp_33_reg_1105_reg[0]\(21) => sum_green_U_n_25,
      \tmp_33_reg_1105_reg[0]\(20) => sum_green_U_n_26,
      \tmp_33_reg_1105_reg[0]\(19) => sum_green_U_n_27,
      \tmp_33_reg_1105_reg[0]\(18) => sum_green_U_n_28,
      \tmp_33_reg_1105_reg[0]\(17) => sum_green_U_n_29,
      \tmp_33_reg_1105_reg[0]\(16) => sum_green_U_n_30,
      \tmp_33_reg_1105_reg[0]\(15) => sum_green_U_n_31,
      \tmp_33_reg_1105_reg[0]\(14) => sum_green_U_n_32,
      \tmp_33_reg_1105_reg[0]\(13) => sum_green_U_n_33,
      \tmp_33_reg_1105_reg[0]\(12) => sum_green_U_n_34,
      \tmp_33_reg_1105_reg[0]\(11) => sum_green_U_n_35,
      \tmp_33_reg_1105_reg[0]\(10) => sum_green_U_n_36,
      \tmp_33_reg_1105_reg[0]\(9) => sum_green_U_n_37,
      \tmp_33_reg_1105_reg[0]\(8) => sum_green_U_n_38,
      \tmp_33_reg_1105_reg[0]\(7) => sum_green_U_n_39,
      \tmp_33_reg_1105_reg[0]\(6) => sum_green_U_n_40,
      \tmp_33_reg_1105_reg[0]\(5) => sum_green_U_n_41,
      \tmp_33_reg_1105_reg[0]\(4) => sum_green_U_n_42,
      \tmp_33_reg_1105_reg[0]\(3) => sum_green_U_n_43,
      \tmp_33_reg_1105_reg[0]\(2) => sum_green_U_n_44,
      \tmp_33_reg_1105_reg[0]\(1) => sum_green_U_n_45,
      \tmp_33_reg_1105_reg[0]\(0) => sum_green_U_n_46,
      \tmp_3_mid2_v_v_reg_1017_reg[0]\ => sum_blue_U_n_20,
      \tmp_3_mid2_v_v_reg_1017_reg[1]\ => sum_blue_U_n_17,
      \tmp_3_mid2_v_v_reg_1017_reg[2]\ => sum_blue_U_n_19,
      \tmp_3_mid2_v_v_reg_1017_reg[3]\ => sum_blue_U_n_21
    );
\sum_green_load_reg_1100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_46,
      Q => sum_green_load_reg_1100(0),
      R => '0'
    );
\sum_green_load_reg_1100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_36,
      Q => sum_green_load_reg_1100(10),
      R => '0'
    );
\sum_green_load_reg_1100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_35,
      Q => sum_green_load_reg_1100(11),
      R => '0'
    );
\sum_green_load_reg_1100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_34,
      Q => sum_green_load_reg_1100(12),
      R => '0'
    );
\sum_green_load_reg_1100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_33,
      Q => sum_green_load_reg_1100(13),
      R => '0'
    );
\sum_green_load_reg_1100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_32,
      Q => sum_green_load_reg_1100(14),
      R => '0'
    );
\sum_green_load_reg_1100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_31,
      Q => sum_green_load_reg_1100(15),
      R => '0'
    );
\sum_green_load_reg_1100_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_30,
      Q => sum_green_load_reg_1100(16),
      R => '0'
    );
\sum_green_load_reg_1100_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_29,
      Q => sum_green_load_reg_1100(17),
      R => '0'
    );
\sum_green_load_reg_1100_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_28,
      Q => sum_green_load_reg_1100(18),
      R => '0'
    );
\sum_green_load_reg_1100_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_27,
      Q => sum_green_load_reg_1100(19),
      R => '0'
    );
\sum_green_load_reg_1100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_45,
      Q => sum_green_load_reg_1100(1),
      R => '0'
    );
\sum_green_load_reg_1100_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_26,
      Q => sum_green_load_reg_1100(20),
      R => '0'
    );
\sum_green_load_reg_1100_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_25,
      Q => sum_green_load_reg_1100(21),
      R => '0'
    );
\sum_green_load_reg_1100_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_24,
      Q => sum_green_load_reg_1100(22),
      R => '0'
    );
\sum_green_load_reg_1100_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_23,
      Q => sum_green_load_reg_1100(23),
      R => '0'
    );
\sum_green_load_reg_1100_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_22,
      Q => sum_green_load_reg_1100(24),
      R => '0'
    );
\sum_green_load_reg_1100_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_21,
      Q => sum_green_load_reg_1100(25),
      R => '0'
    );
\sum_green_load_reg_1100_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_20,
      Q => sum_green_load_reg_1100(26),
      R => '0'
    );
\sum_green_load_reg_1100_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_19,
      Q => sum_green_load_reg_1100(27),
      R => '0'
    );
\sum_green_load_reg_1100_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_18,
      Q => sum_green_load_reg_1100(28),
      R => '0'
    );
\sum_green_load_reg_1100_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_17,
      Q => sum_green_load_reg_1100(29),
      R => '0'
    );
\sum_green_load_reg_1100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_44,
      Q => sum_green_load_reg_1100(2),
      R => '0'
    );
\sum_green_load_reg_1100_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_16,
      Q => sum_green_load_reg_1100(30),
      R => '0'
    );
\sum_green_load_reg_1100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_43,
      Q => sum_green_load_reg_1100(3),
      R => '0'
    );
\sum_green_load_reg_1100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_42,
      Q => sum_green_load_reg_1100(4),
      R => '0'
    );
\sum_green_load_reg_1100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_41,
      Q => sum_green_load_reg_1100(5),
      R => '0'
    );
\sum_green_load_reg_1100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_40,
      Q => sum_green_load_reg_1100(6),
      R => '0'
    );
\sum_green_load_reg_1100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_39,
      Q => sum_green_load_reg_1100(7),
      R => '0'
    );
\sum_green_load_reg_1100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_38,
      Q => sum_green_load_reg_1100(8),
      R => '0'
    );
\sum_green_load_reg_1100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_37,
      Q => sum_green_load_reg_1100(9),
      R => '0'
    );
sum_red_U: entity work.design_1_matrixAvg_0_0_matrixAvg_cell_avbkb_8
     port map (
      DOADO(30 downto 0) => red_q0(30 downto 0),
      E(0) => ce03_out,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => red_U_n_47,
      \ap_CS_fsm_reg[8]_rep\ => \ap_CS_fsm_reg[8]_rep_n_15\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_15,
      \i_3_reg_420_reg[0]\ => sum_blue_U_n_16,
      p_0_in => \matrixAvg_cell_avbkb_ram_U/p_0_in\,
      \tmp_30_reg_1094_reg[0]\(31) => p_0_in,
      \tmp_30_reg_1094_reg[0]\(30) => sum_red_U_n_16,
      \tmp_30_reg_1094_reg[0]\(29) => sum_red_U_n_17,
      \tmp_30_reg_1094_reg[0]\(28) => sum_red_U_n_18,
      \tmp_30_reg_1094_reg[0]\(27) => sum_red_U_n_19,
      \tmp_30_reg_1094_reg[0]\(26) => sum_red_U_n_20,
      \tmp_30_reg_1094_reg[0]\(25) => sum_red_U_n_21,
      \tmp_30_reg_1094_reg[0]\(24) => sum_red_U_n_22,
      \tmp_30_reg_1094_reg[0]\(23) => sum_red_U_n_23,
      \tmp_30_reg_1094_reg[0]\(22) => sum_red_U_n_24,
      \tmp_30_reg_1094_reg[0]\(21) => sum_red_U_n_25,
      \tmp_30_reg_1094_reg[0]\(20) => sum_red_U_n_26,
      \tmp_30_reg_1094_reg[0]\(19) => sum_red_U_n_27,
      \tmp_30_reg_1094_reg[0]\(18) => sum_red_U_n_28,
      \tmp_30_reg_1094_reg[0]\(17) => sum_red_U_n_29,
      \tmp_30_reg_1094_reg[0]\(16) => sum_red_U_n_30,
      \tmp_30_reg_1094_reg[0]\(15) => sum_red_U_n_31,
      \tmp_30_reg_1094_reg[0]\(14) => sum_red_U_n_32,
      \tmp_30_reg_1094_reg[0]\(13) => sum_red_U_n_33,
      \tmp_30_reg_1094_reg[0]\(12) => sum_red_U_n_34,
      \tmp_30_reg_1094_reg[0]\(11) => sum_red_U_n_35,
      \tmp_30_reg_1094_reg[0]\(10) => sum_red_U_n_36,
      \tmp_30_reg_1094_reg[0]\(9) => sum_red_U_n_37,
      \tmp_30_reg_1094_reg[0]\(8) => sum_red_U_n_38,
      \tmp_30_reg_1094_reg[0]\(7) => sum_red_U_n_39,
      \tmp_30_reg_1094_reg[0]\(6) => sum_red_U_n_40,
      \tmp_30_reg_1094_reg[0]\(5) => sum_red_U_n_41,
      \tmp_30_reg_1094_reg[0]\(4) => sum_red_U_n_42,
      \tmp_30_reg_1094_reg[0]\(3) => sum_red_U_n_43,
      \tmp_30_reg_1094_reg[0]\(2) => sum_red_U_n_44,
      \tmp_30_reg_1094_reg[0]\(1) => sum_red_U_n_45,
      \tmp_30_reg_1094_reg[0]\(0) => sum_red_U_n_46,
      \tmp_3_mid2_v_v_reg_1017_reg[0]\ => sum_blue_U_n_20,
      \tmp_3_mid2_v_v_reg_1017_reg[1]\ => sum_blue_U_n_17,
      \tmp_3_mid2_v_v_reg_1017_reg[2]\ => sum_blue_U_n_19,
      \tmp_3_mid2_v_v_reg_1017_reg[3]\ => sum_blue_U_n_21
    );
\sum_red_load_reg_1089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_46,
      Q => sum_red_load_reg_1089(0),
      R => '0'
    );
\sum_red_load_reg_1089_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_36,
      Q => sum_red_load_reg_1089(10),
      R => '0'
    );
\sum_red_load_reg_1089_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_35,
      Q => sum_red_load_reg_1089(11),
      R => '0'
    );
\sum_red_load_reg_1089_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_34,
      Q => sum_red_load_reg_1089(12),
      R => '0'
    );
\sum_red_load_reg_1089_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_33,
      Q => sum_red_load_reg_1089(13),
      R => '0'
    );
\sum_red_load_reg_1089_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_32,
      Q => sum_red_load_reg_1089(14),
      R => '0'
    );
\sum_red_load_reg_1089_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_31,
      Q => sum_red_load_reg_1089(15),
      R => '0'
    );
\sum_red_load_reg_1089_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_30,
      Q => sum_red_load_reg_1089(16),
      R => '0'
    );
\sum_red_load_reg_1089_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_29,
      Q => sum_red_load_reg_1089(17),
      R => '0'
    );
\sum_red_load_reg_1089_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_28,
      Q => sum_red_load_reg_1089(18),
      R => '0'
    );
\sum_red_load_reg_1089_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_27,
      Q => sum_red_load_reg_1089(19),
      R => '0'
    );
\sum_red_load_reg_1089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_45,
      Q => sum_red_load_reg_1089(1),
      R => '0'
    );
\sum_red_load_reg_1089_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_26,
      Q => sum_red_load_reg_1089(20),
      R => '0'
    );
\sum_red_load_reg_1089_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_25,
      Q => sum_red_load_reg_1089(21),
      R => '0'
    );
\sum_red_load_reg_1089_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_24,
      Q => sum_red_load_reg_1089(22),
      R => '0'
    );
\sum_red_load_reg_1089_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_23,
      Q => sum_red_load_reg_1089(23),
      R => '0'
    );
\sum_red_load_reg_1089_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_22,
      Q => sum_red_load_reg_1089(24),
      R => '0'
    );
\sum_red_load_reg_1089_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_21,
      Q => sum_red_load_reg_1089(25),
      R => '0'
    );
\sum_red_load_reg_1089_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_20,
      Q => sum_red_load_reg_1089(26),
      R => '0'
    );
\sum_red_load_reg_1089_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_19,
      Q => sum_red_load_reg_1089(27),
      R => '0'
    );
\sum_red_load_reg_1089_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_18,
      Q => sum_red_load_reg_1089(28),
      R => '0'
    );
\sum_red_load_reg_1089_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_17,
      Q => sum_red_load_reg_1089(29),
      R => '0'
    );
\sum_red_load_reg_1089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_44,
      Q => sum_red_load_reg_1089(2),
      R => '0'
    );
\sum_red_load_reg_1089_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_16,
      Q => sum_red_load_reg_1089(30),
      R => '0'
    );
\sum_red_load_reg_1089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_43,
      Q => sum_red_load_reg_1089(3),
      R => '0'
    );
\sum_red_load_reg_1089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_42,
      Q => sum_red_load_reg_1089(4),
      R => '0'
    );
\sum_red_load_reg_1089_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_41,
      Q => sum_red_load_reg_1089(5),
      R => '0'
    );
\sum_red_load_reg_1089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_40,
      Q => sum_red_load_reg_1089(6),
      R => '0'
    );
\sum_red_load_reg_1089_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_39,
      Q => sum_red_load_reg_1089(7),
      R => '0'
    );
\sum_red_load_reg_1089_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_38,
      Q => sum_red_load_reg_1089(8),
      R => '0'
    );
\sum_red_load_reg_1089_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_red_U_n_37,
      Q => sum_red_load_reg_1089(9),
      R => '0'
    );
\tmp_10_reg_1067[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \i_5_reg_464_reg_n_15_[2]\,
      I2 => \i_5_reg_464_reg_n_15_[3]\,
      I3 => \i_5_reg_464_reg_n_15_[1]\,
      I4 => \i_5_reg_464_reg_n_15_[0]\,
      O => tmp_10_reg_10671
    );
\tmp_10_reg_1067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_reg_10671,
      D => \i_5_reg_464_reg_n_15_[0]\,
      Q => tmp_10_reg_1067(0),
      R => '0'
    );
\tmp_10_reg_1067_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_reg_10671,
      D => \i_5_reg_464_reg_n_15_[1]\,
      Q => tmp_10_reg_1067(1),
      R => '0'
    );
\tmp_10_reg_1067_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_reg_10671,
      D => \i_5_reg_464_reg_n_15_[2]\,
      Q => tmp_10_reg_1067(2),
      R => '0'
    );
\tmp_10_reg_1067_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_reg_10671,
      D => \i_5_reg_464_reg_n_15_[3]\,
      Q => tmp_10_reg_1067(3),
      R => '0'
    );
\tmp_11_reg_1167[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[0]_i_2_n_19\,
      I1 => mul1_reg_1137(39),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(0)
    );
\tmp_11_reg_1167[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(34),
      O => \tmp_11_reg_1167[0]_i_10_n_15\
    );
\tmp_11_reg_1167[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(33),
      O => \tmp_11_reg_1167[0]_i_11_n_15\
    );
\tmp_11_reg_1167[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(32),
      O => \tmp_11_reg_1167[0]_i_12_n_15\
    );
\tmp_11_reg_1167[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(31),
      O => \tmp_11_reg_1167[0]_i_14_n_15\
    );
\tmp_11_reg_1167[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(30),
      O => \tmp_11_reg_1167[0]_i_15_n_15\
    );
\tmp_11_reg_1167[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(29),
      O => \tmp_11_reg_1167[0]_i_16_n_15\
    );
\tmp_11_reg_1167[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(28),
      O => \tmp_11_reg_1167[0]_i_17_n_15\
    );
\tmp_11_reg_1167[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(27),
      O => \tmp_11_reg_1167[0]_i_19_n_15\
    );
\tmp_11_reg_1167[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(26),
      O => \tmp_11_reg_1167[0]_i_20_n_15\
    );
\tmp_11_reg_1167[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(25),
      O => \tmp_11_reg_1167[0]_i_21_n_15\
    );
\tmp_11_reg_1167[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(24),
      O => \tmp_11_reg_1167[0]_i_22_n_15\
    );
\tmp_11_reg_1167[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(23),
      O => \tmp_11_reg_1167[0]_i_24_n_15\
    );
\tmp_11_reg_1167[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(22),
      O => \tmp_11_reg_1167[0]_i_25_n_15\
    );
\tmp_11_reg_1167[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(21),
      O => \tmp_11_reg_1167[0]_i_26_n_15\
    );
\tmp_11_reg_1167[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(20),
      O => \tmp_11_reg_1167[0]_i_27_n_15\
    );
\tmp_11_reg_1167[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(19),
      O => \tmp_11_reg_1167[0]_i_29_n_15\
    );
\tmp_11_reg_1167[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(18),
      O => \tmp_11_reg_1167[0]_i_30_n_15\
    );
\tmp_11_reg_1167[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(17),
      O => \tmp_11_reg_1167[0]_i_31_n_15\
    );
\tmp_11_reg_1167[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(16),
      O => \tmp_11_reg_1167[0]_i_32_n_15\
    );
\tmp_11_reg_1167[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(15),
      O => \tmp_11_reg_1167[0]_i_34_n_15\
    );
\tmp_11_reg_1167[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(14),
      O => \tmp_11_reg_1167[0]_i_35_n_15\
    );
\tmp_11_reg_1167[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(13),
      O => \tmp_11_reg_1167[0]_i_36_n_15\
    );
\tmp_11_reg_1167[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(12),
      O => \tmp_11_reg_1167[0]_i_37_n_15\
    );
\tmp_11_reg_1167[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(11),
      O => \tmp_11_reg_1167[0]_i_39_n_15\
    );
\tmp_11_reg_1167[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(39),
      O => \tmp_11_reg_1167[0]_i_4_n_15\
    );
\tmp_11_reg_1167[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(10),
      O => \tmp_11_reg_1167[0]_i_40_n_15\
    );
\tmp_11_reg_1167[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(9),
      O => \tmp_11_reg_1167[0]_i_41_n_15\
    );
\tmp_11_reg_1167[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(8),
      O => \tmp_11_reg_1167[0]_i_42_n_15\
    );
\tmp_11_reg_1167[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(7),
      O => \tmp_11_reg_1167[0]_i_44_n_15\
    );
\tmp_11_reg_1167[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(6),
      O => \tmp_11_reg_1167[0]_i_45_n_15\
    );
\tmp_11_reg_1167[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(5),
      O => \tmp_11_reg_1167[0]_i_46_n_15\
    );
\tmp_11_reg_1167[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(4),
      O => \tmp_11_reg_1167[0]_i_47_n_15\
    );
\tmp_11_reg_1167[0]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(3),
      O => \tmp_11_reg_1167[0]_i_48_n_15\
    );
\tmp_11_reg_1167[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(2),
      O => \tmp_11_reg_1167[0]_i_49_n_15\
    );
\tmp_11_reg_1167[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(38),
      O => \tmp_11_reg_1167[0]_i_5_n_15\
    );
\tmp_11_reg_1167[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(1),
      O => \tmp_11_reg_1167[0]_i_50_n_15\
    );
\tmp_11_reg_1167[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul1_reg_1137(0),
      O => \tmp_11_reg_1167[0]_i_51_n_15\
    );
\tmp_11_reg_1167[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(37),
      O => \tmp_11_reg_1167[0]_i_6_n_15\
    );
\tmp_11_reg_1167[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(36),
      O => \tmp_11_reg_1167[0]_i_7_n_15\
    );
\tmp_11_reg_1167[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(35),
      O => \tmp_11_reg_1167[0]_i_9_n_15\
    );
\tmp_11_reg_1167[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(10),
      I1 => mul1_reg_1137(49),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(10)
    );
\tmp_11_reg_1167[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(11),
      I1 => mul1_reg_1137(50),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(11)
    );
\tmp_11_reg_1167[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(12),
      I1 => mul1_reg_1137(51),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(12)
    );
\tmp_11_reg_1167[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(49),
      O => \tmp_11_reg_1167[12]_i_10_n_15\
    );
\tmp_11_reg_1167[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(48),
      O => \tmp_11_reg_1167[12]_i_11_n_15\
    );
\tmp_11_reg_1167[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[12]_i_7_n_19\,
      I1 => mul1_reg_1137(51),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[12]_i_3_n_15\
    );
\tmp_11_reg_1167[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[12]_i_7_n_20\,
      I1 => mul1_reg_1137(50),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[12]_i_4_n_15\
    );
\tmp_11_reg_1167[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[12]_i_7_n_21\,
      I1 => mul1_reg_1137(49),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[12]_i_5_n_15\
    );
\tmp_11_reg_1167[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[12]_i_7_n_22\,
      I1 => mul1_reg_1137(48),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[12]_i_6_n_15\
    );
\tmp_11_reg_1167[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(51),
      O => \tmp_11_reg_1167[12]_i_8_n_15\
    );
\tmp_11_reg_1167[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(50),
      O => \tmp_11_reg_1167[12]_i_9_n_15\
    );
\tmp_11_reg_1167[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(13),
      I1 => mul1_reg_1137(52),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(13)
    );
\tmp_11_reg_1167[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(14),
      I1 => mul1_reg_1137(53),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(14)
    );
\tmp_11_reg_1167[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(15),
      I1 => mul1_reg_1137(54),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(15)
    );
\tmp_11_reg_1167[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(16),
      I1 => mul1_reg_1137(55),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(16)
    );
\tmp_11_reg_1167[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(53),
      O => \tmp_11_reg_1167[16]_i_10_n_15\
    );
\tmp_11_reg_1167[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(52),
      O => \tmp_11_reg_1167[16]_i_11_n_15\
    );
\tmp_11_reg_1167[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[16]_i_7_n_19\,
      I1 => mul1_reg_1137(55),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[16]_i_3_n_15\
    );
\tmp_11_reg_1167[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[16]_i_7_n_20\,
      I1 => mul1_reg_1137(54),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[16]_i_4_n_15\
    );
\tmp_11_reg_1167[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[16]_i_7_n_21\,
      I1 => mul1_reg_1137(53),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[16]_i_5_n_15\
    );
\tmp_11_reg_1167[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[16]_i_7_n_22\,
      I1 => mul1_reg_1137(52),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[16]_i_6_n_15\
    );
\tmp_11_reg_1167[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(55),
      O => \tmp_11_reg_1167[16]_i_8_n_15\
    );
\tmp_11_reg_1167[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(54),
      O => \tmp_11_reg_1167[16]_i_9_n_15\
    );
\tmp_11_reg_1167[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(17),
      I1 => mul1_reg_1137(56),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(17)
    );
\tmp_11_reg_1167[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(18),
      I1 => mul1_reg_1137(57),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(18)
    );
\tmp_11_reg_1167[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(19),
      I1 => mul1_reg_1137(58),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(19)
    );
\tmp_11_reg_1167[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(1),
      I1 => mul1_reg_1137(40),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(1)
    );
\tmp_11_reg_1167[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(20),
      I1 => mul1_reg_1137(59),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(20)
    );
\tmp_11_reg_1167[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(57),
      O => \tmp_11_reg_1167[20]_i_10_n_15\
    );
\tmp_11_reg_1167[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(56),
      O => \tmp_11_reg_1167[20]_i_11_n_15\
    );
\tmp_11_reg_1167[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[20]_i_7_n_19\,
      I1 => mul1_reg_1137(59),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[20]_i_3_n_15\
    );
\tmp_11_reg_1167[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[20]_i_7_n_20\,
      I1 => mul1_reg_1137(58),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[20]_i_4_n_15\
    );
\tmp_11_reg_1167[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[20]_i_7_n_21\,
      I1 => mul1_reg_1137(57),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[20]_i_5_n_15\
    );
\tmp_11_reg_1167[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[20]_i_7_n_22\,
      I1 => mul1_reg_1137(56),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[20]_i_6_n_15\
    );
\tmp_11_reg_1167[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(59),
      O => \tmp_11_reg_1167[20]_i_8_n_15\
    );
\tmp_11_reg_1167[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(58),
      O => \tmp_11_reg_1167[20]_i_9_n_15\
    );
\tmp_11_reg_1167[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(21),
      I1 => mul1_reg_1137(60),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(21)
    );
\tmp_11_reg_1167[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(22),
      I1 => mul1_reg_1137(61),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(22)
    );
\tmp_11_reg_1167[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(23),
      I1 => mul1_reg_1137(62),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(23)
    );
\tmp_11_reg_1167[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(24),
      I1 => mul1_reg_1137(63),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(24)
    );
\tmp_11_reg_1167[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(61),
      O => \tmp_11_reg_1167[24]_i_10_n_15\
    );
\tmp_11_reg_1167[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(60),
      O => \tmp_11_reg_1167[24]_i_11_n_15\
    );
\tmp_11_reg_1167[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[24]_i_7_n_19\,
      I1 => mul1_reg_1137(63),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[24]_i_3_n_15\
    );
\tmp_11_reg_1167[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[24]_i_7_n_20\,
      I1 => mul1_reg_1137(62),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[24]_i_4_n_15\
    );
\tmp_11_reg_1167[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[24]_i_7_n_21\,
      I1 => mul1_reg_1137(61),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[24]_i_5_n_15\
    );
\tmp_11_reg_1167[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[24]_i_7_n_22\,
      I1 => mul1_reg_1137(60),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[24]_i_6_n_15\
    );
\tmp_11_reg_1167[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(63),
      O => \tmp_11_reg_1167[24]_i_8_n_15\
    );
\tmp_11_reg_1167[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(62),
      O => \tmp_11_reg_1167[24]_i_9_n_15\
    );
\tmp_11_reg_1167[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(25),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[25]_i_1_n_15\
    );
\tmp_11_reg_1167[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(26),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[26]_i_1_n_15\
    );
\tmp_11_reg_1167[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(27),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[27]_i_1_n_15\
    );
\tmp_11_reg_1167[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(28),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[28]_i_1_n_15\
    );
\tmp_11_reg_1167[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[28]_i_3_n_15\
    );
\tmp_11_reg_1167[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[28]_i_4_n_15\
    );
\tmp_11_reg_1167[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[28]_i_5_n_15\
    );
\tmp_11_reg_1167[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[28]_i_6_n_15\
    );
\tmp_11_reg_1167[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(29),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[29]_i_1_n_15\
    );
\tmp_11_reg_1167[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(2),
      I1 => mul1_reg_1137(41),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(2)
    );
\tmp_11_reg_1167[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(30),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[30]_i_1_n_15\
    );
\tmp_11_reg_1167[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(31),
      I1 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[31]_i_2_n_15\
    );
\tmp_11_reg_1167[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[31]_i_4_n_15\
    );
\tmp_11_reg_1167[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[31]_i_5_n_15\
    );
\tmp_11_reg_1167[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => RESIZE1_in0,
      I1 => tmp_32_reg_1142(25),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[31]_i_6_n_15\
    );
\tmp_11_reg_1167[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_32_reg_1142(25),
      O => \tmp_11_reg_1167[31]_i_8_n_15\
    );
\tmp_11_reg_1167[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(3),
      I1 => mul1_reg_1137(42),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(3)
    );
\tmp_11_reg_1167[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(4),
      I1 => mul1_reg_1137(43),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(4)
    );
\tmp_11_reg_1167[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(42),
      O => \tmp_11_reg_1167[4]_i_10_n_15\
    );
\tmp_11_reg_1167[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(41),
      O => \tmp_11_reg_1167[4]_i_11_n_15\
    );
\tmp_11_reg_1167[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(40),
      O => \tmp_11_reg_1167[4]_i_12_n_15\
    );
\tmp_11_reg_1167[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_30_reg_1094,
      I1 => mul1_reg_1137(39),
      I2 => \tmp_11_reg_1167_reg[0]_i_2_n_19\,
      O => \tmp_11_reg_1167[4]_i_3_n_15\
    );
\tmp_11_reg_1167[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[4]_i_8_n_19\,
      I1 => mul1_reg_1137(43),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[4]_i_4_n_15\
    );
\tmp_11_reg_1167[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[4]_i_8_n_20\,
      I1 => mul1_reg_1137(42),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[4]_i_5_n_15\
    );
\tmp_11_reg_1167[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[4]_i_8_n_21\,
      I1 => mul1_reg_1137(41),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[4]_i_6_n_15\
    );
\tmp_11_reg_1167[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[4]_i_8_n_22\,
      I1 => mul1_reg_1137(40),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[4]_i_7_n_15\
    );
\tmp_11_reg_1167[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(43),
      O => \tmp_11_reg_1167[4]_i_9_n_15\
    );
\tmp_11_reg_1167[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(5),
      I1 => mul1_reg_1137(44),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(5)
    );
\tmp_11_reg_1167[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(6),
      I1 => mul1_reg_1137(45),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(6)
    );
\tmp_11_reg_1167[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(7),
      I1 => mul1_reg_1137(46),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(7)
    );
\tmp_11_reg_1167[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(8),
      I1 => mul1_reg_1137(47),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(8)
    );
\tmp_11_reg_1167[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(45),
      O => \tmp_11_reg_1167[8]_i_10_n_15\
    );
\tmp_11_reg_1167[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(44),
      O => \tmp_11_reg_1167[8]_i_11_n_15\
    );
\tmp_11_reg_1167[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[8]_i_7_n_19\,
      I1 => mul1_reg_1137(47),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[8]_i_3_n_15\
    );
\tmp_11_reg_1167[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[8]_i_7_n_20\,
      I1 => mul1_reg_1137(46),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[8]_i_4_n_15\
    );
\tmp_11_reg_1167[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[8]_i_7_n_21\,
      I1 => mul1_reg_1137(45),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[8]_i_5_n_15\
    );
\tmp_11_reg_1167[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \tmp_11_reg_1167_reg[8]_i_7_n_22\,
      I1 => mul1_reg_1137(44),
      I2 => tmp_30_reg_1094,
      O => \tmp_11_reg_1167[8]_i_6_n_15\
    );
\tmp_11_reg_1167[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(47),
      O => \tmp_11_reg_1167[8]_i_8_n_15\
    );
\tmp_11_reg_1167[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul1_reg_1137(46),
      O => \tmp_11_reg_1167[8]_i_9_n_15\
    );
\tmp_11_reg_1167[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti1_fu_791_p2(9),
      I1 => mul1_reg_1137(48),
      I2 => tmp_30_reg_1094,
      O => tmp_11_fu_797_p3(9)
    );
\tmp_11_reg_1167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(0),
      Q => tmp_11_reg_1167(0),
      R => '0'
    );
\tmp_11_reg_1167_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_18_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_13_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_13_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_13_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_13_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_19_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_20_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_21_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_22_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_23_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_18_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_18_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_18_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_18_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_24_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_25_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_26_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_27_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_3_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[0]_i_2_n_19\,
      O(2 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_4_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_5_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_6_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_7_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_28_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_23_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_23_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_23_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_23_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_29_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_30_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_31_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_32_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_33_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_28_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_28_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_28_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_28_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_34_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_35_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_36_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_37_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_8_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_3_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_3_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_3_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_9_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_10_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_11_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_12_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_38_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_33_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_33_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_33_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_33_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_39_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_40_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_41_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_42_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_43_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_38_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_38_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_38_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_38_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_44_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_45_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_46_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_47_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_11_reg_1167_reg[0]_i_43_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_43_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_43_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_43_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_48_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_49_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_50_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_51_n_15\
    );
\tmp_11_reg_1167_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_13_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[0]_i_8_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[0]_i_8_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[0]_i_8_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[0]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_11_reg_1167_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_11_reg_1167[0]_i_14_n_15\,
      S(2) => \tmp_11_reg_1167[0]_i_15_n_15\,
      S(1) => \tmp_11_reg_1167[0]_i_16_n_15\,
      S(0) => \tmp_11_reg_1167[0]_i_17_n_15\
    );
\tmp_11_reg_1167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(10),
      Q => tmp_11_reg_1167(10),
      R => '0'
    );
\tmp_11_reg_1167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(11),
      Q => tmp_11_reg_1167(11),
      R => '0'
    );
\tmp_11_reg_1167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(12),
      Q => tmp_11_reg_1167(12),
      R => '0'
    );
\tmp_11_reg_1167_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[8]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[12]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[12]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[12]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[12]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(12 downto 9),
      S(3) => \tmp_11_reg_1167[12]_i_3_n_15\,
      S(2) => \tmp_11_reg_1167[12]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[12]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[12]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[8]_i_7_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[12]_i_7_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[12]_i_7_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[12]_i_7_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[12]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[12]_i_7_n_19\,
      O(2) => \tmp_11_reg_1167_reg[12]_i_7_n_20\,
      O(1) => \tmp_11_reg_1167_reg[12]_i_7_n_21\,
      O(0) => \tmp_11_reg_1167_reg[12]_i_7_n_22\,
      S(3) => \tmp_11_reg_1167[12]_i_8_n_15\,
      S(2) => \tmp_11_reg_1167[12]_i_9_n_15\,
      S(1) => \tmp_11_reg_1167[12]_i_10_n_15\,
      S(0) => \tmp_11_reg_1167[12]_i_11_n_15\
    );
\tmp_11_reg_1167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(13),
      Q => tmp_11_reg_1167(13),
      R => '0'
    );
\tmp_11_reg_1167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(14),
      Q => tmp_11_reg_1167(14),
      R => '0'
    );
\tmp_11_reg_1167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(15),
      Q => tmp_11_reg_1167(15),
      R => '0'
    );
\tmp_11_reg_1167_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(16),
      Q => tmp_11_reg_1167(16),
      R => '0'
    );
\tmp_11_reg_1167_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[12]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[16]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[16]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[16]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[16]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(16 downto 13),
      S(3) => \tmp_11_reg_1167[16]_i_3_n_15\,
      S(2) => \tmp_11_reg_1167[16]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[16]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[16]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[12]_i_7_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[16]_i_7_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[16]_i_7_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[16]_i_7_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[16]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[16]_i_7_n_19\,
      O(2) => \tmp_11_reg_1167_reg[16]_i_7_n_20\,
      O(1) => \tmp_11_reg_1167_reg[16]_i_7_n_21\,
      O(0) => \tmp_11_reg_1167_reg[16]_i_7_n_22\,
      S(3) => \tmp_11_reg_1167[16]_i_8_n_15\,
      S(2) => \tmp_11_reg_1167[16]_i_9_n_15\,
      S(1) => \tmp_11_reg_1167[16]_i_10_n_15\,
      S(0) => \tmp_11_reg_1167[16]_i_11_n_15\
    );
\tmp_11_reg_1167_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(17),
      Q => tmp_11_reg_1167(17),
      R => '0'
    );
\tmp_11_reg_1167_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(18),
      Q => tmp_11_reg_1167(18),
      R => '0'
    );
\tmp_11_reg_1167_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(19),
      Q => tmp_11_reg_1167(19),
      R => '0'
    );
\tmp_11_reg_1167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(1),
      Q => tmp_11_reg_1167(1),
      R => '0'
    );
\tmp_11_reg_1167_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(20),
      Q => tmp_11_reg_1167(20),
      R => '0'
    );
\tmp_11_reg_1167_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[16]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[20]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[20]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[20]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[20]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(20 downto 17),
      S(3) => \tmp_11_reg_1167[20]_i_3_n_15\,
      S(2) => \tmp_11_reg_1167[20]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[20]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[20]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[16]_i_7_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[20]_i_7_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[20]_i_7_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[20]_i_7_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[20]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[20]_i_7_n_19\,
      O(2) => \tmp_11_reg_1167_reg[20]_i_7_n_20\,
      O(1) => \tmp_11_reg_1167_reg[20]_i_7_n_21\,
      O(0) => \tmp_11_reg_1167_reg[20]_i_7_n_22\,
      S(3) => \tmp_11_reg_1167[20]_i_8_n_15\,
      S(2) => \tmp_11_reg_1167[20]_i_9_n_15\,
      S(1) => \tmp_11_reg_1167[20]_i_10_n_15\,
      S(0) => \tmp_11_reg_1167[20]_i_11_n_15\
    );
\tmp_11_reg_1167_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(21),
      Q => tmp_11_reg_1167(21),
      R => '0'
    );
\tmp_11_reg_1167_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(22),
      Q => tmp_11_reg_1167(22),
      R => '0'
    );
\tmp_11_reg_1167_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(23),
      Q => tmp_11_reg_1167(23),
      R => '0'
    );
\tmp_11_reg_1167_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(24),
      Q => tmp_11_reg_1167(24),
      R => '0'
    );
\tmp_11_reg_1167_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[20]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[24]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[24]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[24]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[24]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(24 downto 21),
      S(3) => \tmp_11_reg_1167[24]_i_3_n_15\,
      S(2) => \tmp_11_reg_1167[24]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[24]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[24]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[20]_i_7_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[24]_i_7_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[24]_i_7_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[24]_i_7_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[24]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[24]_i_7_n_19\,
      O(2) => \tmp_11_reg_1167_reg[24]_i_7_n_20\,
      O(1) => \tmp_11_reg_1167_reg[24]_i_7_n_21\,
      O(0) => \tmp_11_reg_1167_reg[24]_i_7_n_22\,
      S(3) => \tmp_11_reg_1167[24]_i_8_n_15\,
      S(2) => \tmp_11_reg_1167[24]_i_9_n_15\,
      S(1) => \tmp_11_reg_1167[24]_i_10_n_15\,
      S(0) => \tmp_11_reg_1167[24]_i_11_n_15\
    );
\tmp_11_reg_1167_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[25]_i_1_n_15\,
      Q => tmp_11_reg_1167(25),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[26]_i_1_n_15\,
      Q => tmp_11_reg_1167(26),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[27]_i_1_n_15\,
      Q => tmp_11_reg_1167(27),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[28]_i_1_n_15\,
      Q => tmp_11_reg_1167(28),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[24]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[28]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[28]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[28]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[28]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(28 downto 25),
      S(3) => \tmp_11_reg_1167[28]_i_3_n_15\,
      S(2) => \tmp_11_reg_1167[28]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[28]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[28]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[29]_i_1_n_15\,
      Q => tmp_11_reg_1167(29),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(2),
      Q => tmp_11_reg_1167(2),
      R => '0'
    );
\tmp_11_reg_1167_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[30]_i_1_n_15\,
      Q => tmp_11_reg_1167(30),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_11_reg_1167[31]_i_2_n_15\,
      Q => tmp_11_reg_1167(31),
      S => \tmp_11_reg_1167[31]_i_1_n_15\
    );
\tmp_11_reg_1167_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[28]_i_2_n_15\,
      CO(3 downto 2) => \NLW_tmp_11_reg_1167_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_11_reg_1167_reg[31]_i_3_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[31]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_11_reg_1167_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti1_fu_791_p2(31 downto 29),
      S(3) => '0',
      S(2) => \tmp_11_reg_1167[31]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[31]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[31]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[24]_i_7_n_15\,
      CO(3 downto 0) => \NLW_tmp_11_reg_1167_reg[31]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_11_reg_1167_reg[31]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => RESIZE1_in0,
      S(3 downto 1) => B"000",
      S(0) => \tmp_11_reg_1167[31]_i_8_n_15\
    );
\tmp_11_reg_1167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(3),
      Q => tmp_11_reg_1167(3),
      R => '0'
    );
\tmp_11_reg_1167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(4),
      Q => tmp_11_reg_1167(4),
      R => '0'
    );
\tmp_11_reg_1167_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_11_reg_1167_reg[4]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[4]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[4]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[4]_i_2_n_18\,
      CYINIT => \tmp_11_reg_1167[4]_i_3_n_15\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(4 downto 1),
      S(3) => \tmp_11_reg_1167[4]_i_4_n_15\,
      S(2) => \tmp_11_reg_1167[4]_i_5_n_15\,
      S(1) => \tmp_11_reg_1167[4]_i_6_n_15\,
      S(0) => \tmp_11_reg_1167[4]_i_7_n_15\
    );
\tmp_11_reg_1167_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[0]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[4]_i_8_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[4]_i_8_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[4]_i_8_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[4]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[4]_i_8_n_19\,
      O(2) => \tmp_11_reg_1167_reg[4]_i_8_n_20\,
      O(1) => \tmp_11_reg_1167_reg[4]_i_8_n_21\,
      O(0) => \tmp_11_reg_1167_reg[4]_i_8_n_22\,
      S(3) => \tmp_11_reg_1167[4]_i_9_n_15\,
      S(2) => \tmp_11_reg_1167[4]_i_10_n_15\,
      S(1) => \tmp_11_reg_1167[4]_i_11_n_15\,
      S(0) => \tmp_11_reg_1167[4]_i_12_n_15\
    );
\tmp_11_reg_1167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(5),
      Q => tmp_11_reg_1167(5),
      R => '0'
    );
\tmp_11_reg_1167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(6),
      Q => tmp_11_reg_1167(6),
      R => '0'
    );
\tmp_11_reg_1167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(7),
      Q => tmp_11_reg_1167(7),
      R => '0'
    );
\tmp_11_reg_1167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(8),
      Q => tmp_11_reg_1167(8),
      R => '0'
    );
\tmp_11_reg_1167_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[4]_i_2_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[8]_i_2_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[8]_i_2_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[8]_i_2_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[8]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti1_fu_791_p2(8 downto 5),
      S(3) => \tmp_11_reg_1167[8]_i_3_n_15\,
      S(2) => \tmp_11_reg_1167[8]_i_4_n_15\,
      S(1) => \tmp_11_reg_1167[8]_i_5_n_15\,
      S(0) => \tmp_11_reg_1167[8]_i_6_n_15\
    );
\tmp_11_reg_1167_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_1167_reg[4]_i_8_n_15\,
      CO(3) => \tmp_11_reg_1167_reg[8]_i_7_n_15\,
      CO(2) => \tmp_11_reg_1167_reg[8]_i_7_n_16\,
      CO(1) => \tmp_11_reg_1167_reg[8]_i_7_n_17\,
      CO(0) => \tmp_11_reg_1167_reg[8]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_11_reg_1167_reg[8]_i_7_n_19\,
      O(2) => \tmp_11_reg_1167_reg[8]_i_7_n_20\,
      O(1) => \tmp_11_reg_1167_reg[8]_i_7_n_21\,
      O(0) => \tmp_11_reg_1167_reg[8]_i_7_n_22\,
      S(3) => \tmp_11_reg_1167[8]_i_8_n_15\,
      S(2) => \tmp_11_reg_1167[8]_i_9_n_15\,
      S(1) => \tmp_11_reg_1167[8]_i_10_n_15\,
      S(0) => \tmp_11_reg_1167[8]_i_11_n_15\
    );
\tmp_11_reg_1167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_11_fu_797_p3(9),
      Q => tmp_11_reg_1167(9),
      R => '0'
    );
\tmp_12_reg_1172[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(39),
      I1 => mul9_reg_1147(39),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(0)
    );
\tmp_12_reg_1172[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(34),
      O => \tmp_12_reg_1172[0]_i_10_n_15\
    );
\tmp_12_reg_1172[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(33),
      O => \tmp_12_reg_1172[0]_i_11_n_15\
    );
\tmp_12_reg_1172[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(32),
      O => \tmp_12_reg_1172[0]_i_12_n_15\
    );
\tmp_12_reg_1172[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(31),
      O => \tmp_12_reg_1172[0]_i_14_n_15\
    );
\tmp_12_reg_1172[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(30),
      O => \tmp_12_reg_1172[0]_i_15_n_15\
    );
\tmp_12_reg_1172[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(29),
      O => \tmp_12_reg_1172[0]_i_16_n_15\
    );
\tmp_12_reg_1172[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(28),
      O => \tmp_12_reg_1172[0]_i_17_n_15\
    );
\tmp_12_reg_1172[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(27),
      O => \tmp_12_reg_1172[0]_i_19_n_15\
    );
\tmp_12_reg_1172[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(26),
      O => \tmp_12_reg_1172[0]_i_20_n_15\
    );
\tmp_12_reg_1172[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(25),
      O => \tmp_12_reg_1172[0]_i_21_n_15\
    );
\tmp_12_reg_1172[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(24),
      O => \tmp_12_reg_1172[0]_i_22_n_15\
    );
\tmp_12_reg_1172[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(23),
      O => \tmp_12_reg_1172[0]_i_24_n_15\
    );
\tmp_12_reg_1172[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(22),
      O => \tmp_12_reg_1172[0]_i_25_n_15\
    );
\tmp_12_reg_1172[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(21),
      O => \tmp_12_reg_1172[0]_i_26_n_15\
    );
\tmp_12_reg_1172[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(20),
      O => \tmp_12_reg_1172[0]_i_27_n_15\
    );
\tmp_12_reg_1172[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(19),
      O => \tmp_12_reg_1172[0]_i_29_n_15\
    );
\tmp_12_reg_1172[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(18),
      O => \tmp_12_reg_1172[0]_i_30_n_15\
    );
\tmp_12_reg_1172[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(17),
      O => \tmp_12_reg_1172[0]_i_31_n_15\
    );
\tmp_12_reg_1172[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(16),
      O => \tmp_12_reg_1172[0]_i_32_n_15\
    );
\tmp_12_reg_1172[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(15),
      O => \tmp_12_reg_1172[0]_i_34_n_15\
    );
\tmp_12_reg_1172[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(14),
      O => \tmp_12_reg_1172[0]_i_35_n_15\
    );
\tmp_12_reg_1172[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(13),
      O => \tmp_12_reg_1172[0]_i_36_n_15\
    );
\tmp_12_reg_1172[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(12),
      O => \tmp_12_reg_1172[0]_i_37_n_15\
    );
\tmp_12_reg_1172[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(11),
      O => \tmp_12_reg_1172[0]_i_39_n_15\
    );
\tmp_12_reg_1172[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(39),
      O => \tmp_12_reg_1172[0]_i_4_n_15\
    );
\tmp_12_reg_1172[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(10),
      O => \tmp_12_reg_1172[0]_i_40_n_15\
    );
\tmp_12_reg_1172[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(9),
      O => \tmp_12_reg_1172[0]_i_41_n_15\
    );
\tmp_12_reg_1172[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(8),
      O => \tmp_12_reg_1172[0]_i_42_n_15\
    );
\tmp_12_reg_1172[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(7),
      O => \tmp_12_reg_1172[0]_i_44_n_15\
    );
\tmp_12_reg_1172[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(6),
      O => \tmp_12_reg_1172[0]_i_45_n_15\
    );
\tmp_12_reg_1172[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(5),
      O => \tmp_12_reg_1172[0]_i_46_n_15\
    );
\tmp_12_reg_1172[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(4),
      O => \tmp_12_reg_1172[0]_i_47_n_15\
    );
\tmp_12_reg_1172[0]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(3),
      O => \tmp_12_reg_1172[0]_i_48_n_15\
    );
\tmp_12_reg_1172[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(2),
      O => \tmp_12_reg_1172[0]_i_49_n_15\
    );
\tmp_12_reg_1172[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(38),
      O => \tmp_12_reg_1172[0]_i_5_n_15\
    );
\tmp_12_reg_1172[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(1),
      O => \tmp_12_reg_1172[0]_i_50_n_15\
    );
\tmp_12_reg_1172[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul9_reg_1147(0),
      O => \tmp_12_reg_1172[0]_i_51_n_15\
    );
\tmp_12_reg_1172[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(37),
      O => \tmp_12_reg_1172[0]_i_6_n_15\
    );
\tmp_12_reg_1172[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(36),
      O => \tmp_12_reg_1172[0]_i_7_n_15\
    );
\tmp_12_reg_1172[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(35),
      O => \tmp_12_reg_1172[0]_i_9_n_15\
    );
\tmp_12_reg_1172[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(10),
      I1 => mul9_reg_1147(49),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(10)
    );
\tmp_12_reg_1172[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(11),
      I1 => mul9_reg_1147(50),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(11)
    );
\tmp_12_reg_1172[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(12),
      I1 => mul9_reg_1147(51),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(12)
    );
\tmp_12_reg_1172[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(49),
      O => \tmp_12_reg_1172[12]_i_10_n_15\
    );
\tmp_12_reg_1172[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(48),
      O => \tmp_12_reg_1172[12]_i_11_n_15\
    );
\tmp_12_reg_1172[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(51),
      I1 => mul9_reg_1147(51),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[12]_i_3_n_15\
    );
\tmp_12_reg_1172[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(50),
      I1 => mul9_reg_1147(50),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[12]_i_4_n_15\
    );
\tmp_12_reg_1172[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(49),
      I1 => mul9_reg_1147(49),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[12]_i_5_n_15\
    );
\tmp_12_reg_1172[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(48),
      I1 => mul9_reg_1147(48),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[12]_i_6_n_15\
    );
\tmp_12_reg_1172[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(51),
      O => \tmp_12_reg_1172[12]_i_8_n_15\
    );
\tmp_12_reg_1172[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(50),
      O => \tmp_12_reg_1172[12]_i_9_n_15\
    );
\tmp_12_reg_1172[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(13),
      I1 => mul9_reg_1147(52),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(13)
    );
\tmp_12_reg_1172[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(14),
      I1 => mul9_reg_1147(53),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(14)
    );
\tmp_12_reg_1172[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(15),
      I1 => mul9_reg_1147(54),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(15)
    );
\tmp_12_reg_1172[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(16),
      I1 => mul9_reg_1147(55),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(16)
    );
\tmp_12_reg_1172[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(53),
      O => \tmp_12_reg_1172[16]_i_10_n_15\
    );
\tmp_12_reg_1172[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(52),
      O => \tmp_12_reg_1172[16]_i_11_n_15\
    );
\tmp_12_reg_1172[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(55),
      I1 => mul9_reg_1147(55),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[16]_i_3_n_15\
    );
\tmp_12_reg_1172[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(54),
      I1 => mul9_reg_1147(54),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[16]_i_4_n_15\
    );
\tmp_12_reg_1172[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(53),
      I1 => mul9_reg_1147(53),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[16]_i_5_n_15\
    );
\tmp_12_reg_1172[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(52),
      I1 => mul9_reg_1147(52),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[16]_i_6_n_15\
    );
\tmp_12_reg_1172[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(55),
      O => \tmp_12_reg_1172[16]_i_8_n_15\
    );
\tmp_12_reg_1172[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(54),
      O => \tmp_12_reg_1172[16]_i_9_n_15\
    );
\tmp_12_reg_1172[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(17),
      I1 => mul9_reg_1147(56),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(17)
    );
\tmp_12_reg_1172[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(18),
      I1 => mul9_reg_1147(57),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(18)
    );
\tmp_12_reg_1172[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(19),
      I1 => mul9_reg_1147(58),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(19)
    );
\tmp_12_reg_1172[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(1),
      I1 => mul9_reg_1147(40),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(1)
    );
\tmp_12_reg_1172[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(20),
      I1 => mul9_reg_1147(59),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(20)
    );
\tmp_12_reg_1172[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(57),
      O => \tmp_12_reg_1172[20]_i_10_n_15\
    );
\tmp_12_reg_1172[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(56),
      O => \tmp_12_reg_1172[20]_i_11_n_15\
    );
\tmp_12_reg_1172[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(59),
      I1 => mul9_reg_1147(59),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[20]_i_3_n_15\
    );
\tmp_12_reg_1172[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(58),
      I1 => mul9_reg_1147(58),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[20]_i_4_n_15\
    );
\tmp_12_reg_1172[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(57),
      I1 => mul9_reg_1147(57),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[20]_i_5_n_15\
    );
\tmp_12_reg_1172[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(56),
      I1 => mul9_reg_1147(56),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[20]_i_6_n_15\
    );
\tmp_12_reg_1172[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(59),
      O => \tmp_12_reg_1172[20]_i_8_n_15\
    );
\tmp_12_reg_1172[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(58),
      O => \tmp_12_reg_1172[20]_i_9_n_15\
    );
\tmp_12_reg_1172[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(21),
      I1 => mul9_reg_1147(60),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(21)
    );
\tmp_12_reg_1172[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(22),
      I1 => mul9_reg_1147(61),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(22)
    );
\tmp_12_reg_1172[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(23),
      I1 => mul9_reg_1147(62),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(23)
    );
\tmp_12_reg_1172[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(24),
      I1 => mul9_reg_1147(63),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(24)
    );
\tmp_12_reg_1172[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(61),
      O => \tmp_12_reg_1172[24]_i_10_n_15\
    );
\tmp_12_reg_1172[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(60),
      O => \tmp_12_reg_1172[24]_i_11_n_15\
    );
\tmp_12_reg_1172[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(63),
      I1 => mul9_reg_1147(63),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[24]_i_3_n_15\
    );
\tmp_12_reg_1172[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(62),
      I1 => mul9_reg_1147(62),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[24]_i_4_n_15\
    );
\tmp_12_reg_1172[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(61),
      I1 => mul9_reg_1147(61),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[24]_i_5_n_15\
    );
\tmp_12_reg_1172[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(60),
      I1 => mul9_reg_1147(60),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[24]_i_6_n_15\
    );
\tmp_12_reg_1172[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(63),
      O => \tmp_12_reg_1172[24]_i_8_n_15\
    );
\tmp_12_reg_1172[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(62),
      O => \tmp_12_reg_1172[24]_i_9_n_15\
    );
\tmp_12_reg_1172[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(25),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[25]_i_1_n_15\
    );
\tmp_12_reg_1172[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(26),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[26]_i_1_n_15\
    );
\tmp_12_reg_1172[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(27),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[27]_i_1_n_15\
    );
\tmp_12_reg_1172[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(28),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[28]_i_1_n_15\
    );
\tmp_12_reg_1172[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[28]_i_3_n_15\
    );
\tmp_12_reg_1172[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[28]_i_4_n_15\
    );
\tmp_12_reg_1172[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[28]_i_5_n_15\
    );
\tmp_12_reg_1172[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[28]_i_6_n_15\
    );
\tmp_12_reg_1172[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(29),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[29]_i_1_n_15\
    );
\tmp_12_reg_1172[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(2),
      I1 => mul9_reg_1147(41),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(2)
    );
\tmp_12_reg_1172[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(30),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[30]_i_1_n_15\
    );
\tmp_12_reg_1172[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(31),
      I1 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[31]_i_2_n_15\
    );
\tmp_12_reg_1172[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[31]_i_4_n_15\
    );
\tmp_12_reg_1172[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[31]_i_5_n_15\
    );
\tmp_12_reg_1172[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(64),
      I1 => tmp_35_reg_1152(25),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[31]_i_6_n_15\
    );
\tmp_12_reg_1172[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_35_reg_1152(25),
      O => \tmp_12_reg_1172[31]_i_8_n_15\
    );
\tmp_12_reg_1172[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(3),
      I1 => mul9_reg_1147(42),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(3)
    );
\tmp_12_reg_1172[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(4),
      I1 => mul9_reg_1147(43),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(4)
    );
\tmp_12_reg_1172[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(42),
      O => \tmp_12_reg_1172[4]_i_10_n_15\
    );
\tmp_12_reg_1172[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(41),
      O => \tmp_12_reg_1172[4]_i_11_n_15\
    );
\tmp_12_reg_1172[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(40),
      O => \tmp_12_reg_1172[4]_i_12_n_15\
    );
\tmp_12_reg_1172[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_33_reg_1105,
      I1 => mul9_reg_1147(39),
      I2 => neg_mul2_fu_804_p2(39),
      O => \tmp_12_reg_1172[4]_i_3_n_15\
    );
\tmp_12_reg_1172[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(43),
      I1 => mul9_reg_1147(43),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[4]_i_4_n_15\
    );
\tmp_12_reg_1172[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(42),
      I1 => mul9_reg_1147(42),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[4]_i_5_n_15\
    );
\tmp_12_reg_1172[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(41),
      I1 => mul9_reg_1147(41),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[4]_i_6_n_15\
    );
\tmp_12_reg_1172[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(40),
      I1 => mul9_reg_1147(40),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[4]_i_7_n_15\
    );
\tmp_12_reg_1172[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(43),
      O => \tmp_12_reg_1172[4]_i_9_n_15\
    );
\tmp_12_reg_1172[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(5),
      I1 => mul9_reg_1147(44),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(5)
    );
\tmp_12_reg_1172[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(6),
      I1 => mul9_reg_1147(45),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(6)
    );
\tmp_12_reg_1172[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(7),
      I1 => mul9_reg_1147(46),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(7)
    );
\tmp_12_reg_1172[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(8),
      I1 => mul9_reg_1147(47),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(8)
    );
\tmp_12_reg_1172[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(45),
      O => \tmp_12_reg_1172[8]_i_10_n_15\
    );
\tmp_12_reg_1172[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(44),
      O => \tmp_12_reg_1172[8]_i_11_n_15\
    );
\tmp_12_reg_1172[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(47),
      I1 => mul9_reg_1147(47),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[8]_i_3_n_15\
    );
\tmp_12_reg_1172[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(46),
      I1 => mul9_reg_1147(46),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[8]_i_4_n_15\
    );
\tmp_12_reg_1172[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(45),
      I1 => mul9_reg_1147(45),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[8]_i_5_n_15\
    );
\tmp_12_reg_1172[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul2_fu_804_p2(44),
      I1 => mul9_reg_1147(44),
      I2 => tmp_33_reg_1105,
      O => \tmp_12_reg_1172[8]_i_6_n_15\
    );
\tmp_12_reg_1172[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(47),
      O => \tmp_12_reg_1172[8]_i_8_n_15\
    );
\tmp_12_reg_1172[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul9_reg_1147(46),
      O => \tmp_12_reg_1172[8]_i_9_n_15\
    );
\tmp_12_reg_1172[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti2_fu_833_p2(9),
      I1 => mul9_reg_1147(48),
      I2 => tmp_33_reg_1105,
      O => tmp_12_fu_839_p3(9)
    );
\tmp_12_reg_1172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(0),
      Q => tmp_12_reg_1172(0),
      R => '0'
    );
\tmp_12_reg_1172_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_18_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_13_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_13_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_13_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_13_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_19_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_20_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_21_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_22_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_23_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_18_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_18_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_18_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_18_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_24_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_25_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_26_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_27_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_3_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_mul2_fu_804_p2(39),
      O(2 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_4_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_5_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_6_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_7_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_28_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_23_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_23_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_23_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_23_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_29_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_30_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_31_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_32_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_33_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_28_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_28_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_28_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_28_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_34_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_35_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_36_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_37_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_8_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_3_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_3_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_3_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_9_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_10_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_11_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_12_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_38_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_33_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_33_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_33_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_33_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_39_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_40_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_41_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_42_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_43_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_38_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_38_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_38_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_38_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_44_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_45_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_46_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_47_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_1172_reg[0]_i_43_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_43_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_43_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_43_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_48_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_49_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_50_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_51_n_15\
    );
\tmp_12_reg_1172_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_13_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[0]_i_8_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[0]_i_8_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[0]_i_8_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[0]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_12_reg_1172_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1172[0]_i_14_n_15\,
      S(2) => \tmp_12_reg_1172[0]_i_15_n_15\,
      S(1) => \tmp_12_reg_1172[0]_i_16_n_15\,
      S(0) => \tmp_12_reg_1172[0]_i_17_n_15\
    );
\tmp_12_reg_1172_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(10),
      Q => tmp_12_reg_1172(10),
      R => '0'
    );
\tmp_12_reg_1172_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(11),
      Q => tmp_12_reg_1172(11),
      R => '0'
    );
\tmp_12_reg_1172_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(12),
      Q => tmp_12_reg_1172(12),
      R => '0'
    );
\tmp_12_reg_1172_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[8]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[12]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[12]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[12]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[12]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(12 downto 9),
      S(3) => \tmp_12_reg_1172[12]_i_3_n_15\,
      S(2) => \tmp_12_reg_1172[12]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[12]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[12]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[8]_i_7_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[12]_i_7_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[12]_i_7_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[12]_i_7_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[12]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_804_p2(51 downto 48),
      S(3) => \tmp_12_reg_1172[12]_i_8_n_15\,
      S(2) => \tmp_12_reg_1172[12]_i_9_n_15\,
      S(1) => \tmp_12_reg_1172[12]_i_10_n_15\,
      S(0) => \tmp_12_reg_1172[12]_i_11_n_15\
    );
\tmp_12_reg_1172_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(13),
      Q => tmp_12_reg_1172(13),
      R => '0'
    );
\tmp_12_reg_1172_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(14),
      Q => tmp_12_reg_1172(14),
      R => '0'
    );
\tmp_12_reg_1172_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(15),
      Q => tmp_12_reg_1172(15),
      R => '0'
    );
\tmp_12_reg_1172_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(16),
      Q => tmp_12_reg_1172(16),
      R => '0'
    );
\tmp_12_reg_1172_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[12]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[16]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[16]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[16]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[16]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(16 downto 13),
      S(3) => \tmp_12_reg_1172[16]_i_3_n_15\,
      S(2) => \tmp_12_reg_1172[16]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[16]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[16]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[12]_i_7_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[16]_i_7_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[16]_i_7_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[16]_i_7_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[16]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_804_p2(55 downto 52),
      S(3) => \tmp_12_reg_1172[16]_i_8_n_15\,
      S(2) => \tmp_12_reg_1172[16]_i_9_n_15\,
      S(1) => \tmp_12_reg_1172[16]_i_10_n_15\,
      S(0) => \tmp_12_reg_1172[16]_i_11_n_15\
    );
\tmp_12_reg_1172_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(17),
      Q => tmp_12_reg_1172(17),
      R => '0'
    );
\tmp_12_reg_1172_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(18),
      Q => tmp_12_reg_1172(18),
      R => '0'
    );
\tmp_12_reg_1172_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(19),
      Q => tmp_12_reg_1172(19),
      R => '0'
    );
\tmp_12_reg_1172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(1),
      Q => tmp_12_reg_1172(1),
      R => '0'
    );
\tmp_12_reg_1172_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(20),
      Q => tmp_12_reg_1172(20),
      R => '0'
    );
\tmp_12_reg_1172_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[16]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[20]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[20]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[20]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[20]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(20 downto 17),
      S(3) => \tmp_12_reg_1172[20]_i_3_n_15\,
      S(2) => \tmp_12_reg_1172[20]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[20]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[20]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[16]_i_7_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[20]_i_7_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[20]_i_7_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[20]_i_7_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[20]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_804_p2(59 downto 56),
      S(3) => \tmp_12_reg_1172[20]_i_8_n_15\,
      S(2) => \tmp_12_reg_1172[20]_i_9_n_15\,
      S(1) => \tmp_12_reg_1172[20]_i_10_n_15\,
      S(0) => \tmp_12_reg_1172[20]_i_11_n_15\
    );
\tmp_12_reg_1172_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(21),
      Q => tmp_12_reg_1172(21),
      R => '0'
    );
\tmp_12_reg_1172_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(22),
      Q => tmp_12_reg_1172(22),
      R => '0'
    );
\tmp_12_reg_1172_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(23),
      Q => tmp_12_reg_1172(23),
      R => '0'
    );
\tmp_12_reg_1172_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(24),
      Q => tmp_12_reg_1172(24),
      R => '0'
    );
\tmp_12_reg_1172_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[20]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[24]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[24]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[24]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[24]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(24 downto 21),
      S(3) => \tmp_12_reg_1172[24]_i_3_n_15\,
      S(2) => \tmp_12_reg_1172[24]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[24]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[24]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[20]_i_7_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[24]_i_7_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[24]_i_7_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[24]_i_7_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[24]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_804_p2(63 downto 60),
      S(3) => \tmp_12_reg_1172[24]_i_8_n_15\,
      S(2) => \tmp_12_reg_1172[24]_i_9_n_15\,
      S(1) => \tmp_12_reg_1172[24]_i_10_n_15\,
      S(0) => \tmp_12_reg_1172[24]_i_11_n_15\
    );
\tmp_12_reg_1172_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[25]_i_1_n_15\,
      Q => tmp_12_reg_1172(25),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[26]_i_1_n_15\,
      Q => tmp_12_reg_1172(26),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[27]_i_1_n_15\,
      Q => tmp_12_reg_1172(27),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[28]_i_1_n_15\,
      Q => tmp_12_reg_1172(28),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[24]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[28]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[28]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[28]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[28]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(28 downto 25),
      S(3) => \tmp_12_reg_1172[28]_i_3_n_15\,
      S(2) => \tmp_12_reg_1172[28]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[28]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[28]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[29]_i_1_n_15\,
      Q => tmp_12_reg_1172(29),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(2),
      Q => tmp_12_reg_1172(2),
      R => '0'
    );
\tmp_12_reg_1172_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[30]_i_1_n_15\,
      Q => tmp_12_reg_1172(30),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_12_reg_1172[31]_i_2_n_15\,
      Q => tmp_12_reg_1172(31),
      S => \tmp_12_reg_1172[31]_i_1_n_15\
    );
\tmp_12_reg_1172_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[28]_i_2_n_15\,
      CO(3 downto 2) => \NLW_tmp_12_reg_1172_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_12_reg_1172_reg[31]_i_3_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[31]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_12_reg_1172_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti2_fu_833_p2(31 downto 29),
      S(3) => '0',
      S(2) => \tmp_12_reg_1172[31]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[31]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[31]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[24]_i_7_n_15\,
      CO(3 downto 0) => \NLW_tmp_12_reg_1172_reg[31]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_12_reg_1172_reg[31]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => neg_mul2_fu_804_p2(64),
      S(3 downto 1) => B"000",
      S(0) => \tmp_12_reg_1172[31]_i_8_n_15\
    );
\tmp_12_reg_1172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(3),
      Q => tmp_12_reg_1172(3),
      R => '0'
    );
\tmp_12_reg_1172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(4),
      Q => tmp_12_reg_1172(4),
      R => '0'
    );
\tmp_12_reg_1172_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_1172_reg[4]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[4]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[4]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[4]_i_2_n_18\,
      CYINIT => \tmp_12_reg_1172[4]_i_3_n_15\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(4 downto 1),
      S(3) => \tmp_12_reg_1172[4]_i_4_n_15\,
      S(2) => \tmp_12_reg_1172[4]_i_5_n_15\,
      S(1) => \tmp_12_reg_1172[4]_i_6_n_15\,
      S(0) => \tmp_12_reg_1172[4]_i_7_n_15\
    );
\tmp_12_reg_1172_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[0]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[4]_i_8_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[4]_i_8_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[4]_i_8_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[4]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_804_p2(43 downto 40),
      S(3) => \tmp_12_reg_1172[4]_i_9_n_15\,
      S(2) => \tmp_12_reg_1172[4]_i_10_n_15\,
      S(1) => \tmp_12_reg_1172[4]_i_11_n_15\,
      S(0) => \tmp_12_reg_1172[4]_i_12_n_15\
    );
\tmp_12_reg_1172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(5),
      Q => tmp_12_reg_1172(5),
      R => '0'
    );
\tmp_12_reg_1172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(6),
      Q => tmp_12_reg_1172(6),
      R => '0'
    );
\tmp_12_reg_1172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(7),
      Q => tmp_12_reg_1172(7),
      R => '0'
    );
\tmp_12_reg_1172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(8),
      Q => tmp_12_reg_1172(8),
      R => '0'
    );
\tmp_12_reg_1172_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[4]_i_2_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[8]_i_2_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[8]_i_2_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[8]_i_2_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[8]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti2_fu_833_p2(8 downto 5),
      S(3) => \tmp_12_reg_1172[8]_i_3_n_15\,
      S(2) => \tmp_12_reg_1172[8]_i_4_n_15\,
      S(1) => \tmp_12_reg_1172[8]_i_5_n_15\,
      S(0) => \tmp_12_reg_1172[8]_i_6_n_15\
    );
\tmp_12_reg_1172_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1172_reg[4]_i_8_n_15\,
      CO(3) => \tmp_12_reg_1172_reg[8]_i_7_n_15\,
      CO(2) => \tmp_12_reg_1172_reg[8]_i_7_n_16\,
      CO(1) => \tmp_12_reg_1172_reg[8]_i_7_n_17\,
      CO(0) => \tmp_12_reg_1172_reg[8]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul2_fu_804_p2(47 downto 44),
      S(3) => \tmp_12_reg_1172[8]_i_8_n_15\,
      S(2) => \tmp_12_reg_1172[8]_i_9_n_15\,
      S(1) => \tmp_12_reg_1172[8]_i_10_n_15\,
      S(0) => \tmp_12_reg_1172[8]_i_11_n_15\
    );
\tmp_12_reg_1172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_12_fu_839_p3(9),
      Q => tmp_12_reg_1172(9),
      R => '0'
    );
\tmp_13_reg_1177[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_mul_fu_846_p2(39),
      I1 => mul_reg_1157(39),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(0)
    );
\tmp_13_reg_1177[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(34),
      O => \tmp_13_reg_1177[0]_i_10_n_15\
    );
\tmp_13_reg_1177[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(33),
      O => \tmp_13_reg_1177[0]_i_11_n_15\
    );
\tmp_13_reg_1177[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(32),
      O => \tmp_13_reg_1177[0]_i_12_n_15\
    );
\tmp_13_reg_1177[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(31),
      O => \tmp_13_reg_1177[0]_i_14_n_15\
    );
\tmp_13_reg_1177[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(30),
      O => \tmp_13_reg_1177[0]_i_15_n_15\
    );
\tmp_13_reg_1177[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(29),
      O => \tmp_13_reg_1177[0]_i_16_n_15\
    );
\tmp_13_reg_1177[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(28),
      O => \tmp_13_reg_1177[0]_i_17_n_15\
    );
\tmp_13_reg_1177[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(27),
      O => \tmp_13_reg_1177[0]_i_19_n_15\
    );
\tmp_13_reg_1177[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(26),
      O => \tmp_13_reg_1177[0]_i_20_n_15\
    );
\tmp_13_reg_1177[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(25),
      O => \tmp_13_reg_1177[0]_i_21_n_15\
    );
\tmp_13_reg_1177[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(24),
      O => \tmp_13_reg_1177[0]_i_22_n_15\
    );
\tmp_13_reg_1177[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(23),
      O => \tmp_13_reg_1177[0]_i_24_n_15\
    );
\tmp_13_reg_1177[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(22),
      O => \tmp_13_reg_1177[0]_i_25_n_15\
    );
\tmp_13_reg_1177[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(21),
      O => \tmp_13_reg_1177[0]_i_26_n_15\
    );
\tmp_13_reg_1177[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(20),
      O => \tmp_13_reg_1177[0]_i_27_n_15\
    );
\tmp_13_reg_1177[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(19),
      O => \tmp_13_reg_1177[0]_i_29_n_15\
    );
\tmp_13_reg_1177[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(18),
      O => \tmp_13_reg_1177[0]_i_30_n_15\
    );
\tmp_13_reg_1177[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(17),
      O => \tmp_13_reg_1177[0]_i_31_n_15\
    );
\tmp_13_reg_1177[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(16),
      O => \tmp_13_reg_1177[0]_i_32_n_15\
    );
\tmp_13_reg_1177[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(15),
      O => \tmp_13_reg_1177[0]_i_34_n_15\
    );
\tmp_13_reg_1177[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(14),
      O => \tmp_13_reg_1177[0]_i_35_n_15\
    );
\tmp_13_reg_1177[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(13),
      O => \tmp_13_reg_1177[0]_i_36_n_15\
    );
\tmp_13_reg_1177[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(12),
      O => \tmp_13_reg_1177[0]_i_37_n_15\
    );
\tmp_13_reg_1177[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(11),
      O => \tmp_13_reg_1177[0]_i_39_n_15\
    );
\tmp_13_reg_1177[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(39),
      O => \tmp_13_reg_1177[0]_i_4_n_15\
    );
\tmp_13_reg_1177[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(10),
      O => \tmp_13_reg_1177[0]_i_40_n_15\
    );
\tmp_13_reg_1177[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(9),
      O => \tmp_13_reg_1177[0]_i_41_n_15\
    );
\tmp_13_reg_1177[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(8),
      O => \tmp_13_reg_1177[0]_i_42_n_15\
    );
\tmp_13_reg_1177[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(7),
      O => \tmp_13_reg_1177[0]_i_44_n_15\
    );
\tmp_13_reg_1177[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(6),
      O => \tmp_13_reg_1177[0]_i_45_n_15\
    );
\tmp_13_reg_1177[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(5),
      O => \tmp_13_reg_1177[0]_i_46_n_15\
    );
\tmp_13_reg_1177[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(4),
      O => \tmp_13_reg_1177[0]_i_47_n_15\
    );
\tmp_13_reg_1177[0]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(3),
      O => \tmp_13_reg_1177[0]_i_48_n_15\
    );
\tmp_13_reg_1177[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(2),
      O => \tmp_13_reg_1177[0]_i_49_n_15\
    );
\tmp_13_reg_1177[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(38),
      O => \tmp_13_reg_1177[0]_i_5_n_15\
    );
\tmp_13_reg_1177[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(1),
      O => \tmp_13_reg_1177[0]_i_50_n_15\
    );
\tmp_13_reg_1177[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mul_reg_1157(0),
      O => \tmp_13_reg_1177[0]_i_51_n_15\
    );
\tmp_13_reg_1177[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(37),
      O => \tmp_13_reg_1177[0]_i_6_n_15\
    );
\tmp_13_reg_1177[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(36),
      O => \tmp_13_reg_1177[0]_i_7_n_15\
    );
\tmp_13_reg_1177[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(35),
      O => \tmp_13_reg_1177[0]_i_9_n_15\
    );
\tmp_13_reg_1177[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(10),
      I1 => mul_reg_1157(49),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(10)
    );
\tmp_13_reg_1177[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(11),
      I1 => mul_reg_1157(50),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(11)
    );
\tmp_13_reg_1177[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(12),
      I1 => mul_reg_1157(51),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(12)
    );
\tmp_13_reg_1177[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(49),
      O => \tmp_13_reg_1177[12]_i_10_n_15\
    );
\tmp_13_reg_1177[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(48),
      O => \tmp_13_reg_1177[12]_i_11_n_15\
    );
\tmp_13_reg_1177[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(51),
      I1 => mul_reg_1157(51),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[12]_i_3_n_15\
    );
\tmp_13_reg_1177[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(50),
      I1 => mul_reg_1157(50),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[12]_i_4_n_15\
    );
\tmp_13_reg_1177[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(49),
      I1 => mul_reg_1157(49),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[12]_i_5_n_15\
    );
\tmp_13_reg_1177[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(48),
      I1 => mul_reg_1157(48),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[12]_i_6_n_15\
    );
\tmp_13_reg_1177[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(51),
      O => \tmp_13_reg_1177[12]_i_8_n_15\
    );
\tmp_13_reg_1177[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(50),
      O => \tmp_13_reg_1177[12]_i_9_n_15\
    );
\tmp_13_reg_1177[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(13),
      I1 => mul_reg_1157(52),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(13)
    );
\tmp_13_reg_1177[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(14),
      I1 => mul_reg_1157(53),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(14)
    );
\tmp_13_reg_1177[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(15),
      I1 => mul_reg_1157(54),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(15)
    );
\tmp_13_reg_1177[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(16),
      I1 => mul_reg_1157(55),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(16)
    );
\tmp_13_reg_1177[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(53),
      O => \tmp_13_reg_1177[16]_i_10_n_15\
    );
\tmp_13_reg_1177[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(52),
      O => \tmp_13_reg_1177[16]_i_11_n_15\
    );
\tmp_13_reg_1177[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(55),
      I1 => mul_reg_1157(55),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[16]_i_3_n_15\
    );
\tmp_13_reg_1177[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(54),
      I1 => mul_reg_1157(54),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[16]_i_4_n_15\
    );
\tmp_13_reg_1177[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(53),
      I1 => mul_reg_1157(53),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[16]_i_5_n_15\
    );
\tmp_13_reg_1177[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(52),
      I1 => mul_reg_1157(52),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[16]_i_6_n_15\
    );
\tmp_13_reg_1177[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(55),
      O => \tmp_13_reg_1177[16]_i_8_n_15\
    );
\tmp_13_reg_1177[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(54),
      O => \tmp_13_reg_1177[16]_i_9_n_15\
    );
\tmp_13_reg_1177[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(17),
      I1 => mul_reg_1157(56),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(17)
    );
\tmp_13_reg_1177[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(18),
      I1 => mul_reg_1157(57),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(18)
    );
\tmp_13_reg_1177[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(19),
      I1 => mul_reg_1157(58),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(19)
    );
\tmp_13_reg_1177[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(1),
      I1 => mul_reg_1157(40),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(1)
    );
\tmp_13_reg_1177[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(20),
      I1 => mul_reg_1157(59),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(20)
    );
\tmp_13_reg_1177[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(57),
      O => \tmp_13_reg_1177[20]_i_10_n_15\
    );
\tmp_13_reg_1177[20]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(56),
      O => \tmp_13_reg_1177[20]_i_11_n_15\
    );
\tmp_13_reg_1177[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(59),
      I1 => mul_reg_1157(59),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[20]_i_3_n_15\
    );
\tmp_13_reg_1177[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(58),
      I1 => mul_reg_1157(58),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[20]_i_4_n_15\
    );
\tmp_13_reg_1177[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(57),
      I1 => mul_reg_1157(57),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[20]_i_5_n_15\
    );
\tmp_13_reg_1177[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(56),
      I1 => mul_reg_1157(56),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[20]_i_6_n_15\
    );
\tmp_13_reg_1177[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(59),
      O => \tmp_13_reg_1177[20]_i_8_n_15\
    );
\tmp_13_reg_1177[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(58),
      O => \tmp_13_reg_1177[20]_i_9_n_15\
    );
\tmp_13_reg_1177[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(21),
      I1 => mul_reg_1157(60),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(21)
    );
\tmp_13_reg_1177[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(22),
      I1 => mul_reg_1157(61),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(22)
    );
\tmp_13_reg_1177[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(23),
      I1 => mul_reg_1157(62),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(23)
    );
\tmp_13_reg_1177[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(24),
      I1 => mul_reg_1157(63),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(24)
    );
\tmp_13_reg_1177[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(61),
      O => \tmp_13_reg_1177[24]_i_10_n_15\
    );
\tmp_13_reg_1177[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(60),
      O => \tmp_13_reg_1177[24]_i_11_n_15\
    );
\tmp_13_reg_1177[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(63),
      I1 => mul_reg_1157(63),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[24]_i_3_n_15\
    );
\tmp_13_reg_1177[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(62),
      I1 => mul_reg_1157(62),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[24]_i_4_n_15\
    );
\tmp_13_reg_1177[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(61),
      I1 => mul_reg_1157(61),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[24]_i_5_n_15\
    );
\tmp_13_reg_1177[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(60),
      I1 => mul_reg_1157(60),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[24]_i_6_n_15\
    );
\tmp_13_reg_1177[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(63),
      O => \tmp_13_reg_1177[24]_i_8_n_15\
    );
\tmp_13_reg_1177[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(62),
      O => \tmp_13_reg_1177[24]_i_9_n_15\
    );
\tmp_13_reg_1177[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(25),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[25]_i_1_n_15\
    );
\tmp_13_reg_1177[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(26),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[26]_i_1_n_15\
    );
\tmp_13_reg_1177[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(27),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[27]_i_1_n_15\
    );
\tmp_13_reg_1177[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(28),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[28]_i_1_n_15\
    );
\tmp_13_reg_1177[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[28]_i_3_n_15\
    );
\tmp_13_reg_1177[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[28]_i_4_n_15\
    );
\tmp_13_reg_1177[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[28]_i_5_n_15\
    );
\tmp_13_reg_1177[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[28]_i_6_n_15\
    );
\tmp_13_reg_1177[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(29),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[29]_i_1_n_15\
    );
\tmp_13_reg_1177[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(2),
      I1 => mul_reg_1157(41),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(2)
    );
\tmp_13_reg_1177[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(30),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[30]_i_1_n_15\
    );
\tmp_13_reg_1177[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => neg_ti_fu_875_p2(31),
      I1 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[31]_i_2_n_15\
    );
\tmp_13_reg_1177[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[31]_i_4_n_15\
    );
\tmp_13_reg_1177[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[31]_i_5_n_15\
    );
\tmp_13_reg_1177[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(64),
      I1 => tmp_38_reg_1162(25),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[31]_i_6_n_15\
    );
\tmp_13_reg_1177[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_38_reg_1162(25),
      O => \tmp_13_reg_1177[31]_i_8_n_15\
    );
\tmp_13_reg_1177[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(3),
      I1 => mul_reg_1157(42),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(3)
    );
\tmp_13_reg_1177[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(4),
      I1 => mul_reg_1157(43),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(4)
    );
\tmp_13_reg_1177[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(42),
      O => \tmp_13_reg_1177[4]_i_10_n_15\
    );
\tmp_13_reg_1177[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(41),
      O => \tmp_13_reg_1177[4]_i_11_n_15\
    );
\tmp_13_reg_1177[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(40),
      O => \tmp_13_reg_1177[4]_i_12_n_15\
    );
\tmp_13_reg_1177[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => tmp_36_reg_1116,
      I1 => mul_reg_1157(39),
      I2 => neg_mul_fu_846_p2(39),
      O => \tmp_13_reg_1177[4]_i_3_n_15\
    );
\tmp_13_reg_1177[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(43),
      I1 => mul_reg_1157(43),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[4]_i_4_n_15\
    );
\tmp_13_reg_1177[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(42),
      I1 => mul_reg_1157(42),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[4]_i_5_n_15\
    );
\tmp_13_reg_1177[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(41),
      I1 => mul_reg_1157(41),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[4]_i_6_n_15\
    );
\tmp_13_reg_1177[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(40),
      I1 => mul_reg_1157(40),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[4]_i_7_n_15\
    );
\tmp_13_reg_1177[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(43),
      O => \tmp_13_reg_1177[4]_i_9_n_15\
    );
\tmp_13_reg_1177[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(5),
      I1 => mul_reg_1157(44),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(5)
    );
\tmp_13_reg_1177[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(6),
      I1 => mul_reg_1157(45),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(6)
    );
\tmp_13_reg_1177[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(7),
      I1 => mul_reg_1157(46),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(7)
    );
\tmp_13_reg_1177[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(8),
      I1 => mul_reg_1157(47),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(8)
    );
\tmp_13_reg_1177[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(45),
      O => \tmp_13_reg_1177[8]_i_10_n_15\
    );
\tmp_13_reg_1177[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(44),
      O => \tmp_13_reg_1177[8]_i_11_n_15\
    );
\tmp_13_reg_1177[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(47),
      I1 => mul_reg_1157(47),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[8]_i_3_n_15\
    );
\tmp_13_reg_1177[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(46),
      I1 => mul_reg_1157(46),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[8]_i_4_n_15\
    );
\tmp_13_reg_1177[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(45),
      I1 => mul_reg_1157(45),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[8]_i_5_n_15\
    );
\tmp_13_reg_1177[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => neg_mul_fu_846_p2(44),
      I1 => mul_reg_1157(44),
      I2 => tmp_36_reg_1116,
      O => \tmp_13_reg_1177[8]_i_6_n_15\
    );
\tmp_13_reg_1177[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(47),
      O => \tmp_13_reg_1177[8]_i_8_n_15\
    );
\tmp_13_reg_1177[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_reg_1157(46),
      O => \tmp_13_reg_1177[8]_i_9_n_15\
    );
\tmp_13_reg_1177[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => neg_ti_fu_875_p2(9),
      I1 => mul_reg_1157(48),
      I2 => tmp_36_reg_1116,
      O => tmp_13_fu_881_p3(9)
    );
\tmp_13_reg_1177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(0),
      Q => tmp_13_reg_1177(0),
      R => '0'
    );
\tmp_13_reg_1177_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_18_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_13_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_13_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_13_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_13_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_19_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_20_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_21_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_22_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_23_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_18_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_18_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_18_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_18_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_24_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_25_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_26_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_27_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_3_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => neg_mul_fu_846_p2(39),
      O(2 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_4_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_5_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_6_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_7_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_28_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_23_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_23_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_23_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_23_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_29_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_30_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_31_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_32_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_33_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_28_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_28_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_28_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_28_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_34_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_35_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_36_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_37_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_8_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_3_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_3_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_3_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_9_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_10_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_11_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_12_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_38_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_33_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_33_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_33_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_33_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_39_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_40_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_41_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_42_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_43_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_38_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_38_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_38_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_38_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_44_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_45_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_46_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_47_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_13_reg_1177_reg[0]_i_43_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_43_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_43_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_43_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_48_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_49_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_50_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_51_n_15\
    );
\tmp_13_reg_1177_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_13_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[0]_i_8_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[0]_i_8_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[0]_i_8_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[0]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_13_reg_1177_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_13_reg_1177[0]_i_14_n_15\,
      S(2) => \tmp_13_reg_1177[0]_i_15_n_15\,
      S(1) => \tmp_13_reg_1177[0]_i_16_n_15\,
      S(0) => \tmp_13_reg_1177[0]_i_17_n_15\
    );
\tmp_13_reg_1177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(10),
      Q => tmp_13_reg_1177(10),
      R => '0'
    );
\tmp_13_reg_1177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(11),
      Q => tmp_13_reg_1177(11),
      R => '0'
    );
\tmp_13_reg_1177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(12),
      Q => tmp_13_reg_1177(12),
      R => '0'
    );
\tmp_13_reg_1177_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[8]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[12]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[12]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[12]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[12]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(12 downto 9),
      S(3) => \tmp_13_reg_1177[12]_i_3_n_15\,
      S(2) => \tmp_13_reg_1177[12]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[12]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[12]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[8]_i_7_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[12]_i_7_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[12]_i_7_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[12]_i_7_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[12]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_846_p2(51 downto 48),
      S(3) => \tmp_13_reg_1177[12]_i_8_n_15\,
      S(2) => \tmp_13_reg_1177[12]_i_9_n_15\,
      S(1) => \tmp_13_reg_1177[12]_i_10_n_15\,
      S(0) => \tmp_13_reg_1177[12]_i_11_n_15\
    );
\tmp_13_reg_1177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(13),
      Q => tmp_13_reg_1177(13),
      R => '0'
    );
\tmp_13_reg_1177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(14),
      Q => tmp_13_reg_1177(14),
      R => '0'
    );
\tmp_13_reg_1177_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(15),
      Q => tmp_13_reg_1177(15),
      R => '0'
    );
\tmp_13_reg_1177_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(16),
      Q => tmp_13_reg_1177(16),
      R => '0'
    );
\tmp_13_reg_1177_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[12]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[16]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[16]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[16]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[16]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(16 downto 13),
      S(3) => \tmp_13_reg_1177[16]_i_3_n_15\,
      S(2) => \tmp_13_reg_1177[16]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[16]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[16]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[12]_i_7_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[16]_i_7_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[16]_i_7_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[16]_i_7_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[16]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_846_p2(55 downto 52),
      S(3) => \tmp_13_reg_1177[16]_i_8_n_15\,
      S(2) => \tmp_13_reg_1177[16]_i_9_n_15\,
      S(1) => \tmp_13_reg_1177[16]_i_10_n_15\,
      S(0) => \tmp_13_reg_1177[16]_i_11_n_15\
    );
\tmp_13_reg_1177_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(17),
      Q => tmp_13_reg_1177(17),
      R => '0'
    );
\tmp_13_reg_1177_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(18),
      Q => tmp_13_reg_1177(18),
      R => '0'
    );
\tmp_13_reg_1177_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(19),
      Q => tmp_13_reg_1177(19),
      R => '0'
    );
\tmp_13_reg_1177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(1),
      Q => tmp_13_reg_1177(1),
      R => '0'
    );
\tmp_13_reg_1177_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(20),
      Q => tmp_13_reg_1177(20),
      R => '0'
    );
\tmp_13_reg_1177_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[16]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[20]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[20]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[20]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[20]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(20 downto 17),
      S(3) => \tmp_13_reg_1177[20]_i_3_n_15\,
      S(2) => \tmp_13_reg_1177[20]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[20]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[20]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[16]_i_7_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[20]_i_7_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[20]_i_7_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[20]_i_7_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[20]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_846_p2(59 downto 56),
      S(3) => \tmp_13_reg_1177[20]_i_8_n_15\,
      S(2) => \tmp_13_reg_1177[20]_i_9_n_15\,
      S(1) => \tmp_13_reg_1177[20]_i_10_n_15\,
      S(0) => \tmp_13_reg_1177[20]_i_11_n_15\
    );
\tmp_13_reg_1177_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(21),
      Q => tmp_13_reg_1177(21),
      R => '0'
    );
\tmp_13_reg_1177_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(22),
      Q => tmp_13_reg_1177(22),
      R => '0'
    );
\tmp_13_reg_1177_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(23),
      Q => tmp_13_reg_1177(23),
      R => '0'
    );
\tmp_13_reg_1177_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(24),
      Q => tmp_13_reg_1177(24),
      R => '0'
    );
\tmp_13_reg_1177_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[20]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[24]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[24]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[24]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[24]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(24 downto 21),
      S(3) => \tmp_13_reg_1177[24]_i_3_n_15\,
      S(2) => \tmp_13_reg_1177[24]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[24]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[24]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[20]_i_7_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[24]_i_7_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[24]_i_7_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[24]_i_7_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[24]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_846_p2(63 downto 60),
      S(3) => \tmp_13_reg_1177[24]_i_8_n_15\,
      S(2) => \tmp_13_reg_1177[24]_i_9_n_15\,
      S(1) => \tmp_13_reg_1177[24]_i_10_n_15\,
      S(0) => \tmp_13_reg_1177[24]_i_11_n_15\
    );
\tmp_13_reg_1177_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[25]_i_1_n_15\,
      Q => tmp_13_reg_1177(25),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[26]_i_1_n_15\,
      Q => tmp_13_reg_1177(26),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[27]_i_1_n_15\,
      Q => tmp_13_reg_1177(27),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[28]_i_1_n_15\,
      Q => tmp_13_reg_1177(28),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[24]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[28]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[28]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[28]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[28]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(28 downto 25),
      S(3) => \tmp_13_reg_1177[28]_i_3_n_15\,
      S(2) => \tmp_13_reg_1177[28]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[28]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[28]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[29]_i_1_n_15\,
      Q => tmp_13_reg_1177(29),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(2),
      Q => tmp_13_reg_1177(2),
      R => '0'
    );
\tmp_13_reg_1177_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[30]_i_1_n_15\,
      Q => tmp_13_reg_1177(30),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \tmp_13_reg_1177[31]_i_2_n_15\,
      Q => tmp_13_reg_1177(31),
      S => \tmp_13_reg_1177[31]_i_1_n_15\
    );
\tmp_13_reg_1177_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[28]_i_2_n_15\,
      CO(3 downto 2) => \NLW_tmp_13_reg_1177_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_13_reg_1177_reg[31]_i_3_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[31]_i_3_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_13_reg_1177_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_ti_fu_875_p2(31 downto 29),
      S(3) => '0',
      S(2) => \tmp_13_reg_1177[31]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[31]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[31]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[24]_i_7_n_15\,
      CO(3 downto 0) => \NLW_tmp_13_reg_1177_reg[31]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_13_reg_1177_reg[31]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => neg_mul_fu_846_p2(64),
      S(3 downto 1) => B"000",
      S(0) => \tmp_13_reg_1177[31]_i_8_n_15\
    );
\tmp_13_reg_1177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(3),
      Q => tmp_13_reg_1177(3),
      R => '0'
    );
\tmp_13_reg_1177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(4),
      Q => tmp_13_reg_1177(4),
      R => '0'
    );
\tmp_13_reg_1177_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_13_reg_1177_reg[4]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[4]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[4]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[4]_i_2_n_18\,
      CYINIT => \tmp_13_reg_1177[4]_i_3_n_15\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(4 downto 1),
      S(3) => \tmp_13_reg_1177[4]_i_4_n_15\,
      S(2) => \tmp_13_reg_1177[4]_i_5_n_15\,
      S(1) => \tmp_13_reg_1177[4]_i_6_n_15\,
      S(0) => \tmp_13_reg_1177[4]_i_7_n_15\
    );
\tmp_13_reg_1177_reg[4]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[0]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[4]_i_8_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[4]_i_8_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[4]_i_8_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[4]_i_8_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_846_p2(43 downto 40),
      S(3) => \tmp_13_reg_1177[4]_i_9_n_15\,
      S(2) => \tmp_13_reg_1177[4]_i_10_n_15\,
      S(1) => \tmp_13_reg_1177[4]_i_11_n_15\,
      S(0) => \tmp_13_reg_1177[4]_i_12_n_15\
    );
\tmp_13_reg_1177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(5),
      Q => tmp_13_reg_1177(5),
      R => '0'
    );
\tmp_13_reg_1177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(6),
      Q => tmp_13_reg_1177(6),
      R => '0'
    );
\tmp_13_reg_1177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(7),
      Q => tmp_13_reg_1177(7),
      R => '0'
    );
\tmp_13_reg_1177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(8),
      Q => tmp_13_reg_1177(8),
      R => '0'
    );
\tmp_13_reg_1177_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[4]_i_2_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[8]_i_2_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[8]_i_2_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[8]_i_2_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[8]_i_2_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_ti_fu_875_p2(8 downto 5),
      S(3) => \tmp_13_reg_1177[8]_i_3_n_15\,
      S(2) => \tmp_13_reg_1177[8]_i_4_n_15\,
      S(1) => \tmp_13_reg_1177[8]_i_5_n_15\,
      S(0) => \tmp_13_reg_1177[8]_i_6_n_15\
    );
\tmp_13_reg_1177_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_reg_1177_reg[4]_i_8_n_15\,
      CO(3) => \tmp_13_reg_1177_reg[8]_i_7_n_15\,
      CO(2) => \tmp_13_reg_1177_reg[8]_i_7_n_16\,
      CO(1) => \tmp_13_reg_1177_reg[8]_i_7_n_17\,
      CO(0) => \tmp_13_reg_1177_reg[8]_i_7_n_18\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_mul_fu_846_p2(47 downto 44),
      S(3) => \tmp_13_reg_1177[8]_i_8_n_15\,
      S(2) => \tmp_13_reg_1177[8]_i_9_n_15\,
      S(1) => \tmp_13_reg_1177[8]_i_10_n_15\,
      S(0) => \tmp_13_reg_1177[8]_i_11_n_15\
    );
\tmp_13_reg_1177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => tmp_13_fu_881_p3(9),
      Q => tmp_13_reg_1177(9),
      R => '0'
    );
\tmp_30_reg_1094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => p_0_in,
      Q => tmp_30_reg_1094,
      R => '0'
    );
\tmp_32_reg_1142_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg\(64),
      Q => tmp_32_reg_1142(25),
      R => '0'
    );
\tmp_33_reg_1105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_green_U_n_15,
      Q => tmp_33_reg_1105,
      R => '0'
    );
\tmp_35_reg_1152_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_0\(64),
      Q => tmp_35_reg_1152(25),
      R => '0'
    );
\tmp_36_reg_1116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => sum_blue_U_n_23,
      Q => tmp_36_reg_1116,
      R => '0'
    );
\tmp_38_reg_1162_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => \matrixAvg_mul_32seOg_MulnS_0_U/p_tmp_reg_1\(64),
      Q => tmp_38_reg_1162(25),
      R => '0'
    );
\tmp_3_mid2_v_v_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_mid2_v_v_reg_10170,
      D => tmp_3_mid2_v_v_fu_610_p3(0),
      Q => \tmp_3_mid2_v_v_reg_1017_reg__0\(0),
      R => '0'
    );
\tmp_3_mid2_v_v_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_mid2_v_v_reg_10170,
      D => matrixAvg_mac_mulfYi_U4_n_20,
      Q => \tmp_3_mid2_v_v_reg_1017_reg__0\(1),
      R => '0'
    );
\tmp_3_mid2_v_v_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_mid2_v_v_reg_10170,
      D => tmp_3_mid2_v_v_fu_610_p3(2),
      Q => \tmp_3_mid2_v_v_reg_1017_reg__0\(2),
      R => '0'
    );
\tmp_3_mid2_v_v_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_mid2_v_v_reg_10170,
      D => tmp_3_mid2_v_v_fu_610_p3(3),
      Q => \tmp_3_mid2_v_v_reg_1017_reg__0\(3),
      R => '0'
    );
\tmp_last_V_reg_1231[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200030AAAAAAAA"
    )
        port map (
      I0 => tmp_last_V_reg_1231,
      I1 => \i6_reg_497_reg_n_15_[2]\,
      I2 => \i6_reg_497_reg_n_15_[3]\,
      I3 => \i6_reg_497_reg_n_15_[1]\,
      I4 => \i6_reg_497_reg_n_15_[0]\,
      I5 => ap_NS_fsm247_out,
      O => \tmp_last_V_reg_1231[0]_i_1_n_15\
    );
\tmp_last_V_reg_1231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_last_V_reg_1231[0]_i_1_n_15\,
      Q => tmp_last_V_reg_1231,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_matrixAvg_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mat_in_TVALID : in STD_LOGIC;
    mat_in_TREADY : out STD_LOGIC;
    mat_in_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mat_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_in_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_in_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TVALID : out STD_LOGIC;
    mat_out_TREADY : in STD_LOGIC;
    mat_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mat_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_out_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mat_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    mat_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_matrixAvg_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_matrixAvg_0_0 : entity is "design_1_matrixAvg_0_0,matrixAvg,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_matrixAvg_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_matrixAvg_0_0 : entity is "matrixAvg,Vivado 2017.2";
end design_1_matrixAvg_0_0;

architecture STRUCTURE of design_1_matrixAvg_0_0 is
begin
U0: entity work.design_1_matrixAvg_0_0_matrixAvg
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      mat_in_TDATA(31 downto 0) => mat_in_TDATA(31 downto 0),
      mat_in_TDEST(0) => mat_in_TDEST(0),
      mat_in_TID(0) => mat_in_TID(0),
      mat_in_TKEEP(3 downto 0) => mat_in_TKEEP(3 downto 0),
      mat_in_TLAST(0) => mat_in_TLAST(0),
      mat_in_TREADY => mat_in_TREADY,
      mat_in_TSTRB(3 downto 0) => mat_in_TSTRB(3 downto 0),
      mat_in_TUSER(0) => mat_in_TUSER(0),
      mat_in_TVALID => mat_in_TVALID,
      mat_out_TDATA(31 downto 0) => mat_out_TDATA(31 downto 0),
      mat_out_TDEST(0) => mat_out_TDEST(0),
      mat_out_TID(0) => mat_out_TID(0),
      mat_out_TKEEP(3 downto 0) => mat_out_TKEEP(3 downto 0),
      mat_out_TLAST(0) => mat_out_TLAST(0),
      mat_out_TREADY => mat_out_TREADY,
      mat_out_TSTRB(3 downto 0) => mat_out_TSTRB(3 downto 0),
      mat_out_TUSER(0) => mat_out_TUSER(0),
      mat_out_TVALID => mat_out_TVALID
    );
end STRUCTURE;
