$comment
	File created using the following command:
		vcd file RISC-V.msim.vcd -direction
$end
$date
	Sat Jun 02 16:27:05 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TopDE_vlg_vec_tst $end
$var reg 1 ! treg_ADC_CS_N $end
$var reg 1 " ADC_DOUT $end
$var reg 1 # AUD_ADCDAT $end
$var reg 1 $ treg_AUD_ADCLRCK $end
$var reg 1 % treg_AUD_BCLK $end
$var reg 1 & treg_AUD_DACLRCK $end
$var reg 1 ' CLOCK2_50 $end
$var reg 1 ( CLOCK3_50 $end
$var reg 1 ) CLOCK4_50 $end
$var reg 1 * CLOCK_50 $end
$var reg 16 + treg_DRAM_DQ [15:0] $end
$var reg 1 , treg_FPGA_I2C_SDAT $end
$var reg 36 - treg_GPIO_0 [35:0] $end
$var reg 36 . treg_GPIO_1 [35:0] $end
$var reg 1 / IRDA_RXD $end
$var reg 4 0 KEY [3:0] $end
$var reg 1 1 treg_PS2_CLK $end
$var reg 1 2 treg_PS2_CLK2 $end
$var reg 1 3 treg_PS2_DAT $end
$var reg 1 4 treg_PS2_DAT2 $end
$var reg 5 5 RegDispSelect [4:0] $end
$var reg 10 6 SW [9:0] $end
$var reg 1 7 TD_CLK27 $end
$var reg 8 8 TD_DATA [7:0] $end
$var reg 1 9 TD_HS $end
$var reg 1 : TD_VS $end
$var wire 1 ; ADC_CS_N $end
$var wire 1 < ADC_DIN $end
$var wire 1 = ADC_SCLK $end
$var wire 1 > AUD_ADCLRCK $end
$var wire 1 ? AUD_BCLK $end
$var wire 1 @ AUD_DACDAT $end
$var wire 1 A AUD_DACLRCK $end
$var wire 1 B AUD_XCK $end
$var wire 1 C BR_Escrita [31] $end
$var wire 1 D BR_Escrita [30] $end
$var wire 1 E BR_Escrita [29] $end
$var wire 1 F BR_Escrita [28] $end
$var wire 1 G BR_Escrita [27] $end
$var wire 1 H BR_Escrita [26] $end
$var wire 1 I BR_Escrita [25] $end
$var wire 1 J BR_Escrita [24] $end
$var wire 1 K BR_Escrita [23] $end
$var wire 1 L BR_Escrita [22] $end
$var wire 1 M BR_Escrita [21] $end
$var wire 1 N BR_Escrita [20] $end
$var wire 1 O BR_Escrita [19] $end
$var wire 1 P BR_Escrita [18] $end
$var wire 1 Q BR_Escrita [17] $end
$var wire 1 R BR_Escrita [16] $end
$var wire 1 S BR_Escrita [15] $end
$var wire 1 T BR_Escrita [14] $end
$var wire 1 U BR_Escrita [13] $end
$var wire 1 V BR_Escrita [12] $end
$var wire 1 W BR_Escrita [11] $end
$var wire 1 X BR_Escrita [10] $end
$var wire 1 Y BR_Escrita [9] $end
$var wire 1 Z BR_Escrita [8] $end
$var wire 1 [ BR_Escrita [7] $end
$var wire 1 \ BR_Escrita [6] $end
$var wire 1 ] BR_Escrita [5] $end
$var wire 1 ^ BR_Escrita [4] $end
$var wire 1 _ BR_Escrita [3] $end
$var wire 1 ` BR_Escrita [2] $end
$var wire 1 a BR_Escrita [1] $end
$var wire 1 b BR_Escrita [0] $end
$var wire 1 c BR_Leitura1 [31] $end
$var wire 1 d BR_Leitura1 [30] $end
$var wire 1 e BR_Leitura1 [29] $end
$var wire 1 f BR_Leitura1 [28] $end
$var wire 1 g BR_Leitura1 [27] $end
$var wire 1 h BR_Leitura1 [26] $end
$var wire 1 i BR_Leitura1 [25] $end
$var wire 1 j BR_Leitura1 [24] $end
$var wire 1 k BR_Leitura1 [23] $end
$var wire 1 l BR_Leitura1 [22] $end
$var wire 1 m BR_Leitura1 [21] $end
$var wire 1 n BR_Leitura1 [20] $end
$var wire 1 o BR_Leitura1 [19] $end
$var wire 1 p BR_Leitura1 [18] $end
$var wire 1 q BR_Leitura1 [17] $end
$var wire 1 r BR_Leitura1 [16] $end
$var wire 1 s BR_Leitura1 [15] $end
$var wire 1 t BR_Leitura1 [14] $end
$var wire 1 u BR_Leitura1 [13] $end
$var wire 1 v BR_Leitura1 [12] $end
$var wire 1 w BR_Leitura1 [11] $end
$var wire 1 x BR_Leitura1 [10] $end
$var wire 1 y BR_Leitura1 [9] $end
$var wire 1 z BR_Leitura1 [8] $end
$var wire 1 { BR_Leitura1 [7] $end
$var wire 1 | BR_Leitura1 [6] $end
$var wire 1 } BR_Leitura1 [5] $end
$var wire 1 ~ BR_Leitura1 [4] $end
$var wire 1 !! BR_Leitura1 [3] $end
$var wire 1 "! BR_Leitura1 [2] $end
$var wire 1 #! BR_Leitura1 [1] $end
$var wire 1 $! BR_Leitura1 [0] $end
$var wire 1 %! BR_Leitura2 [31] $end
$var wire 1 &! BR_Leitura2 [30] $end
$var wire 1 '! BR_Leitura2 [29] $end
$var wire 1 (! BR_Leitura2 [28] $end
$var wire 1 )! BR_Leitura2 [27] $end
$var wire 1 *! BR_Leitura2 [26] $end
$var wire 1 +! BR_Leitura2 [25] $end
$var wire 1 ,! BR_Leitura2 [24] $end
$var wire 1 -! BR_Leitura2 [23] $end
$var wire 1 .! BR_Leitura2 [22] $end
$var wire 1 /! BR_Leitura2 [21] $end
$var wire 1 0! BR_Leitura2 [20] $end
$var wire 1 1! BR_Leitura2 [19] $end
$var wire 1 2! BR_Leitura2 [18] $end
$var wire 1 3! BR_Leitura2 [17] $end
$var wire 1 4! BR_Leitura2 [16] $end
$var wire 1 5! BR_Leitura2 [15] $end
$var wire 1 6! BR_Leitura2 [14] $end
$var wire 1 7! BR_Leitura2 [13] $end
$var wire 1 8! BR_Leitura2 [12] $end
$var wire 1 9! BR_Leitura2 [11] $end
$var wire 1 :! BR_Leitura2 [10] $end
$var wire 1 ;! BR_Leitura2 [9] $end
$var wire 1 <! BR_Leitura2 [8] $end
$var wire 1 =! BR_Leitura2 [7] $end
$var wire 1 >! BR_Leitura2 [6] $end
$var wire 1 ?! BR_Leitura2 [5] $end
$var wire 1 @! BR_Leitura2 [4] $end
$var wire 1 A! BR_Leitura2 [3] $end
$var wire 1 B! BR_Leitura2 [2] $end
$var wire 1 C! BR_Leitura2 [1] $end
$var wire 1 D! BR_Leitura2 [0] $end
$var wire 1 E! DRAM_ADDR [12] $end
$var wire 1 F! DRAM_ADDR [11] $end
$var wire 1 G! DRAM_ADDR [10] $end
$var wire 1 H! DRAM_ADDR [9] $end
$var wire 1 I! DRAM_ADDR [8] $end
$var wire 1 J! DRAM_ADDR [7] $end
$var wire 1 K! DRAM_ADDR [6] $end
$var wire 1 L! DRAM_ADDR [5] $end
$var wire 1 M! DRAM_ADDR [4] $end
$var wire 1 N! DRAM_ADDR [3] $end
$var wire 1 O! DRAM_ADDR [2] $end
$var wire 1 P! DRAM_ADDR [1] $end
$var wire 1 Q! DRAM_ADDR [0] $end
$var wire 1 R! DRAM_BA [1] $end
$var wire 1 S! DRAM_BA [0] $end
$var wire 1 T! DRAM_CAS_N $end
$var wire 1 U! DRAM_CKE $end
$var wire 1 V! DRAM_CLK $end
$var wire 1 W! DRAM_CS_N $end
$var wire 1 X! DRAM_DQ [15] $end
$var wire 1 Y! DRAM_DQ [14] $end
$var wire 1 Z! DRAM_DQ [13] $end
$var wire 1 [! DRAM_DQ [12] $end
$var wire 1 \! DRAM_DQ [11] $end
$var wire 1 ]! DRAM_DQ [10] $end
$var wire 1 ^! DRAM_DQ [9] $end
$var wire 1 _! DRAM_DQ [8] $end
$var wire 1 `! DRAM_DQ [7] $end
$var wire 1 a! DRAM_DQ [6] $end
$var wire 1 b! DRAM_DQ [5] $end
$var wire 1 c! DRAM_DQ [4] $end
$var wire 1 d! DRAM_DQ [3] $end
$var wire 1 e! DRAM_DQ [2] $end
$var wire 1 f! DRAM_DQ [1] $end
$var wire 1 g! DRAM_DQ [0] $end
$var wire 1 h! DRAM_LDQM $end
$var wire 1 i! DRAM_RAS_N $end
$var wire 1 j! DRAM_UDQM $end
$var wire 1 k! DRAM_WE_N $end
$var wire 1 l! Debug [31] $end
$var wire 1 m! Debug [30] $end
$var wire 1 n! Debug [29] $end
$var wire 1 o! Debug [28] $end
$var wire 1 p! Debug [27] $end
$var wire 1 q! Debug [26] $end
$var wire 1 r! Debug [25] $end
$var wire 1 s! Debug [24] $end
$var wire 1 t! Debug [23] $end
$var wire 1 u! Debug [22] $end
$var wire 1 v! Debug [21] $end
$var wire 1 w! Debug [20] $end
$var wire 1 x! Debug [19] $end
$var wire 1 y! Debug [18] $end
$var wire 1 z! Debug [17] $end
$var wire 1 {! Debug [16] $end
$var wire 1 |! Debug [15] $end
$var wire 1 }! Debug [14] $end
$var wire 1 ~! Debug [13] $end
$var wire 1 !" Debug [12] $end
$var wire 1 "" Debug [11] $end
$var wire 1 #" Debug [10] $end
$var wire 1 $" Debug [9] $end
$var wire 1 %" Debug [8] $end
$var wire 1 &" Debug [7] $end
$var wire 1 '" Debug [6] $end
$var wire 1 (" Debug [5] $end
$var wire 1 )" Debug [4] $end
$var wire 1 *" Debug [3] $end
$var wire 1 +" Debug [2] $end
$var wire 1 ," Debug [1] $end
$var wire 1 -" Debug [0] $end
$var wire 1 ." Estado [6] $end
$var wire 1 /" Estado [5] $end
$var wire 1 0" Estado [4] $end
$var wire 1 1" Estado [3] $end
$var wire 1 2" Estado [2] $end
$var wire 1 3" Estado [1] $end
$var wire 1 4" Estado [0] $end
$var wire 1 5" FAN_CTRL $end
$var wire 1 6" FPGA_I2C_SCLK $end
$var wire 1 7" FPGA_I2C_SDAT $end
$var wire 1 8" GPIO_0 [35] $end
$var wire 1 9" GPIO_0 [34] $end
$var wire 1 :" GPIO_0 [33] $end
$var wire 1 ;" GPIO_0 [32] $end
$var wire 1 <" GPIO_0 [31] $end
$var wire 1 =" GPIO_0 [30] $end
$var wire 1 >" GPIO_0 [29] $end
$var wire 1 ?" GPIO_0 [28] $end
$var wire 1 @" GPIO_0 [27] $end
$var wire 1 A" GPIO_0 [26] $end
$var wire 1 B" GPIO_0 [25] $end
$var wire 1 C" GPIO_0 [24] $end
$var wire 1 D" GPIO_0 [23] $end
$var wire 1 E" GPIO_0 [22] $end
$var wire 1 F" GPIO_0 [21] $end
$var wire 1 G" GPIO_0 [20] $end
$var wire 1 H" GPIO_0 [19] $end
$var wire 1 I" GPIO_0 [18] $end
$var wire 1 J" GPIO_0 [17] $end
$var wire 1 K" GPIO_0 [16] $end
$var wire 1 L" GPIO_0 [15] $end
$var wire 1 M" GPIO_0 [14] $end
$var wire 1 N" GPIO_0 [13] $end
$var wire 1 O" GPIO_0 [12] $end
$var wire 1 P" GPIO_0 [11] $end
$var wire 1 Q" GPIO_0 [10] $end
$var wire 1 R" GPIO_0 [9] $end
$var wire 1 S" GPIO_0 [8] $end
$var wire 1 T" GPIO_0 [7] $end
$var wire 1 U" GPIO_0 [6] $end
$var wire 1 V" GPIO_0 [5] $end
$var wire 1 W" GPIO_0 [4] $end
$var wire 1 X" GPIO_0 [3] $end
$var wire 1 Y" GPIO_0 [2] $end
$var wire 1 Z" GPIO_0 [1] $end
$var wire 1 [" GPIO_0 [0] $end
$var wire 1 \" GPIO_1 [35] $end
$var wire 1 ]" GPIO_1 [34] $end
$var wire 1 ^" GPIO_1 [33] $end
$var wire 1 _" GPIO_1 [32] $end
$var wire 1 `" GPIO_1 [31] $end
$var wire 1 a" GPIO_1 [30] $end
$var wire 1 b" GPIO_1 [29] $end
$var wire 1 c" GPIO_1 [28] $end
$var wire 1 d" GPIO_1 [27] $end
$var wire 1 e" GPIO_1 [26] $end
$var wire 1 f" GPIO_1 [25] $end
$var wire 1 g" GPIO_1 [24] $end
$var wire 1 h" GPIO_1 [23] $end
$var wire 1 i" GPIO_1 [22] $end
$var wire 1 j" GPIO_1 [21] $end
$var wire 1 k" GPIO_1 [20] $end
$var wire 1 l" GPIO_1 [19] $end
$var wire 1 m" GPIO_1 [18] $end
$var wire 1 n" GPIO_1 [17] $end
$var wire 1 o" GPIO_1 [16] $end
$var wire 1 p" GPIO_1 [15] $end
$var wire 1 q" GPIO_1 [14] $end
$var wire 1 r" GPIO_1 [13] $end
$var wire 1 s" GPIO_1 [12] $end
$var wire 1 t" GPIO_1 [11] $end
$var wire 1 u" GPIO_1 [10] $end
$var wire 1 v" GPIO_1 [9] $end
$var wire 1 w" GPIO_1 [8] $end
$var wire 1 x" GPIO_1 [7] $end
$var wire 1 y" GPIO_1 [6] $end
$var wire 1 z" GPIO_1 [5] $end
$var wire 1 {" GPIO_1 [4] $end
$var wire 1 |" GPIO_1 [3] $end
$var wire 1 }" GPIO_1 [2] $end
$var wire 1 ~" GPIO_1 [1] $end
$var wire 1 !# GPIO_1 [0] $end
$var wire 1 "# HEX0 [6] $end
$var wire 1 ## HEX0 [5] $end
$var wire 1 $# HEX0 [4] $end
$var wire 1 %# HEX0 [3] $end
$var wire 1 &# HEX0 [2] $end
$var wire 1 '# HEX0 [1] $end
$var wire 1 (# HEX0 [0] $end
$var wire 1 )# HEX1 [6] $end
$var wire 1 *# HEX1 [5] $end
$var wire 1 +# HEX1 [4] $end
$var wire 1 ,# HEX1 [3] $end
$var wire 1 -# HEX1 [2] $end
$var wire 1 .# HEX1 [1] $end
$var wire 1 /# HEX1 [0] $end
$var wire 1 0# HEX2 [6] $end
$var wire 1 1# HEX2 [5] $end
$var wire 1 2# HEX2 [4] $end
$var wire 1 3# HEX2 [3] $end
$var wire 1 4# HEX2 [2] $end
$var wire 1 5# HEX2 [1] $end
$var wire 1 6# HEX2 [0] $end
$var wire 1 7# HEX3 [6] $end
$var wire 1 8# HEX3 [5] $end
$var wire 1 9# HEX3 [4] $end
$var wire 1 :# HEX3 [3] $end
$var wire 1 ;# HEX3 [2] $end
$var wire 1 <# HEX3 [1] $end
$var wire 1 =# HEX3 [0] $end
$var wire 1 ># HEX4 [6] $end
$var wire 1 ?# HEX4 [5] $end
$var wire 1 @# HEX4 [4] $end
$var wire 1 A# HEX4 [3] $end
$var wire 1 B# HEX4 [2] $end
$var wire 1 C# HEX4 [1] $end
$var wire 1 D# HEX4 [0] $end
$var wire 1 E# HEX5 [6] $end
$var wire 1 F# HEX5 [5] $end
$var wire 1 G# HEX5 [4] $end
$var wire 1 H# HEX5 [3] $end
$var wire 1 I# HEX5 [2] $end
$var wire 1 J# HEX5 [1] $end
$var wire 1 K# HEX5 [0] $end
$var wire 1 L# IRDA_TXD $end
$var wire 1 M# Instrucao [31] $end
$var wire 1 N# Instrucao [30] $end
$var wire 1 O# Instrucao [29] $end
$var wire 1 P# Instrucao [28] $end
$var wire 1 Q# Instrucao [27] $end
$var wire 1 R# Instrucao [26] $end
$var wire 1 S# Instrucao [25] $end
$var wire 1 T# Instrucao [24] $end
$var wire 1 U# Instrucao [23] $end
$var wire 1 V# Instrucao [22] $end
$var wire 1 W# Instrucao [21] $end
$var wire 1 X# Instrucao [20] $end
$var wire 1 Y# Instrucao [19] $end
$var wire 1 Z# Instrucao [18] $end
$var wire 1 [# Instrucao [17] $end
$var wire 1 \# Instrucao [16] $end
$var wire 1 ]# Instrucao [15] $end
$var wire 1 ^# Instrucao [14] $end
$var wire 1 _# Instrucao [13] $end
$var wire 1 `# Instrucao [12] $end
$var wire 1 a# Instrucao [11] $end
$var wire 1 b# Instrucao [10] $end
$var wire 1 c# Instrucao [9] $end
$var wire 1 d# Instrucao [8] $end
$var wire 1 e# Instrucao [7] $end
$var wire 1 f# Instrucao [6] $end
$var wire 1 g# Instrucao [5] $end
$var wire 1 h# Instrucao [4] $end
$var wire 1 i# Instrucao [3] $end
$var wire 1 j# Instrucao [2] $end
$var wire 1 k# Instrucao [1] $end
$var wire 1 l# Instrucao [0] $end
$var wire 1 m# LEDR [9] $end
$var wire 1 n# LEDR [8] $end
$var wire 1 o# LEDR [7] $end
$var wire 1 p# LEDR [6] $end
$var wire 1 q# LEDR [5] $end
$var wire 1 r# LEDR [4] $end
$var wire 1 s# LEDR [3] $end
$var wire 1 t# LEDR [2] $end
$var wire 1 u# LEDR [1] $end
$var wire 1 v# LEDR [0] $end
$var wire 1 w# MemD_ByteEnable [3] $end
$var wire 1 x# MemD_ByteEnable [2] $end
$var wire 1 y# MemD_ByteEnable [1] $end
$var wire 1 z# MemD_ByteEnable [0] $end
$var wire 1 {# MemD_DadoEscrita [31] $end
$var wire 1 |# MemD_DadoEscrita [30] $end
$var wire 1 }# MemD_DadoEscrita [29] $end
$var wire 1 ~# MemD_DadoEscrita [28] $end
$var wire 1 !$ MemD_DadoEscrita [27] $end
$var wire 1 "$ MemD_DadoEscrita [26] $end
$var wire 1 #$ MemD_DadoEscrita [25] $end
$var wire 1 $$ MemD_DadoEscrita [24] $end
$var wire 1 %$ MemD_DadoEscrita [23] $end
$var wire 1 &$ MemD_DadoEscrita [22] $end
$var wire 1 '$ MemD_DadoEscrita [21] $end
$var wire 1 ($ MemD_DadoEscrita [20] $end
$var wire 1 )$ MemD_DadoEscrita [19] $end
$var wire 1 *$ MemD_DadoEscrita [18] $end
$var wire 1 +$ MemD_DadoEscrita [17] $end
$var wire 1 ,$ MemD_DadoEscrita [16] $end
$var wire 1 -$ MemD_DadoEscrita [15] $end
$var wire 1 .$ MemD_DadoEscrita [14] $end
$var wire 1 /$ MemD_DadoEscrita [13] $end
$var wire 1 0$ MemD_DadoEscrita [12] $end
$var wire 1 1$ MemD_DadoEscrita [11] $end
$var wire 1 2$ MemD_DadoEscrita [10] $end
$var wire 1 3$ MemD_DadoEscrita [9] $end
$var wire 1 4$ MemD_DadoEscrita [8] $end
$var wire 1 5$ MemD_DadoEscrita [7] $end
$var wire 1 6$ MemD_DadoEscrita [6] $end
$var wire 1 7$ MemD_DadoEscrita [5] $end
$var wire 1 8$ MemD_DadoEscrita [4] $end
$var wire 1 9$ MemD_DadoEscrita [3] $end
$var wire 1 :$ MemD_DadoEscrita [2] $end
$var wire 1 ;$ MemD_DadoEscrita [1] $end
$var wire 1 <$ MemD_DadoEscrita [0] $end
$var wire 1 =$ MemD_DadoLeitura [31] $end
$var wire 1 >$ MemD_DadoLeitura [30] $end
$var wire 1 ?$ MemD_DadoLeitura [29] $end
$var wire 1 @$ MemD_DadoLeitura [28] $end
$var wire 1 A$ MemD_DadoLeitura [27] $end
$var wire 1 B$ MemD_DadoLeitura [26] $end
$var wire 1 C$ MemD_DadoLeitura [25] $end
$var wire 1 D$ MemD_DadoLeitura [24] $end
$var wire 1 E$ MemD_DadoLeitura [23] $end
$var wire 1 F$ MemD_DadoLeitura [22] $end
$var wire 1 G$ MemD_DadoLeitura [21] $end
$var wire 1 H$ MemD_DadoLeitura [20] $end
$var wire 1 I$ MemD_DadoLeitura [19] $end
$var wire 1 J$ MemD_DadoLeitura [18] $end
$var wire 1 K$ MemD_DadoLeitura [17] $end
$var wire 1 L$ MemD_DadoLeitura [16] $end
$var wire 1 M$ MemD_DadoLeitura [15] $end
$var wire 1 N$ MemD_DadoLeitura [14] $end
$var wire 1 O$ MemD_DadoLeitura [13] $end
$var wire 1 P$ MemD_DadoLeitura [12] $end
$var wire 1 Q$ MemD_DadoLeitura [11] $end
$var wire 1 R$ MemD_DadoLeitura [10] $end
$var wire 1 S$ MemD_DadoLeitura [9] $end
$var wire 1 T$ MemD_DadoLeitura [8] $end
$var wire 1 U$ MemD_DadoLeitura [7] $end
$var wire 1 V$ MemD_DadoLeitura [6] $end
$var wire 1 W$ MemD_DadoLeitura [5] $end
$var wire 1 X$ MemD_DadoLeitura [4] $end
$var wire 1 Y$ MemD_DadoLeitura [3] $end
$var wire 1 Z$ MemD_DadoLeitura [2] $end
$var wire 1 [$ MemD_DadoLeitura [1] $end
$var wire 1 \$ MemD_DadoLeitura [0] $end
$var wire 1 ]$ MemD_Endereco [31] $end
$var wire 1 ^$ MemD_Endereco [30] $end
$var wire 1 _$ MemD_Endereco [29] $end
$var wire 1 `$ MemD_Endereco [28] $end
$var wire 1 a$ MemD_Endereco [27] $end
$var wire 1 b$ MemD_Endereco [26] $end
$var wire 1 c$ MemD_Endereco [25] $end
$var wire 1 d$ MemD_Endereco [24] $end
$var wire 1 e$ MemD_Endereco [23] $end
$var wire 1 f$ MemD_Endereco [22] $end
$var wire 1 g$ MemD_Endereco [21] $end
$var wire 1 h$ MemD_Endereco [20] $end
$var wire 1 i$ MemD_Endereco [19] $end
$var wire 1 j$ MemD_Endereco [18] $end
$var wire 1 k$ MemD_Endereco [17] $end
$var wire 1 l$ MemD_Endereco [16] $end
$var wire 1 m$ MemD_Endereco [15] $end
$var wire 1 n$ MemD_Endereco [14] $end
$var wire 1 o$ MemD_Endereco [13] $end
$var wire 1 p$ MemD_Endereco [12] $end
$var wire 1 q$ MemD_Endereco [11] $end
$var wire 1 r$ MemD_Endereco [10] $end
$var wire 1 s$ MemD_Endereco [9] $end
$var wire 1 t$ MemD_Endereco [8] $end
$var wire 1 u$ MemD_Endereco [7] $end
$var wire 1 v$ MemD_Endereco [6] $end
$var wire 1 w$ MemD_Endereco [5] $end
$var wire 1 x$ MemD_Endereco [4] $end
$var wire 1 y$ MemD_Endereco [3] $end
$var wire 1 z$ MemD_Endereco [2] $end
$var wire 1 {$ MemD_Endereco [1] $end
$var wire 1 |$ MemD_Endereco [0] $end
$var wire 1 }$ PC [31] $end
$var wire 1 ~$ PC [30] $end
$var wire 1 !% PC [29] $end
$var wire 1 "% PC [28] $end
$var wire 1 #% PC [27] $end
$var wire 1 $% PC [26] $end
$var wire 1 %% PC [25] $end
$var wire 1 &% PC [24] $end
$var wire 1 '% PC [23] $end
$var wire 1 (% PC [22] $end
$var wire 1 )% PC [21] $end
$var wire 1 *% PC [20] $end
$var wire 1 +% PC [19] $end
$var wire 1 ,% PC [18] $end
$var wire 1 -% PC [17] $end
$var wire 1 .% PC [16] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 ?% PS2_CLK $end
$var wire 1 @% PS2_CLK2 $end
$var wire 1 A% PS2_DAT $end
$var wire 1 B% PS2_DAT2 $end
$var wire 1 C% RegDisp [31] $end
$var wire 1 D% RegDisp [30] $end
$var wire 1 E% RegDisp [29] $end
$var wire 1 F% RegDisp [28] $end
$var wire 1 G% RegDisp [27] $end
$var wire 1 H% RegDisp [26] $end
$var wire 1 I% RegDisp [25] $end
$var wire 1 J% RegDisp [24] $end
$var wire 1 K% RegDisp [23] $end
$var wire 1 L% RegDisp [22] $end
$var wire 1 M% RegDisp [21] $end
$var wire 1 N% RegDisp [20] $end
$var wire 1 O% RegDisp [19] $end
$var wire 1 P% RegDisp [18] $end
$var wire 1 Q% RegDisp [17] $end
$var wire 1 R% RegDisp [16] $end
$var wire 1 S% RegDisp [15] $end
$var wire 1 T% RegDisp [14] $end
$var wire 1 U% RegDisp [13] $end
$var wire 1 V% RegDisp [12] $end
$var wire 1 W% RegDisp [11] $end
$var wire 1 X% RegDisp [10] $end
$var wire 1 Y% RegDisp [9] $end
$var wire 1 Z% RegDisp [8] $end
$var wire 1 [% RegDisp [7] $end
$var wire 1 \% RegDisp [6] $end
$var wire 1 ]% RegDisp [5] $end
$var wire 1 ^% RegDisp [4] $end
$var wire 1 _% RegDisp [3] $end
$var wire 1 `% RegDisp [2] $end
$var wire 1 a% RegDisp [1] $end
$var wire 1 b% RegDisp [0] $end
$var wire 1 c% Saida_ULA [31] $end
$var wire 1 d% Saida_ULA [30] $end
$var wire 1 e% Saida_ULA [29] $end
$var wire 1 f% Saida_ULA [28] $end
$var wire 1 g% Saida_ULA [27] $end
$var wire 1 h% Saida_ULA [26] $end
$var wire 1 i% Saida_ULA [25] $end
$var wire 1 j% Saida_ULA [24] $end
$var wire 1 k% Saida_ULA [23] $end
$var wire 1 l% Saida_ULA [22] $end
$var wire 1 m% Saida_ULA [21] $end
$var wire 1 n% Saida_ULA [20] $end
$var wire 1 o% Saida_ULA [19] $end
$var wire 1 p% Saida_ULA [18] $end
$var wire 1 q% Saida_ULA [17] $end
$var wire 1 r% Saida_ULA [16] $end
$var wire 1 s% Saida_ULA [15] $end
$var wire 1 t% Saida_ULA [14] $end
$var wire 1 u% Saida_ULA [13] $end
$var wire 1 v% Saida_ULA [12] $end
$var wire 1 w% Saida_ULA [11] $end
$var wire 1 x% Saida_ULA [10] $end
$var wire 1 y% Saida_ULA [9] $end
$var wire 1 z% Saida_ULA [8] $end
$var wire 1 {% Saida_ULA [7] $end
$var wire 1 |% Saida_ULA [6] $end
$var wire 1 }% Saida_ULA [5] $end
$var wire 1 ~% Saida_ULA [4] $end
$var wire 1 !& Saida_ULA [3] $end
$var wire 1 "& Saida_ULA [2] $end
$var wire 1 #& Saida_ULA [1] $end
$var wire 1 $& Saida_ULA [0] $end
$var wire 1 %& TD_RESET_N $end
$var wire 1 && VGA_B [7] $end
$var wire 1 '& VGA_B [6] $end
$var wire 1 (& VGA_B [5] $end
$var wire 1 )& VGA_B [4] $end
$var wire 1 *& VGA_B [3] $end
$var wire 1 +& VGA_B [2] $end
$var wire 1 ,& VGA_B [1] $end
$var wire 1 -& VGA_B [0] $end
$var wire 1 .& VGA_BLANK_N $end
$var wire 1 /& VGA_CLK $end
$var wire 1 0& VGA_G [7] $end
$var wire 1 1& VGA_G [6] $end
$var wire 1 2& VGA_G [5] $end
$var wire 1 3& VGA_G [4] $end
$var wire 1 4& VGA_G [3] $end
$var wire 1 5& VGA_G [2] $end
$var wire 1 6& VGA_G [1] $end
$var wire 1 7& VGA_G [0] $end
$var wire 1 8& VGA_HS $end
$var wire 1 9& VGA_R [7] $end
$var wire 1 :& VGA_R [6] $end
$var wire 1 ;& VGA_R [5] $end
$var wire 1 <& VGA_R [4] $end
$var wire 1 =& VGA_R [3] $end
$var wire 1 >& VGA_R [2] $end
$var wire 1 ?& VGA_R [1] $end
$var wire 1 @& VGA_R [0] $end
$var wire 1 A& VGA_SYNC_N $end
$var wire 1 B& VGA_VS $end

$scope module i1 $end
$var wire 1 C& gnd $end
$var wire 1 D& vcc $end
$var wire 1 E& unknown $end
$var tri1 1 F& devclrn $end
$var tri1 1 G& devpor $end
$var tri1 1 H& devoe $end
$var wire 1 I& CPU0|Processor|ALUunit|Mult0~48 $end
$var wire 1 J& CPU0|Processor|ALUunit|Mult0~49 $end
$var wire 1 K& CPU0|Processor|ALUunit|Mult0~50 $end
$var wire 1 L& CPU0|Processor|ALUunit|Mult0~51 $end
$var wire 1 M& CPU0|Processor|ALUunit|Mult0~52 $end
$var wire 1 N& CPU0|Processor|ALUunit|Mult0~53 $end
$var wire 1 O& CPU0|Processor|ALUunit|Mult0~54 $end
$var wire 1 P& CPU0|Processor|ALUunit|Mult0~55 $end
$var wire 1 Q& CPU0|Processor|ALUunit|Mult0~56 $end
$var wire 1 R& CPU0|Processor|ALUunit|Mult0~57 $end
$var wire 1 S& CPU0|Processor|ALUunit|Mult0~58 $end
$var wire 1 T& CPU0|Processor|ALUunit|Mult0~59 $end
$var wire 1 U& CPU0|Processor|ALUunit|Mult0~60 $end
$var wire 1 V& CPU0|Processor|ALUunit|Mult0~61 $end
$var wire 1 W& CPU0|Processor|ALUunit|Mult0~62 $end
$var wire 1 X& CPU0|Processor|ALUunit|Mult0~63 $end
$var wire 1 Y& CPU0|Processor|ALUunit|Mult0~64 $end
$var wire 1 Z& CPU0|Processor|ALUunit|Mult0~65 $end
$var wire 1 [& CPU0|Processor|ALUunit|Mult0~66 $end
$var wire 1 \& CPU0|Processor|ALUunit|Mult0~67 $end
$var wire 1 ]& CPU0|Processor|ALUunit|Mult0~68 $end
$var wire 1 ^& CPU0|Processor|ALUunit|Mult0~69 $end
$var wire 1 _& CPU0|Processor|ALUunit|Mult0~70 $end
$var wire 1 `& CPU0|Processor|ALUunit|Mult0~71 $end
$var wire 1 a& CPU0|Processor|ALUunit|Mult0~72 $end
$var wire 1 b& CPU0|Processor|ALUunit|Mult0~73 $end
$var wire 1 c& CPU0|Processor|ALUunit|Mult0~74 $end
$var wire 1 d& CPU0|Processor|ALUunit|Mult0~75 $end
$var wire 1 e& CPU0|Processor|ALUunit|Mult0~566 $end
$var wire 1 f& CPU0|Processor|ALUunit|Mult0~567 $end
$var wire 1 g& CPU0|Processor|ALUunit|Mult0~568 $end
$var wire 1 h& CPU0|Processor|ALUunit|Mult0~569 $end
$var wire 1 i& CPU0|Processor|ALUunit|Mult0~570 $end
$var wire 1 j& CPU0|Processor|ALUunit|Mult0~571 $end
$var wire 1 k& CPU0|Processor|ALUunit|Mult0~572 $end
$var wire 1 l& CPU0|Processor|ALUunit|Mult0~573 $end
$var wire 1 m& CPU0|Processor|ALUunit|Mult0~574 $end
$var wire 1 n& CPU0|Processor|ALUunit|Mult0~575 $end
$var wire 1 o& CPU0|Processor|ALUunit|Mult0~576 $end
$var wire 1 p& CPU0|Processor|ALUunit|Mult0~577 $end
$var wire 1 q& CPU0|Processor|ALUunit|Mult0~578 $end
$var wire 1 r& CPU0|Processor|ALUunit|Mult0~579 $end
$var wire 1 s& CPU0|Processor|ALUunit|Mult0~580 $end
$var wire 1 t& CPU0|Processor|ALUunit|Mult0~581 $end
$var wire 1 u& CPU0|Processor|ALUunit|Mult0~582 $end
$var wire 1 v& CPU0|Processor|ALUunit|Mult0~583 $end
$var wire 1 w& CPU0|Processor|ALUunit|Mult0~584 $end
$var wire 1 x& CPU0|Processor|ALUunit|Mult0~585 $end
$var wire 1 y& CPU0|Processor|ALUunit|Mult0~586 $end
$var wire 1 z& CPU0|Processor|ALUunit|Mult0~587 $end
$var wire 1 {& CPU0|Processor|ALUunit|Mult0~588 $end
$var wire 1 |& CPU0|Processor|ALUunit|Mult0~589 $end
$var wire 1 }& CPU0|Processor|ALUunit|Mult0~590 $end
$var wire 1 ~& CPU0|Processor|ALUunit|Mult0~591 $end
$var wire 1 !' CPU0|Processor|ALUunit|Mult0~592 $end
$var wire 1 "' CPU0|Processor|ALUunit|Mult0~593 $end
$var wire 1 #' CPU0|Processor|ALUunit|Mult0~594 $end
$var wire 1 $' CPU0|Processor|ALUunit|Mult0~595 $end
$var wire 1 %' CPU0|Processor|ALUunit|Mult0~596 $end
$var wire 1 &' CPU0|Processor|ALUunit|Mult1~169 $end
$var wire 1 '' CPU0|Processor|ALUunit|Mult1~170 $end
$var wire 1 (' CPU0|Processor|ALUunit|Mult1~171 $end
$var wire 1 )' CPU0|Processor|ALUunit|Mult1~172 $end
$var wire 1 *' CPU0|Processor|ALUunit|Mult1~173 $end
$var wire 1 +' CPU0|Processor|ALUunit|Mult1~174 $end
$var wire 1 ,' CPU0|Processor|ALUunit|Mult1~175 $end
$var wire 1 -' CPU0|Processor|ALUunit|Mult1~176 $end
$var wire 1 .' CPU0|Processor|ALUunit|Mult1~177 $end
$var wire 1 /' CPU0|Processor|ALUunit|Mult1~178 $end
$var wire 1 0' CPU0|Processor|ALUunit|Mult1~179 $end
$var wire 1 1' CPU0|Processor|ALUunit|Mult1~180 $end
$var wire 1 2' CPU0|Processor|ALUunit|Mult1~181 $end
$var wire 1 3' CPU0|Processor|ALUunit|Mult1~182 $end
$var wire 1 4' CPU0|Processor|ALUunit|Mult1~183 $end
$var wire 1 5' CPU0|Processor|ALUunit|Mult1~184 $end
$var wire 1 6' CPU0|Processor|ALUunit|Mult1~185 $end
$var wire 1 7' CPU0|Processor|ALUunit|Mult1~186 $end
$var wire 1 8' CPU0|Processor|ALUunit|Mult1~187 $end
$var wire 1 9' CPU0|Processor|ALUunit|Mult1~188 $end
$var wire 1 :' CPU0|Processor|ALUunit|Mult1~189 $end
$var wire 1 ;' CPU0|Processor|ALUunit|Mult1~190 $end
$var wire 1 <' CPU0|Processor|ALUunit|Mult1~191 $end
$var wire 1 =' CPU0|Processor|ALUunit|Mult1~192 $end
$var wire 1 >' CPU0|Processor|ALUunit|Mult1~193 $end
$var wire 1 ?' CPU0|Processor|ALUunit|Mult1~194 $end
$var wire 1 @' CPU0|Processor|ALUunit|Mult1~195 $end
$var wire 1 A' CPU0|Processor|ALUunit|Mult1~196 $end
$var wire 1 B' CPU0|Processor|ALUunit|Mult1~197 $end
$var wire 1 C' CPU0|Processor|ALUunit|Mult1~198 $end
$var wire 1 D' CPU0|Processor|ALUunit|Mult1~199 $end
$var wire 1 E' CPU0|Processor|ALUunit|Mult1~477_resulta $end
$var wire 1 F' CPU0|Processor|ALUunit|Mult1~478 $end
$var wire 1 G' CPU0|Processor|ALUunit|Mult1~479 $end
$var wire 1 H' CPU0|Processor|ALUunit|Mult1~480 $end
$var wire 1 I' CPU0|Processor|ALUunit|Mult1~481 $end
$var wire 1 J' CPU0|Processor|ALUunit|Mult1~482 $end
$var wire 1 K' CPU0|Processor|ALUunit|Mult1~483 $end
$var wire 1 L' CPU0|Processor|ALUunit|Mult1~484 $end
$var wire 1 M' CPU0|Processor|ALUunit|Mult1~485 $end
$var wire 1 N' CPU0|Processor|ALUunit|Mult1~486 $end
$var wire 1 O' CPU0|Processor|ALUunit|Mult1~487 $end
$var wire 1 P' CPU0|Processor|ALUunit|Mult1~488 $end
$var wire 1 Q' CPU0|Processor|ALUunit|Mult1~489 $end
$var wire 1 R' CPU0|Processor|ALUunit|Mult1~490 $end
$var wire 1 S' CPU0|Processor|ALUunit|Mult1~491 $end
$var wire 1 T' CPU0|Processor|ALUunit|Mult1~492 $end
$var wire 1 U' CPU0|Processor|ALUunit|Mult1~493 $end
$var wire 1 V' CPU0|Processor|ALUunit|Mult1~494 $end
$var wire 1 W' CPU0|Processor|ALUunit|Mult1~513 $end
$var wire 1 X' CPU0|Processor|ALUunit|Mult1~514 $end
$var wire 1 Y' CPU0|Processor|ALUunit|Mult1~515 $end
$var wire 1 Z' CPU0|Processor|ALUunit|Mult1~516 $end
$var wire 1 [' CPU0|Processor|ALUunit|Mult1~517 $end
$var wire 1 \' CPU0|Processor|ALUunit|Mult1~518 $end
$var wire 1 ]' CPU0|Processor|ALUunit|Mult1~519 $end
$var wire 1 ^' CPU0|Processor|ALUunit|Mult1~520 $end
$var wire 1 _' CPU0|Processor|ALUunit|Mult1~521 $end
$var wire 1 `' CPU0|Processor|ALUunit|Mult1~522 $end
$var wire 1 a' CPU0|Processor|ALUunit|Mult1~523 $end
$var wire 1 b' CPU0|Processor|ALUunit|Mult1~524 $end
$var wire 1 c' CPU0|Processor|ALUunit|Mult1~525 $end
$var wire 1 d' CPU0|Processor|ALUunit|Mult1~526 $end
$var wire 1 e' CPU0|Processor|ALUunit|Mult1~527 $end
$var wire 1 f' CPU0|Processor|ALUunit|Mult1~528 $end
$var wire 1 g' CPU0|Processor|ALUunit|Mult1~529 $end
$var wire 1 h' CPU0|Processor|ALUunit|Mult1~530 $end
$var wire 1 i' CPU0|Processor|ALUunit|Mult1~531 $end
$var wire 1 j' CPU0|Processor|ALUunit|Mult1~532 $end
$var wire 1 k' CPU0|Processor|ALUunit|Mult1~533 $end
$var wire 1 l' CPU0|Processor|ALUunit|Mult1~534 $end
$var wire 1 m' CPU0|Processor|ALUunit|Mult1~535 $end
$var wire 1 n' CPU0|Processor|ALUunit|Mult1~536 $end
$var wire 1 o' CPU0|Processor|ALUunit|Mult1~537 $end
$var wire 1 p' CPU0|Processor|ALUunit|Mult1~538 $end
$var wire 1 q' CPU0|Processor|ALUunit|Mult1~539 $end
$var wire 1 r' CPU0|Processor|ALUunit|Mult1~540 $end
$var wire 1 s' CPU0|Processor|ALUunit|Mult0~902 $end
$var wire 1 t' CPU0|Processor|ALUunit|Mult0~903 $end
$var wire 1 u' CPU0|Processor|ALUunit|Mult0~904 $end
$var wire 1 v' CPU0|Processor|ALUunit|Mult0~905 $end
$var wire 1 w' CPU0|Processor|ALUunit|Mult0~906 $end
$var wire 1 x' CPU0|Processor|ALUunit|Mult0~907 $end
$var wire 1 y' CPU0|Processor|ALUunit|Mult0~908 $end
$var wire 1 z' CPU0|Processor|ALUunit|Mult0~909 $end
$var wire 1 {' CPU0|Processor|ALUunit|Mult0~910 $end
$var wire 1 |' CPU0|Processor|ALUunit|Mult0~911 $end
$var wire 1 }' CPU0|Processor|ALUunit|Mult0~912 $end
$var wire 1 ~' CPU0|Processor|ALUunit|Mult0~913 $end
$var wire 1 !( CPU0|Processor|ALUunit|Mult0~914 $end
$var wire 1 "( CPU0|Processor|ALUunit|Mult0~915 $end
$var wire 1 #( CPU0|Processor|ALUunit|Mult0~916 $end
$var wire 1 $( CPU0|Processor|ALUunit|Mult0~917 $end
$var wire 1 %( CPU0|Processor|ALUunit|Mult0~918 $end
$var wire 1 &( CPU0|Processor|ALUunit|Mult0~919 $end
$var wire 1 '( CPU0|Processor|ALUunit|Mult0~920 $end
$var wire 1 (( CPU0|Processor|ALUunit|Mult0~921 $end
$var wire 1 )( CPU0|Processor|ALUunit|Mult0~922 $end
$var wire 1 *( CPU0|Processor|ALUunit|Mult0~923 $end
$var wire 1 +( CPU0|Processor|ALUunit|Mult0~924 $end
$var wire 1 ,( CPU0|Processor|ALUunit|Mult0~925 $end
$var wire 1 -( CPU0|Processor|ALUunit|Mult0~926 $end
$var wire 1 .( CPU0|Processor|ALUunit|Mult0~927 $end
$var wire 1 /( CPU0|Processor|ALUunit|Mult0~928 $end
$var wire 1 0( CPU0|Processor|ALUunit|Mult0~929 $end
$var wire 1 1( CPU0|Processor|ALUunit|Mult0~930 $end
$var wire 1 2( CPU0|Processor|ALUunit|Mult0~931 $end
$var wire 1 3( CPU0|Processor|ALUunit|Mult0~932 $end
$var wire 1 4( CPU0|Processor|ALUunit|Mult0~933 $end
$var wire 1 5( CPU0|Processor|ALUunit|Mult0~934 $end
$var wire 1 6( CPU0|Processor|ALUunit|Mult0~935 $end
$var wire 1 7( CPU0|Processor|ALUunit|Mult0~936 $end
$var wire 1 8( CPU0|Processor|ALUunit|Mult0~937 $end
$var wire 1 9( CPU0|Processor|ALUunit|Mult1~850 $end
$var wire 1 :( CPU0|Processor|ALUunit|Mult1~851 $end
$var wire 1 ;( CPU0|Processor|ALUunit|Mult1~852 $end
$var wire 1 <( CPU0|Processor|ALUunit|Mult1~853 $end
$var wire 1 =( CPU0|Processor|ALUunit|Mult1~854 $end
$var wire 1 >( CPU0|Processor|ALUunit|Mult1~855 $end
$var wire 1 ?( CPU0|Processor|ALUunit|Mult1~856 $end
$var wire 1 @( CPU0|Processor|ALUunit|Mult1~857 $end
$var wire 1 A( CPU0|Processor|ALUunit|Mult1~858 $end
$var wire 1 B( CPU0|Processor|ALUunit|Mult1~859 $end
$var wire 1 C( CPU0|Processor|ALUunit|Mult1~860 $end
$var wire 1 D( CPU0|Processor|ALUunit|Mult1~861 $end
$var wire 1 E( CPU0|Processor|ALUunit|Mult1~862 $end
$var wire 1 F( CPU0|Processor|ALUunit|Mult1~863 $end
$var wire 1 G( CPU0|Processor|ALUunit|Mult1~864 $end
$var wire 1 H( CPU0|Processor|ALUunit|Mult1~865 $end
$var wire 1 I( CPU0|Processor|ALUunit|Mult1~866 $end
$var wire 1 J( CPU0|Processor|ALUunit|Mult1~867 $end
$var wire 1 K( CPU0|Processor|ALUunit|Mult1~868 $end
$var wire 1 L( CPU0|Processor|ALUunit|Mult1~869 $end
$var wire 1 M( CPU0|Processor|ALUunit|Mult1~870 $end
$var wire 1 N( CPU0|Processor|ALUunit|Mult1~871 $end
$var wire 1 O( CPU0|Processor|ALUunit|Mult1~872 $end
$var wire 1 P( CPU0|Processor|ALUunit|Mult1~873 $end
$var wire 1 Q( CPU0|Processor|ALUunit|Mult1~874 $end
$var wire 1 R( CPU0|Processor|ALUunit|Mult1~875 $end
$var wire 1 S( CPU0|Processor|ALUunit|Mult1~876 $end
$var wire 1 T( CPU0|Processor|ALUunit|Mult1~877 $end
$var wire 1 U( CPU0|Processor|ALUunit|Mult1~878 $end
$var wire 1 V( CPU0|Processor|ALUunit|Mult1~879 $end
$var wire 1 W( CPU0|Processor|ALUunit|Mult1~880 $end
$var wire 1 X( CPU0|Processor|ALUunit|Mult1~881 $end
$var wire 1 Y( CPU0|Processor|ALUunit|Mult1~882 $end
$var wire 1 Z( CPU0|Processor|ALUunit|Mult1~883 $end
$var wire 1 [( CPU0|Processor|ALUunit|Mult1~884 $end
$var wire 1 \( CPU0|Processor|ALUunit|Mult1~885 $end
$var wire 1 ]( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q $end
$var wire 1 ^( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q $end
$var wire 1 _( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q $end
$var wire 1 `( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q $end
$var wire 1 a( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q $end
$var wire 1 b( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q $end
$var wire 1 c( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q $end
$var wire 1 d( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q $end
$var wire 1 e( auto_hub|~GND~combout $end
$var wire 1 f( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout $end
$var wire 1 g( auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 h( ADC_DOUT~input_o $end
$var wire 1 i( AUD_ADCDAT~input_o $end
$var wire 1 j( CLOCK2_50~input_o $end
$var wire 1 k( CLOCK3_50~input_o $end
$var wire 1 l( CLOCK4_50~input_o $end
$var wire 1 m( IRDA_RXD~input_o $end
$var wire 1 n( SW[6]~input_o $end
$var wire 1 o( SW[7]~input_o $end
$var wire 1 p( SW[8]~input_o $end
$var wire 1 q( SW[9]~input_o $end
$var wire 1 r( TD_CLK27~input_o $end
$var wire 1 s( TD_DATA[0]~input_o $end
$var wire 1 t( TD_DATA[1]~input_o $end
$var wire 1 u( TD_DATA[2]~input_o $end
$var wire 1 v( TD_DATA[3]~input_o $end
$var wire 1 w( TD_DATA[4]~input_o $end
$var wire 1 x( TD_DATA[5]~input_o $end
$var wire 1 y( TD_DATA[6]~input_o $end
$var wire 1 z( TD_DATA[7]~input_o $end
$var wire 1 {( TD_HS~input_o $end
$var wire 1 |( TD_VS~input_o $end
$var wire 1 }( ADC_CS_N~input_o $end
$var wire 1 ~( AUD_ADCLRCK~input_o $end
$var wire 1 !) AUD_BCLK~input_o $end
$var wire 1 ") AUD_DACLRCK~input_o $end
$var wire 1 #) DRAM_DQ[0]~input_o $end
$var wire 1 $) DRAM_DQ[1]~input_o $end
$var wire 1 %) DRAM_DQ[2]~input_o $end
$var wire 1 &) DRAM_DQ[3]~input_o $end
$var wire 1 ') DRAM_DQ[4]~input_o $end
$var wire 1 () DRAM_DQ[5]~input_o $end
$var wire 1 )) DRAM_DQ[6]~input_o $end
$var wire 1 *) DRAM_DQ[7]~input_o $end
$var wire 1 +) DRAM_DQ[8]~input_o $end
$var wire 1 ,) DRAM_DQ[9]~input_o $end
$var wire 1 -) DRAM_DQ[10]~input_o $end
$var wire 1 .) DRAM_DQ[11]~input_o $end
$var wire 1 /) DRAM_DQ[12]~input_o $end
$var wire 1 0) DRAM_DQ[13]~input_o $end
$var wire 1 1) DRAM_DQ[14]~input_o $end
$var wire 1 2) DRAM_DQ[15]~input_o $end
$var wire 1 3) FPGA_I2C_SDAT~input_o $end
$var wire 1 4) GPIO_0[0]~input_o $end
$var wire 1 5) GPIO_0[1]~input_o $end
$var wire 1 6) GPIO_0[2]~input_o $end
$var wire 1 7) GPIO_0[3]~input_o $end
$var wire 1 8) GPIO_0[4]~input_o $end
$var wire 1 9) GPIO_0[5]~input_o $end
$var wire 1 :) GPIO_0[6]~input_o $end
$var wire 1 ;) GPIO_0[7]~input_o $end
$var wire 1 <) GPIO_0[8]~input_o $end
$var wire 1 =) GPIO_0[9]~input_o $end
$var wire 1 >) GPIO_0[10]~input_o $end
$var wire 1 ?) GPIO_0[11]~input_o $end
$var wire 1 @) GPIO_0[12]~input_o $end
$var wire 1 A) GPIO_0[13]~input_o $end
$var wire 1 B) GPIO_0[14]~input_o $end
$var wire 1 C) GPIO_0[15]~input_o $end
$var wire 1 D) GPIO_0[16]~input_o $end
$var wire 1 E) GPIO_0[17]~input_o $end
$var wire 1 F) GPIO_0[18]~input_o $end
$var wire 1 G) GPIO_0[19]~input_o $end
$var wire 1 H) GPIO_0[20]~input_o $end
$var wire 1 I) GPIO_0[21]~input_o $end
$var wire 1 J) GPIO_0[22]~input_o $end
$var wire 1 K) GPIO_0[23]~input_o $end
$var wire 1 L) GPIO_0[24]~input_o $end
$var wire 1 M) GPIO_0[25]~input_o $end
$var wire 1 N) GPIO_0[26]~input_o $end
$var wire 1 O) GPIO_0[27]~input_o $end
$var wire 1 P) GPIO_0[28]~input_o $end
$var wire 1 Q) GPIO_0[29]~input_o $end
$var wire 1 R) GPIO_0[30]~input_o $end
$var wire 1 S) GPIO_0[31]~input_o $end
$var wire 1 T) GPIO_0[32]~input_o $end
$var wire 1 U) GPIO_0[33]~input_o $end
$var wire 1 V) GPIO_0[34]~input_o $end
$var wire 1 W) GPIO_0[35]~input_o $end
$var wire 1 X) GPIO_1[0]~input_o $end
$var wire 1 Y) GPIO_1[1]~input_o $end
$var wire 1 Z) GPIO_1[2]~input_o $end
$var wire 1 [) GPIO_1[3]~input_o $end
$var wire 1 \) GPIO_1[4]~input_o $end
$var wire 1 ]) GPIO_1[5]~input_o $end
$var wire 1 ^) GPIO_1[6]~input_o $end
$var wire 1 _) GPIO_1[7]~input_o $end
$var wire 1 `) GPIO_1[8]~input_o $end
$var wire 1 a) GPIO_1[9]~input_o $end
$var wire 1 b) GPIO_1[10]~input_o $end
$var wire 1 c) GPIO_1[11]~input_o $end
$var wire 1 d) GPIO_1[12]~input_o $end
$var wire 1 e) GPIO_1[13]~input_o $end
$var wire 1 f) GPIO_1[14]~input_o $end
$var wire 1 g) GPIO_1[15]~input_o $end
$var wire 1 h) GPIO_1[16]~input_o $end
$var wire 1 i) GPIO_1[17]~input_o $end
$var wire 1 j) GPIO_1[18]~input_o $end
$var wire 1 k) GPIO_1[19]~input_o $end
$var wire 1 l) GPIO_1[20]~input_o $end
$var wire 1 m) GPIO_1[21]~input_o $end
$var wire 1 n) GPIO_1[22]~input_o $end
$var wire 1 o) GPIO_1[23]~input_o $end
$var wire 1 p) GPIO_1[24]~input_o $end
$var wire 1 q) GPIO_1[25]~input_o $end
$var wire 1 r) GPIO_1[26]~input_o $end
$var wire 1 s) GPIO_1[27]~input_o $end
$var wire 1 t) GPIO_1[28]~input_o $end
$var wire 1 u) GPIO_1[29]~input_o $end
$var wire 1 v) GPIO_1[30]~input_o $end
$var wire 1 w) GPIO_1[31]~input_o $end
$var wire 1 x) GPIO_1[32]~input_o $end
$var wire 1 y) GPIO_1[33]~input_o $end
$var wire 1 z) GPIO_1[34]~input_o $end
$var wire 1 {) GPIO_1[35]~input_o $end
$var wire 1 |) PS2_CLK~input_o $end
$var wire 1 }) PS2_CLK2~input_o $end
$var wire 1 ~) PS2_DAT~input_o $end
$var wire 1 !* PS2_DAT2~input_o $end
$var wire 1 "* altera_reserved_tms~input_o $end
$var wire 1 #* altera_reserved_tck~input_o $end
$var wire 1 $* altera_reserved_tdi~input_o $end
$var wire 1 %* altera_internal_jtag~TMSUTAP $end
$var wire 1 &* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout $end
$var wire 1 '* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 (* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 )* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 ** auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout $end
$var wire 1 +* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout $end
$var wire 1 ,* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout $end
$var wire 1 -* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout $end
$var wire 1 .* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout $end
$var wire 1 /* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout $end
$var wire 1 0* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout $end
$var wire 1 1* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout $end
$var wire 1 2* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout $end
$var wire 1 3* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout $end
$var wire 1 4* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout $end
$var wire 1 5* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 6* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout $end
$var wire 1 7* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout $end
$var wire 1 8* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout $end
$var wire 1 9* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout $end
$var wire 1 :* altera_internal_jtag~TDIUTAP $end
$var wire 1 ;* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout $end
$var wire 1 <* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout $end
$var wire 1 =* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout $end
$var wire 1 >* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout $end
$var wire 1 ?* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q $end
$var wire 1 @* ~GND~combout $end
$var wire 1 A* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout $end
$var wire 1 B* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~6_combout $end
$var wire 1 C* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 D* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 E* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 F* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 G* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 H* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 I* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 J* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 K* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 L* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 M* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 N* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 O* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 P* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 Q* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 R* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 S* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 T* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 U* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 V* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 W* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 X* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 $end
$var wire 1 Y* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout $end
$var wire 1 Z* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout $end
$var wire 1 [* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout $end
$var wire 1 \* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q $end
$var wire 1 ]* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout $end
$var wire 1 ^* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout $end
$var wire 1 _* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q $end
$var wire 1 `* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout $end
$var wire 1 a* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout $end
$var wire 1 b* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout $end
$var wire 1 c* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q $end
$var wire 1 d* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout $end
$var wire 1 e* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q $end
$var wire 1 f* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q $end
$var wire 1 g* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 h* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q $end
$var wire 1 i* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q $end
$var wire 1 j* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 k* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~0_combout $end
$var wire 1 l* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 m* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 n* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout $end
$var wire 1 o* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 p* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 q* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 r* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 s* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 t* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 u* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 v* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~0_combout $end
$var wire 1 w* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q $end
$var wire 1 x* auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q $end
$var wire 1 y* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 z* MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 {* MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout $end
$var wire 1 |* MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 $end
$var wire 1 }* MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout $end
$var wire 1 ~* MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 $end
$var wire 1 !+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout $end
$var wire 1 "+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~10 $end
$var wire 1 #+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout $end
$var wire 1 $+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 $end
$var wire 1 %+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout $end
$var wire 1 &+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 $end
$var wire 1 '+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout $end
$var wire 1 (+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 $end
$var wire 1 )+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout $end
$var wire 1 *+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 $end
$var wire 1 ++ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout $end
$var wire 1 ,+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 $end
$var wire 1 -+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout $end
$var wire 1 .+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 $end
$var wire 1 /+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout $end
$var wire 1 0+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 $end
$var wire 1 1+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout $end
$var wire 1 2+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout $end
$var wire 1 3+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 4+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q $end
$var wire 1 5+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout $end
$var wire 1 6+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout $end
$var wire 1 7+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q $end
$var wire 1 8+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout $end
$var wire 1 9+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q $end
$var wire 1 :+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q $end
$var wire 1 ;+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 <+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q $end
$var wire 1 =+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q $end
$var wire 1 >+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 ?+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q $end
$var wire 1 @+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q $end
$var wire 1 A+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~0_combout $end
$var wire 1 B+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 C+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 D+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout $end
$var wire 1 E+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 F+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout $end
$var wire 1 G+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout $end
$var wire 1 H+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 I+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 J+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 K+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 L+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~0_combout $end
$var wire 1 M+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q $end
$var wire 1 N+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q $end
$var wire 1 O+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 P+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 Q+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout $end
$var wire 1 R+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout $end
$var wire 1 S+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout $end
$var wire 1 T+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout $end
$var wire 1 U+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout $end
$var wire 1 V+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout $end
$var wire 1 W+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout $end
$var wire 1 X+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout $end
$var wire 1 Y+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout $end
$var wire 1 Z+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout $end
$var wire 1 [+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout $end
$var wire 1 \+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout $end
$var wire 1 ]+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout $end
$var wire 1 ^+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout $end
$var wire 1 _+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout $end
$var wire 1 `+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout $end
$var wire 1 a+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout $end
$var wire 1 b+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q $end
$var wire 1 c+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout $end
$var wire 1 d+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout $end
$var wire 1 e+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q $end
$var wire 1 f+ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 g+ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 h+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 i+ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 j+ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout $end
$var wire 1 k+ KEY[3]~input_o $end
$var wire 1 l+ CLOCK0|CLKManual~0_combout $end
$var wire 1 m+ KEY[0]~input_o $end
$var wire 1 n+ CLOCK_50~input_o $end
$var wire 1 o+ CLOCK0|rreset[1]~1_combout $end
$var wire 1 p+ CLOCK0|rreset~0_combout $end
$var wire 1 q+ CLOCK0|Reset~combout $end
$var wire 1 r+ CLOCK0|CLKManual~q $end
$var wire 1 s+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF $end
$var wire 1 t+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT $end
$var wire 1 u+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 $end
$var wire 1 v+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 $end
$var wire 1 w+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 $end
$var wire 1 x+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 $end
$var wire 1 y+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 $end
$var wire 1 z+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 $end
$var wire 1 {+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP $end
$var wire 1 |+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 $end
$var wire 1 }+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM $end
$var wire 1 ~+ CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 $end
$var wire 1 !, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT $end
$var wire 1 ", CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN $end
$var wire 1 #, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 $end
$var wire 1 $, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK $end
$var wire 1 %, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 $end
$var wire 1 &, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 $end
$var wire 1 ', CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 $end
$var wire 1 (, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 $end
$var wire 1 ), CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 $end
$var wire 1 *, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 $end
$var wire 1 +, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 $end
$var wire 1 ,, CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 $end
$var wire 1 -, SW[0]~input_o $end
$var wire 1 ., SW[1]~input_o $end
$var wire 1 /, SW[2]~input_o $end
$var wire 1 0, CLOCK0|Add2~77_sumout $end
$var wire 1 1, CLOCK0|Add2~2 $end
$var wire 1 2, CLOCK0|Add2~5_sumout $end
$var wire 1 3, SW[3]~input_o $end
$var wire 1 4, SW[4]~input_o $end
$var wire 1 5, CLOCK0|Add1~0_combout $end
$var wire 1 6, CLOCK0|Equal1~1_combout $end
$var wire 1 7, CLOCK0|Equal1~2_combout $end
$var wire 1 8, CLOCK0|Equal1~3_combout $end
$var wire 1 9, CLOCK0|Equal1~4_combout $end
$var wire 1 :, CLOCK0|Equal1~5_combout $end
$var wire 1 ;, CLOCK0|Add1~1_combout $end
$var wire 1 <, CLOCK0|Add2~6 $end
$var wire 1 =, CLOCK0|Add2~93_sumout $end
$var wire 1 >, CLOCK0|Add2~94 $end
$var wire 1 ?, CLOCK0|Add2~97_sumout $end
$var wire 1 @, CLOCK0|Add2~98 $end
$var wire 1 A, CLOCK0|Add2~101_sumout $end
$var wire 1 B, CLOCK0|Equal1~6_combout $end
$var wire 1 C, CLOCK0|Equal1~7_combout $end
$var wire 1 D, CLOCK0|Add2~78 $end
$var wire 1 E, CLOCK0|Add2~49_sumout $end
$var wire 1 F, CLOCK0|Add2~50 $end
$var wire 1 G, CLOCK0|Add2~53_sumout $end
$var wire 1 H, CLOCK0|Add2~54 $end
$var wire 1 I, CLOCK0|Add2~57_sumout $end
$var wire 1 J, CLOCK0|Add2~58 $end
$var wire 1 K, CLOCK0|Add2~13_sumout $end
$var wire 1 L, CLOCK0|Add2~14 $end
$var wire 1 M, CLOCK0|Add2~17_sumout $end
$var wire 1 N, CLOCK0|Add2~18 $end
$var wire 1 O, CLOCK0|Add2~21_sumout $end
$var wire 1 P, CLOCK0|Add2~22 $end
$var wire 1 Q, CLOCK0|Add2~25_sumout $end
$var wire 1 R, CLOCK0|Add2~26 $end
$var wire 1 S, CLOCK0|Add2~29_sumout $end
$var wire 1 T, CLOCK0|Add2~30 $end
$var wire 1 U, CLOCK0|Add2~33_sumout $end
$var wire 1 V, CLOCK0|Add2~34 $end
$var wire 1 W, CLOCK0|Add2~37_sumout $end
$var wire 1 X, CLOCK0|Add2~38 $end
$var wire 1 Y, CLOCK0|Add2~65_sumout $end
$var wire 1 Z, CLOCK0|Add2~66 $end
$var wire 1 [, CLOCK0|Add2~73_sumout $end
$var wire 1 \, CLOCK0|Add2~74 $end
$var wire 1 ], CLOCK0|Add2~9_sumout $end
$var wire 1 ^, CLOCK0|Add2~10 $end
$var wire 1 _, CLOCK0|Add2~41_sumout $end
$var wire 1 `, CLOCK0|Add2~42 $end
$var wire 1 a, CLOCK0|Add2~61_sumout $end
$var wire 1 b, CLOCK0|Add2~62 $end
$var wire 1 c, CLOCK0|Add2~69_sumout $end
$var wire 1 d, CLOCK0|Add2~70 $end
$var wire 1 e, CLOCK0|Add2~45_sumout $end
$var wire 1 f, CLOCK0|Add2~46 $end
$var wire 1 g, CLOCK0|Add2~81_sumout $end
$var wire 1 h, CLOCK0|Add2~82 $end
$var wire 1 i, CLOCK0|Add2~85_sumout $end
$var wire 1 j, CLOCK0|Add2~86 $end
$var wire 1 k, CLOCK0|Add2~89_sumout $end
$var wire 1 l, CLOCK0|Add2~90 $end
$var wire 1 m, CLOCK0|Add2~1_sumout $end
$var wire 1 n, CLOCK0|Equal1~0_combout $end
$var wire 1 o, CLOCK0|CLKAutoSlow~0_combout $end
$var wire 1 p, CLOCK0|CLKAutoSlow~q $end
$var wire 1 q, CLOCK0|Add3~21_sumout $end
$var wire 1 r, CLOCK0|Add3~22 $end
$var wire 1 s, CLOCK0|Add3~25_sumout $end
$var wire 1 t, CLOCK0|Add3~26 $end
$var wire 1 u, CLOCK0|Add3~29_sumout $end
$var wire 1 v, CLOCK0|Add3~30 $end
$var wire 1 w, CLOCK0|Add3~1_sumout $end
$var wire 1 x, CLOCK0|Equal2~0_combout $end
$var wire 1 y, CLOCK0|Add3~2 $end
$var wire 1 z, CLOCK0|Add3~5_sumout $end
$var wire 1 {, CLOCK0|Equal2~1_combout $end
$var wire 1 |, CLOCK0|Add3~6 $end
$var wire 1 }, CLOCK0|Add3~9_sumout $end
$var wire 1 ~, CLOCK0|Equal2~2_combout $end
$var wire 1 !- CLOCK0|Add3~10 $end
$var wire 1 "- CLOCK0|Add3~13_sumout $end
$var wire 1 #- CLOCK0|Equal2~3_combout $end
$var wire 1 $- CLOCK0|Add3~14 $end
$var wire 1 %- CLOCK0|Add3~17_sumout $end
$var wire 1 &- CLOCK0|Equal2~4_combout $end
$var wire 1 '- CLOCK0|Equal2~5_combout $end
$var wire 1 (- CLOCK0|Equal2~6_combout $end
$var wire 1 )- CLOCK0|CLKAutoFast~0_combout $end
$var wire 1 *- CLOCK0|CLKAutoFast~q $end
$var wire 1 +- KEY[1]~input_o $end
$var wire 1 ,- CLOCK0|CLKSelectFast~0_combout $end
$var wire 1 -- CLOCK0|CLKSelectFast~q $end
$var wire 1 .- CLOCK0|CLK~0_combout $end
$var wire 1 /- KEY[2]~input_o $end
$var wire 1 0- CLOCK0|CLKSelectAuto~0_combout $end
$var wire 1 1- CLOCK0|oCLK_50a~0_combout $end
$var wire 1 2- CLOCK0|oCLK_50a~q $end
$var wire 1 3- CLOCK0|oCLK_50~combout $end
$var wire 1 4- SW[5]~input_o $end
$var wire 1 5- CLOCK0|Timer10|Add0~73_sumout $end
$var wire 1 6- CLOCK0|Timer10|contador[27]~0_combout $end
$var wire 1 7- CLOCK0|Timer10|stop~1_combout $end
$var wire 1 8- CLOCK0|Timer10|Add0~74 $end
$var wire 1 9- CLOCK0|Timer10|Add0~77_sumout $end
$var wire 1 :- CLOCK0|Timer10|Add0~78 $end
$var wire 1 ;- CLOCK0|Timer10|Add0~33_sumout $end
$var wire 1 <- CLOCK0|Timer10|Add0~34 $end
$var wire 1 =- CLOCK0|Timer10|Add0~69_sumout $end
$var wire 1 >- CLOCK0|Timer10|Add0~70 $end
$var wire 1 ?- CLOCK0|Timer10|Add0~65_sumout $end
$var wire 1 @- CLOCK0|Timer10|Add0~66 $end
$var wire 1 A- CLOCK0|Timer10|Add0~61_sumout $end
$var wire 1 B- CLOCK0|Timer10|Add0~62 $end
$var wire 1 C- CLOCK0|Timer10|Add0~57_sumout $end
$var wire 1 D- CLOCK0|Timer10|Add0~58 $end
$var wire 1 E- CLOCK0|Timer10|Add0~125_sumout $end
$var wire 1 F- CLOCK0|Timer10|Add0~126 $end
$var wire 1 G- CLOCK0|Timer10|Add0~121_sumout $end
$var wire 1 H- CLOCK0|Timer10|Add0~122 $end
$var wire 1 I- CLOCK0|Timer10|Add0~41_sumout $end
$var wire 1 J- CLOCK0|Timer10|Add0~42 $end
$var wire 1 K- CLOCK0|Timer10|Add0~113_sumout $end
$var wire 1 L- CLOCK0|Timer10|Add0~114 $end
$var wire 1 M- CLOCK0|Timer10|Add0~37_sumout $end
$var wire 1 N- CLOCK0|Timer10|Add0~38 $end
$var wire 1 O- CLOCK0|Timer10|Add0~101_sumout $end
$var wire 1 P- CLOCK0|Timer10|Add0~102 $end
$var wire 1 Q- CLOCK0|Timer10|Add0~105_sumout $end
$var wire 1 R- CLOCK0|Timer10|Add0~106 $end
$var wire 1 S- CLOCK0|Timer10|Add0~109_sumout $end
$var wire 1 T- CLOCK0|Timer10|Add0~110 $end
$var wire 1 U- CLOCK0|Timer10|Add0~5_sumout $end
$var wire 1 V- CLOCK0|Timer10|Add0~6 $end
$var wire 1 W- CLOCK0|Timer10|Add0~117_sumout $end
$var wire 1 X- CLOCK0|Timer10|Add0~118 $end
$var wire 1 Y- CLOCK0|Timer10|Add0~45_sumout $end
$var wire 1 Z- CLOCK0|Timer10|Add0~46 $end
$var wire 1 [- CLOCK0|Timer10|Add0~49_sumout $end
$var wire 1 \- CLOCK0|Timer10|Add0~50 $end
$var wire 1 ]- CLOCK0|Timer10|Add0~53_sumout $end
$var wire 1 ^- CLOCK0|Timer10|Add0~54 $end
$var wire 1 _- CLOCK0|Timer10|Add0~9_sumout $end
$var wire 1 `- CLOCK0|Timer10|Add0~10 $end
$var wire 1 a- CLOCK0|Timer10|Add0~13_sumout $end
$var wire 1 b- CLOCK0|Timer10|Add0~14 $end
$var wire 1 c- CLOCK0|Timer10|Add0~17_sumout $end
$var wire 1 d- CLOCK0|Timer10|Add0~18 $end
$var wire 1 e- CLOCK0|Timer10|Add0~21_sumout $end
$var wire 1 f- CLOCK0|Timer10|Add0~22 $end
$var wire 1 g- CLOCK0|Timer10|Add0~25_sumout $end
$var wire 1 h- CLOCK0|Timer10|Add0~26 $end
$var wire 1 i- CLOCK0|Timer10|Add0~29_sumout $end
$var wire 1 j- CLOCK0|Timer10|Add0~30 $end
$var wire 1 k- CLOCK0|Timer10|Add0~1_sumout $end
$var wire 1 l- CLOCK0|Timer10|Equal0~0_combout $end
$var wire 1 m- CLOCK0|Timer10|Equal0~1_combout $end
$var wire 1 n- CLOCK0|Timer10|Equal0~2_combout $end
$var wire 1 o- CLOCK0|Timer10|Equal0~3_combout $end
$var wire 1 p- CLOCK0|Timer10|Add0~2 $end
$var wire 1 q- CLOCK0|Timer10|Add0~81_sumout $end
$var wire 1 r- CLOCK0|Timer10|Add0~82 $end
$var wire 1 s- CLOCK0|Timer10|Add0~85_sumout $end
$var wire 1 t- CLOCK0|Timer10|Add0~86 $end
$var wire 1 u- CLOCK0|Timer10|Add0~89_sumout $end
$var wire 1 v- CLOCK0|Timer10|Add0~90 $end
$var wire 1 w- CLOCK0|Timer10|Add0~93_sumout $end
$var wire 1 x- CLOCK0|Timer10|Add0~94 $end
$var wire 1 y- CLOCK0|Timer10|Add0~97_sumout $end
$var wire 1 z- CLOCK0|Timer10|Equal0~4_combout $end
$var wire 1 {- CLOCK0|Timer10|Equal0~5_combout $end
$var wire 1 |- CLOCK0|Timer10|Equal0~6_combout $end
$var wire 1 }- CLOCK0|Timer10|stop~0_combout $end
$var wire 1 ~- CLOCK0|Timer10|stop~q $end
$var wire 1 !. CLOCK0|CLKSelectAuto~q $end
$var wire 1 ". CLOCK0|CLK~combout $end
$var wire 1 #. CPU0|Processor|Add0~1_sumout $end
$var wire 1 $. CPU0|Processor|Add0~2 $end
$var wire 1 %. CPU0|Processor|Add0~5_sumout $end
$var wire 1 &. CPU0|Processor|Add0~6 $end
$var wire 1 '. CPU0|Processor|Add0~9_sumout $end
$var wire 1 (. CPU0|Processor|Add0~10 $end
$var wire 1 ). CPU0|Processor|Add0~13_sumout $end
$var wire 1 *. CPU0|Processor|Add0~14 $end
$var wire 1 +. CPU0|Processor|Add0~17_sumout $end
$var wire 1 ,. CPU0|Processor|Add0~18 $end
$var wire 1 -. CPU0|Processor|Add0~21_sumout $end
$var wire 1 .. CPU0|Processor|Add0~22 $end
$var wire 1 /. CPU0|Processor|Add0~25_sumout $end
$var wire 1 0. CPU0|Processor|Add0~26 $end
$var wire 1 1. CPU0|Processor|Add0~29_sumout $end
$var wire 1 2. CPU0|Processor|Add0~30 $end
$var wire 1 3. CPU0|Processor|Add0~33_sumout $end
$var wire 1 4. CPU0|Processor|Add0~34 $end
$var wire 1 5. CPU0|Processor|Add0~37_sumout $end
$var wire 1 6. CPU0|Processor|Add0~38 $end
$var wire 1 7. CPU0|Processor|Add0~41_sumout $end
$var wire 1 8. CPU0|Processor|Add0~42 $end
$var wire 1 9. CPU0|Processor|Add0~45_sumout $end
$var wire 1 :. CPU0|Processor|Add0~46 $end
$var wire 1 ;. CPU0|Processor|Add0~49_sumout $end
$var wire 1 <. CPU0|Processor|Add0~50 $end
$var wire 1 =. CPU0|Processor|Add0~53_sumout $end
$var wire 1 >. CPU0|Processor|Add0~54 $end
$var wire 1 ?. CPU0|Processor|Add0~57_sumout $end
$var wire 1 @. CPU0|Processor|Add0~58 $end
$var wire 1 A. CPU0|Processor|Add0~61_sumout $end
$var wire 1 B. CPU0|Processor|Add0~62 $end
$var wire 1 C. CPU0|Processor|Add0~65_sumout $end
$var wire 1 D. CPU0|Processor|Add0~66 $end
$var wire 1 E. CPU0|Processor|Add0~69_sumout $end
$var wire 1 F. MEMCODE|is_usermem~0_combout $end
$var wire 1 G. CPU0|Processor|Add0~70 $end
$var wire 1 H. CPU0|Processor|Add0~73_sumout $end
$var wire 1 I. CPU0|Processor|Add0~74 $end
$var wire 1 J. CPU0|Processor|Add0~77_sumout $end
$var wire 1 K. CPU0|Processor|Add0~78 $end
$var wire 1 L. CPU0|Processor|Add0~81_sumout $end
$var wire 1 M. CPU0|Processor|PC[22]~0_combout $end
$var wire 1 N. CPU0|Processor|Add0~82 $end
$var wire 1 O. CPU0|Processor|Add0~85_sumout $end
$var wire 1 P. CPU0|Processor|Add0~86 $end
$var wire 1 Q. CPU0|Processor|Add0~89_sumout $end
$var wire 1 R. CPU0|Processor|Add0~90 $end
$var wire 1 S. CPU0|Processor|Add0~93_sumout $end
$var wire 1 T. CPU0|Processor|Add0~94 $end
$var wire 1 U. CPU0|Processor|Add0~97_sumout $end
$var wire 1 V. CPU0|Processor|Add0~98 $end
$var wire 1 W. CPU0|Processor|Add0~101_sumout $end
$var wire 1 X. CPU0|Processor|Add0~102 $end
$var wire 1 Y. CPU0|Processor|Add0~105_sumout $end
$var wire 1 Z. CPU0|Processor|Add0~106 $end
$var wire 1 [. CPU0|Processor|Add0~109_sumout $end
$var wire 1 \. CPU0|Processor|Add0~110 $end
$var wire 1 ]. CPU0|Processor|Add0~113_sumout $end
$var wire 1 ^. CPU0|Processor|Add0~114 $end
$var wire 1 _. CPU0|Processor|Add0~117_sumout $end
$var wire 1 `. MEMCODE|is_usermem~1_combout $end
$var wire 1 a. MEMCODE|is_usermem~2_combout $end
$var wire 1 b. MEMCODE|wReadData[0]~32_combout $end
$var wire 1 c. MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 d. MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~1_combout $end
$var wire 1 e. MEMCODE|wReadData[12]~45_combout $end
$var wire 1 f. MEMCODE|wReadData[13]~46_combout $end
$var wire 1 g. CPU0|Processor|Selector29~0_combout $end
$var wire 1 h. MEMCODE|wReadData[1]~36_combout $end
$var wire 1 i. MEMCODE|wReadData[3]~37_combout $end
$var wire 1 j. MEMCODE|wReadData[5]~35_combout $end
$var wire 1 k. CPU0|Processor|ImmGen|WideOr1~0_combout $end
$var wire 1 l. CPU0|Processor|Selector28~2_combout $end
$var wire 1 m. MEMCODE|wReadData[6]~38_combout $end
$var wire 1 n. CPU0|Processor|Selector28~0_combout $end
$var wire 1 o. CPU0|Processor|Selector29~1_combout $end
$var wire 1 p. CPU0|Processor|ImmGen|WideOr1~1_combout $end
$var wire 1 q. CPU0|Processor|ImmGen|Selector5~0_combout $end
$var wire 1 r. CPU0|Processor|ImmGen|Selector4~0_combout $end
$var wire 1 s. CPU0|Processor|ImmGen|Selector4~1_combout $end
$var wire 1 t. CPU0|Processor|ImmGen|Selector4~2_combout $end
$var wire 1 u. CPU0|Processor|ImmGen|Selector4~3_combout $end
$var wire 1 v. CPU0|Processor|ImmGen|Selector4~4_combout $end
$var wire 1 w. MEMCODE|wReadData[20]~41_combout $end
$var wire 1 x. MEMCODE|is_usermem~3_combout $end
$var wire 1 y. CPU0|Processor|CtrUNI|Decoder0~2_combout $end
$var wire 1 z. CPU0|Processor|ImmGen|Selector5~4_combout $end
$var wire 1 {. CPU0|Processor|ImmGen|Selector5~5_combout $end
$var wire 1 |. CPU0|Processor|ImmGen|Selector5~6_combout $end
$var wire 1 }. CPU0|Processor|RegsUNI|Mux29~0_combout $end
$var wire 1 ~. CPU0|Processor|RegsUNI|Mux29~1_combout $end
$var wire 1 !/ CPU0|Processor|ALUunit|ShiftRight0~4_combout $end
$var wire 1 "/ CPU0|Processor|Selector28~3_combout $end
$var wire 1 #/ CPU0|Processor|Selector28~4_combout $end
$var wire 1 $/ MEMCODE|wReadData[23]~40_combout $end
$var wire 1 %/ CPU0|Processor|RegsUNI|Mux61~0_combout $end
$var wire 1 &/ CPU0|Processor|Selector28~5_combout $end
$var wire 1 '/ CPU0|Processor|CtrUNI|WideOr7~0_combout $end
$var wire 1 (/ CPU0|Processor|CtrUNI|WideOr7~1_combout $end
$var wire 1 )/ MEMCODE|wReadData[30]~44_combout $end
$var wire 1 */ CPU0|Processor|ALUunit|LessThan0~0_combout $end
$var wire 1 +/ CPU0|Processor|ALUControlunit|Equal0~0_combout $end
$var wire 1 ,/ CPU0|Processor|ALUControlunit|Mux6~0_combout $end
$var wire 1 -/ CPU0|Processor|CtrUNI|Decoder0~0_combout $end
$var wire 1 ./ CPU0|Processor|ALUControlunit|Mux6~1_combout $end
$var wire 1 // CPU0|Processor|ALUControlunit|Mux6~2_combout $end
$var wire 1 0/ CPU0|Processor|ALUunit|Mux30~0_combout $end
$var wire 1 1/ CPU0|Processor|ALUunit|Mux30~1_combout $end
$var wire 1 2/ CPU0|Processor|Selector28~6_combout $end
$var wire 1 3/ CPU0|Processor|ImmGen|Selector5~1_combout $end
$var wire 1 4/ CPU0|Processor|ImmGen|Selector5~2_combout $end
$var wire 1 5/ CPU0|Processor|ImmGen|Selector5~3_combout $end
$var wire 1 6/ CPU0|Processor|ALUunit|ShiftRight0~0_combout $end
$var wire 1 7/ CPU0|Processor|ALUunit|LessThan0~15_combout $end
$var wire 1 8/ CPU0|Processor|Selector27~0_combout $end
$var wire 1 9/ CPU0|Processor|Selector27~1_combout $end
$var wire 1 :/ MEMCODE|wReadData[24]~42_combout $end
$var wire 1 ;/ CPU0|Processor|Selector27~2_combout $end
$var wire 1 </ CPU0|Processor|ALUunit|Mux5~1_combout $end
$var wire 1 =/ CPU0|Processor|ALUunit|Mux30~2_combout $end
$var wire 1 >/ CPU0|Processor|ALUunit|Mux30~3_combout $end
$var wire 1 ?/ CPU0|Processor|Selector31~0_combout $end
$var wire 1 @/ CPU0|Processor|Selector30~0_combout $end
$var wire 1 A/ MEMCODE|wReadData[25]~51_combout $end
$var wire 1 B/ CPU0|Processor|ImmGen|WideOr0~0_combout $end
$var wire 1 C/ CPU0|Processor|ImmGen|WideOr0~1_combout $end
$var wire 1 D/ CPU0|Processor|ImmGen|WideOr0~2_combout $end
$var wire 1 E/ CPU0|Processor|ImmGen|WideOr0~3_combout $end
$var wire 1 F/ CPU0|Processor|Selector26~0_combout $end
$var wire 1 G/ MEMCODE|wReadData[26]~50_combout $end
$var wire 1 H/ CPU0|Processor|Selector25~0_combout $end
$var wire 1 I/ MEMCODE|wReadData[27]~49_combout $end
$var wire 1 J/ CPU0|Processor|Selector24~0_combout $end
$var wire 1 K/ MEMCODE|wReadData[28]~47_combout $end
$var wire 1 L/ CPU0|Processor|Selector23~0_combout $end
$var wire 1 M/ MEMCODE|wReadData[29]~53_combout $end
$var wire 1 N/ CPU0|Processor|Selector22~0_combout $end
$var wire 1 O/ CPU0|Processor|Selector21~0_combout $end
$var wire 1 P/ MEMCODE|wReadData[31]~48_combout $end
$var wire 1 Q/ CPU0|Processor|ImmGen|Selector0~0_combout $end
$var wire 1 R/ CPU0|Processor|Selector28~7_combout $end
$var wire 1 S/ CPU0|Processor|ImmGen|Selector0~1_combout $end
$var wire 1 T/ CPU0|Processor|ImmGen|Selector0~2_combout $end
$var wire 1 U/ CPU0|Processor|ImmGen|Selector0~3_combout $end
$var wire 1 V/ CPU0|Processor|Selector20~0_combout $end
$var wire 1 W/ CPU0|Processor|ImmGen|WideOr1~2_combout $end
$var wire 1 X/ CPU0|Processor|ImmGen|WideOr1~3_combout $end
$var wire 1 Y/ CPU0|Processor|Selector15~0_combout $end
$var wire 1 Z/ CPU0|Processor|Selector19~0_combout $end
$var wire 1 [/ CPU0|Processor|Selector19~1_combout $end
$var wire 1 \/ CPU0|Processor|ImmGen|WideOr1~4_combout $end
$var wire 1 ]/ CPU0|Processor|Selector18~0_combout $end
$var wire 1 ^/ CPU0|Processor|CtrUNI|WideOr1~1_combout $end
$var wire 1 _/ CPU0|Processor|ImmGen|WideOr1~5_combout $end
$var wire 1 `/ CPU0|Processor|Selector17~0_combout $end
$var wire 1 a/ CPU0|Processor|Selector17~1_combout $end
$var wire 1 b/ CPU0|Processor|Selector16~0_combout $end
$var wire 1 c/ CPU0|Processor|Selector16~1_combout $end
$var wire 1 d/ MEMCODE|wReadData[16]~52_combout $end
$var wire 1 e/ CPU0|Processor|Selector15~1_combout $end
$var wire 1 f/ CPU0|Processor|Selector15~2_combout $end
$var wire 1 g/ CPU0|Processor|Selector14~0_combout $end
$var wire 1 h/ CPU0|Processor|Selector14~1_combout $end
$var wire 1 i/ CPU0|Processor|Selector13~0_combout $end
$var wire 1 j/ CPU0|Processor|Selector13~1_combout $end
$var wire 1 k/ CPU0|Processor|Selector12~0_combout $end
$var wire 1 l/ CPU0|Processor|Selector12~1_combout $end
$var wire 1 m/ CPU0|Processor|Selector11~0_combout $end
$var wire 1 n/ CPU0|Processor|Selector11~1_combout $end
$var wire 1 o/ CPU0|Processor|Selector10~0_combout $end
$var wire 1 p/ CPU0|Processor|Selector10~1_combout $end
$var wire 1 q/ CPU0|Processor|Selector9~0_combout $end
$var wire 1 r/ CPU0|Processor|Selector9~1_combout $end
$var wire 1 s/ CPU0|Processor|Selector8~0_combout $end
$var wire 1 t/ CPU0|Processor|Selector8~1_combout $end
$var wire 1 u/ CPU0|Processor|Selector7~0_combout $end
$var wire 1 v/ CPU0|Processor|Selector7~1_combout $end
$var wire 1 w/ CPU0|Processor|Selector6~0_combout $end
$var wire 1 x/ CPU0|Processor|Selector6~1_combout $end
$var wire 1 y/ CPU0|Processor|Selector5~0_combout $end
$var wire 1 z/ CPU0|Processor|Selector5~1_combout $end
$var wire 1 {/ CPU0|Processor|Selector4~0_combout $end
$var wire 1 |/ CPU0|Processor|Selector4~1_combout $end
$var wire 1 }/ CPU0|Processor|ImmGen|oImm[28]~0_combout $end
$var wire 1 ~/ CPU0|Processor|Selector3~0_combout $end
$var wire 1 !0 CPU0|Processor|Selector2~0_combout $end
$var wire 1 "0 CPU0|Processor|Selector2~1_combout $end
$var wire 1 #0 CPU0|Processor|Selector1~0_combout $end
$var wire 1 $0 CPU0|Processor|Selector1~1_combout $end
$var wire 1 %0 CPU0|Processor|Selector0~0_combout $end
$var wire 1 &0 CPU0|Processor|ALUunit|Mult0~548 $end
$var wire 1 '0 CPU0|Processor|ALUunit|Mult0~45 $end
$var wire 1 (0 CPU0|Processor|ALUunit|Mult0~547 $end
$var wire 1 )0 CPU0|Processor|ALUunit|Mult0~44 $end
$var wire 1 *0 CPU0|Processor|ALUunit|Mult0~546 $end
$var wire 1 +0 CPU0|Processor|ALUunit|Mult0~43 $end
$var wire 1 ,0 CPU0|Processor|ALUunit|Mult0~545 $end
$var wire 1 -0 CPU0|Processor|ALUunit|Mult0~42 $end
$var wire 1 .0 CPU0|Processor|ALUunit|Mult0~544 $end
$var wire 1 /0 CPU0|Processor|ALUunit|Mult0~41 $end
$var wire 1 00 CPU0|Processor|ALUunit|Mult0~543 $end
$var wire 1 10 CPU0|Processor|ALUunit|Mult0~40 $end
$var wire 1 20 CPU0|Processor|ALUunit|Mult0~542 $end
$var wire 1 30 CPU0|Processor|ALUunit|Mult0~39 $end
$var wire 1 40 CPU0|Processor|ALUunit|Mult0~541 $end
$var wire 1 50 CPU0|Processor|ALUunit|Mult0~38 $end
$var wire 1 60 CPU0|Processor|ALUunit|Mult0~540 $end
$var wire 1 70 CPU0|Processor|ALUunit|Mult0~37 $end
$var wire 1 80 CPU0|Processor|ALUunit|Mult0~539 $end
$var wire 1 90 CPU0|Processor|ALUunit|Mult0~36 $end
$var wire 1 :0 CPU0|Processor|ALUunit|Mult0~538 $end
$var wire 1 ;0 CPU0|Processor|ALUunit|Mult0~35 $end
$var wire 1 <0 CPU0|Processor|ALUunit|Mult0~537 $end
$var wire 1 =0 CPU0|Processor|ALUunit|Mult0~34 $end
$var wire 1 >0 CPU0|Processor|ALUunit|Mult0~536 $end
$var wire 1 ?0 CPU0|Processor|ALUunit|Mult0~33 $end
$var wire 1 @0 CPU0|Processor|ALUunit|Mult0~535 $end
$var wire 1 A0 CPU0|Processor|ALUunit|Mult0~32 $end
$var wire 1 B0 CPU0|Processor|ALUunit|Mult0~534 $end
$var wire 1 C0 CPU0|Processor|ALUunit|Mult0~31 $end
$var wire 1 D0 CPU0|Processor|ALUunit|Mult0~533_resulta $end
$var wire 1 E0 CPU0|Processor|ALUunit|Mult0~30 $end
$var wire 1 F0 CPU0|Processor|ALUunit|Mult0~419 $end
$var wire 1 G0 CPU0|Processor|ALUunit|Mult0~427 $end
$var wire 1 H0 CPU0|Processor|ALUunit|Mult0~435 $end
$var wire 1 I0 CPU0|Processor|ALUunit|Mult0~407 $end
$var wire 1 J0 CPU0|Processor|ALUunit|Mult0~475 $end
$var wire 1 K0 CPU0|Processor|ALUunit|Mult0~443 $end
$var wire 1 L0 CPU0|Processor|ALUunit|Mult0~379 $end
$var wire 1 M0 CPU0|Processor|ALUunit|Mult0~387 $end
$var wire 1 N0 CPU0|Processor|ALUunit|Mult0~395 $end
$var wire 1 O0 CPU0|Processor|ALUunit|Mult0~403 $end
$var wire 1 P0 CPU0|Processor|ALUunit|Mult0~455 $end
$var wire 1 Q0 CPU0|Processor|ALUunit|Mult0~347 $end
$var wire 1 R0 CPU0|Processor|ALUunit|Mult0~355 $end
$var wire 1 S0 CPU0|Processor|ALUunit|Mult0~363 $end
$var wire 1 T0 CPU0|Processor|ALUunit|Mult0~2 $end
$var wire 1 U0 CPU0|Processor|ALUunit|Mult0~510_sumout $end
$var wire 1 V0 CPU0|Processor|ALUunit|Mult1~151 $end
$var wire 1 W0 CPU0|Processor|ALUunit|Mult1~510 $end
$var wire 1 X0 CPU0|Processor|ALUunit|Mult1~150 $end
$var wire 1 Y0 CPU0|Processor|ALUunit|Mult1~509 $end
$var wire 1 Z0 CPU0|Processor|ALUunit|Mult1~149 $end
$var wire 1 [0 CPU0|Processor|ALUunit|Mult1~508 $end
$var wire 1 \0 CPU0|Processor|ALUunit|Mult1~148 $end
$var wire 1 ]0 CPU0|Processor|ALUunit|Mult1~507 $end
$var wire 1 ^0 CPU0|Processor|ALUunit|Mult1~147 $end
$var wire 1 _0 CPU0|Processor|ALUunit|Mult1~506 $end
$var wire 1 `0 CPU0|Processor|ALUunit|Mult1~146 $end
$var wire 1 a0 CPU0|Processor|ALUunit|Mult1~505 $end
$var wire 1 b0 CPU0|Processor|ALUunit|Mult1~145 $end
$var wire 1 c0 CPU0|Processor|ALUunit|Mult1~504 $end
$var wire 1 d0 CPU0|Processor|ALUunit|Mult1~144 $end
$var wire 1 e0 CPU0|Processor|ALUunit|Mult1~503 $end
$var wire 1 f0 CPU0|Processor|ALUunit|Mult1~143 $end
$var wire 1 g0 CPU0|Processor|ALUunit|Mult1~502 $end
$var wire 1 h0 CPU0|Processor|ALUunit|Mult1~142 $end
$var wire 1 i0 CPU0|Processor|ALUunit|Mult1~501 $end
$var wire 1 j0 CPU0|Processor|ALUunit|Mult1~141 $end
$var wire 1 k0 CPU0|Processor|ALUunit|Mult1~500 $end
$var wire 1 l0 CPU0|Processor|ALUunit|Mult1~140 $end
$var wire 1 m0 CPU0|Processor|ALUunit|Mult1~499 $end
$var wire 1 n0 CPU0|Processor|ALUunit|Mult1~139 $end
$var wire 1 o0 CPU0|Processor|ALUunit|Mult1~498 $end
$var wire 1 p0 CPU0|Processor|ALUunit|Mult1~138 $end
$var wire 1 q0 CPU0|Processor|ALUunit|Mult1~497 $end
$var wire 1 r0 CPU0|Processor|ALUunit|Mult1~137 $end
$var wire 1 s0 CPU0|Processor|ALUunit|Mult1~496 $end
$var wire 1 t0 CPU0|Processor|ALUunit|Mult1~136_resulta $end
$var wire 1 u0 CPU0|Processor|ALUunit|Mult1~495 $end
$var wire 1 v0 CPU0|Processor|ALUunit|Mult1~1205_cout $end
$var wire 1 w0 CPU0|Processor|ALUunit|Mult1~1201_cout $end
$var wire 1 x0 CPU0|Processor|ALUunit|Mult1~1197_cout $end
$var wire 1 y0 CPU0|Processor|ALUunit|Mult1~1193_cout $end
$var wire 1 z0 CPU0|Processor|ALUunit|Mult1~1189_cout $end
$var wire 1 {0 CPU0|Processor|ALUunit|Mult1~1185_cout $end
$var wire 1 |0 CPU0|Processor|ALUunit|Mult1~1181_cout $end
$var wire 1 }0 CPU0|Processor|ALUunit|Mult1~1177_cout $end
$var wire 1 ~0 CPU0|Processor|ALUunit|Mult1~1173_cout $end
$var wire 1 !1 CPU0|Processor|ALUunit|Mult1~1169_cout $end
$var wire 1 "1 CPU0|Processor|ALUunit|Mult1~1165_cout $end
$var wire 1 #1 CPU0|Processor|ALUunit|Mult1~1161_cout $end
$var wire 1 $1 CPU0|Processor|ALUunit|Mult1~1157_cout $end
$var wire 1 %1 CPU0|Processor|ALUunit|Mult1~812_cout $end
$var wire 1 &1 CPU0|Processor|ALUunit|Mult1~2 $end
$var wire 1 '1 CPU0|Processor|ALUunit|Mult1~113_sumout $end
$var wire 1 (1 CPU0|Processor|ALUunit|Mult0~13 $end
$var wire 1 )1 CPU0|Processor|CtrUNI|Decoder0~1_combout $end
$var wire 1 *1 CPU0|Processor|ALUControlunit|Mux3~0_combout $end
$var wire 1 +1 CPU0|Processor|ALUControlunit|Mux7~0_combout $end
$var wire 1 ,1 CPU0|Processor|ALUunit|Mux30~4_combout $end
$var wire 1 -1 CPU0|Processor|ALUunit|Mux30~5_combout $end
$var wire 1 .1 CPU0|Processor|ALUunit|Add1~2 $end
$var wire 1 /1 CPU0|Processor|ALUunit|Add1~113_sumout $end
$var wire 1 01 CPU0|Processor|ALUunit|Mux30~6_combout $end
$var wire 1 11 CPU0|Processor|ALUControlunit|Mux5~0_combout $end
$var wire 1 21 CPU0|Processor|ALUControlunit|Mux5~1_combout $end
$var wire 1 31 CPU0|Processor|ALUControlunit|Mux4~0_combout $end
$var wire 1 41 CPU0|Processor|ALUControlunit|Mux4~1_combout $end
$var wire 1 51 CPU0|Processor|ALUunit|Mux30~7_combout $end
$var wire 1 61 CPU0|Processor|DwByteEnable[3]~3_combout $end
$var wire 1 71 MEMCODE|wReadData[22]~39_combout $end
$var wire 1 81 CPU0|Processor|Selector29~2_combout $end
$var wire 1 91 CPU0|Processor|Selector29~3_combout $end
$var wire 1 :1 CPU0|Processor|ALUunit|ShiftRight0~1_combout $end
$var wire 1 ;1 CPU0|Processor|ALUunit|Mux18~0_combout $end
$var wire 1 <1 CPU0|Processor|ALUunit|Mux31~0_combout $end
$var wire 1 =1 CPU0|Processor|ALUunit|Mux31~1_combout $end
$var wire 1 >1 CPU0|Processor|ALUunit|Mux31~2_combout $end
$var wire 1 ?1 CPU0|Processor|ALUunit|Mult0~1_sumout $end
$var wire 1 @1 CPU0|Processor|ALUunit|Mult1~1_sumout $end
$var wire 1 A1 CPU0|Processor|ALUunit|Mult0~12_resulta $end
$var wire 1 B1 CPU0|Processor|ALUunit|Mux31~3_combout $end
$var wire 1 C1 CPU0|Processor|ALUunit|Mux5~0_combout $end
$var wire 1 D1 CPU0|Processor|ALUunit|LessThan0~1_combout $end
$var wire 1 E1 CPU0|Processor|ALUunit|LessThan0~2_combout $end
$var wire 1 F1 CPU0|Processor|ALUunit|LessThan0~3_combout $end
$var wire 1 G1 CPU0|Processor|ALUunit|LessThan0~4_combout $end
$var wire 1 H1 CPU0|Processor|RegsUNI|Mux61~1_combout $end
$var wire 1 I1 CPU0|Processor|ALUunit|LessThan0~5_combout $end
$var wire 1 J1 CPU0|Processor|ALUunit|LessThan0~6_combout $end
$var wire 1 K1 CPU0|Processor|ALUunit|LessThan0~7_combout $end
$var wire 1 L1 CPU0|Processor|ALUunit|LessThan0~8_combout $end
$var wire 1 M1 CPU0|Processor|ALUunit|LessThan0~9_combout $end
$var wire 1 N1 CPU0|Processor|ALUunit|LessThan0~10_combout $end
$var wire 1 O1 CPU0|Processor|Selector28~8_combout $end
$var wire 1 P1 CPU0|Processor|ImmGen|Selector0~4_combout $end
$var wire 1 Q1 CPU0|Processor|ALUunit|LessThan0~11_combout $end
$var wire 1 R1 CPU0|Processor|ALUunit|LessThan0~12_combout $end
$var wire 1 S1 CPU0|Processor|ALUunit|LessThan0~13_combout $end
$var wire 1 T1 CPU0|Processor|ALUunit|LessThan0~14_combout $end
$var wire 1 U1 CPU0|Processor|ALUunit|LessThan0~16_combout $end
$var wire 1 V1 CPU0|Processor|ALUunit|Add1~1_sumout $end
$var wire 1 W1 CPU0|Processor|ALUunit|Mux31~4_combout $end
$var wire 1 X1 CPU0|Processor|ALUunit|Mux31~5_combout $end
$var wire 1 Y1 CPU0|Processor|DwByteEnable[2]~2_combout $end
$var wire 1 Z1 MEMCODE|wReadData[14]~43_combout $end
$var wire 1 [1 CPU0|Processor|DwByteEnable[1]~1_combout $end
$var wire 1 \1 MEMCODE|wReadData[2]~34_combout $end
$var wire 1 ]1 CPU0|Processor|CtrUNI|Decoder0~5_combout $end
$var wire 1 ^1 CPU0|Processor|DwByteEnable[0]~0_combout $end
$var wire 1 _1 MEMCODE|wReadData[4]~33_combout $end
$var wire 1 `1 CPU0|Processor|CtrUNI|WideOr1~0_combout $end
$var wire 1 a1 CPU0|Processor|Selector28~1_combout $end
$var wire 1 b1 CPU0|Processor|Selector27~3_combout $end
$var wire 1 c1 CPU0|Processor|ALUunit|Mux18~1_combout $end
$var wire 1 d1 CPU0|Processor|ALUunit|Mux0~0_combout $end
$var wire 1 e1 CPU0|Processor|ALUunit|Mux0~1_combout $end
$var wire 1 f1 CPU0|Processor|ALUunit|Mult0~346_sumout $end
$var wire 1 g1 CPU0|Processor|ALUunit|ShiftLeft0~0_combout $end
$var wire 1 h1 CPU0|Processor|ALUunit|Mux2~0_combout $end
$var wire 1 i1 CPU0|Processor|ALUunit|Mux2~1_combout $end
$var wire 1 j1 CPU0|Processor|CtrUNI|WideOr1~2_combout $end
$var wire 1 k1 CPU0|Processor|Selector12~2_combout $end
$var wire 1 l1 CPU0|Processor|Selector13~2_combout $end
$var wire 1 m1 CPU0|Processor|Selector14~2_combout $end
$var wire 1 n1 CPU0|Processor|Selector15~3_combout $end
$var wire 1 o1 CPU0|Processor|Selector18~1_combout $end
$var wire 1 p1 CPU0|Processor|Selector19~2_combout $end
$var wire 1 q1 CPU0|Processor|Selector21~1_combout $end
$var wire 1 r1 CPU0|Processor|ALUunit|Add1~114 $end
$var wire 1 s1 CPU0|Processor|ALUunit|Add1~82 $end
$var wire 1 t1 CPU0|Processor|ALUunit|Add1~106 $end
$var wire 1 u1 CPU0|Processor|ALUunit|Add1~118 $end
$var wire 1 v1 CPU0|Processor|ALUunit|Add1~126 $end
$var wire 1 w1 CPU0|Processor|ALUunit|Add1~122 $end
$var wire 1 x1 CPU0|Processor|ALUunit|Add1~94 $end
$var wire 1 y1 CPU0|Processor|ALUunit|Add1~110 $end
$var wire 1 z1 CPU0|Processor|ALUunit|Add1~98 $end
$var wire 1 {1 CPU0|Processor|ALUunit|Add1~102 $end
$var wire 1 |1 CPU0|Processor|ALUunit|Add1~86 $end
$var wire 1 }1 CPU0|Processor|ALUunit|Add1~90 $end
$var wire 1 ~1 CPU0|Processor|ALUunit|Add1~66 $end
$var wire 1 !2 CPU0|Processor|ALUunit|Add1~70 $end
$var wire 1 "2 CPU0|Processor|ALUunit|Add1~74 $end
$var wire 1 #2 CPU0|Processor|ALUunit|Add1~18 $end
$var wire 1 $2 CPU0|Processor|ALUunit|Add1~58 $end
$var wire 1 %2 CPU0|Processor|ALUunit|Add1~42 $end
$var wire 1 &2 CPU0|Processor|ALUunit|Add1~46 $end
$var wire 1 '2 CPU0|Processor|ALUunit|Add1~50 $end
$var wire 1 (2 CPU0|Processor|ALUunit|Add1~38 $end
$var wire 1 )2 CPU0|Processor|ALUunit|Add1~78 $end
$var wire 1 *2 CPU0|Processor|ALUunit|Add1~54 $end
$var wire 1 +2 CPU0|Processor|ALUunit|Add1~22 $end
$var wire 1 ,2 CPU0|Processor|ALUunit|Add1~26 $end
$var wire 1 -2 CPU0|Processor|ALUunit|Add1~30 $end
$var wire 1 .2 CPU0|Processor|ALUunit|Add1~34 $end
$var wire 1 /2 CPU0|Processor|ALUunit|Add1~62 $end
$var wire 1 02 CPU0|Processor|ALUunit|Add1~5_sumout $end
$var wire 1 12 CPU0|Processor|ALUunit|Add0~126_cout $end
$var wire 1 22 CPU0|Processor|ALUunit|Add0~122_cout $end
$var wire 1 32 CPU0|Processor|ALUunit|Add0~78 $end
$var wire 1 42 CPU0|Processor|ALUunit|Add0~102 $end
$var wire 1 52 CPU0|Processor|ALUunit|Add0~110 $end
$var wire 1 62 CPU0|Processor|ALUunit|Add0~118 $end
$var wire 1 72 CPU0|Processor|ALUunit|Add0~114 $end
$var wire 1 82 CPU0|Processor|ALUunit|Add0~90 $end
$var wire 1 92 CPU0|Processor|ALUunit|Add0~106 $end
$var wire 1 :2 CPU0|Processor|ALUunit|Add0~94 $end
$var wire 1 ;2 CPU0|Processor|ALUunit|Add0~98 $end
$var wire 1 <2 CPU0|Processor|ALUunit|Add0~82 $end
$var wire 1 =2 CPU0|Processor|ALUunit|Add0~86 $end
$var wire 1 >2 CPU0|Processor|ALUunit|Add0~62 $end
$var wire 1 ?2 CPU0|Processor|ALUunit|Add0~66 $end
$var wire 1 @2 CPU0|Processor|ALUunit|Add0~70 $end
$var wire 1 A2 CPU0|Processor|ALUunit|Add0~14 $end
$var wire 1 B2 CPU0|Processor|ALUunit|Add0~54 $end
$var wire 1 C2 CPU0|Processor|ALUunit|Add0~38 $end
$var wire 1 D2 CPU0|Processor|ALUunit|Add0~42 $end
$var wire 1 E2 CPU0|Processor|ALUunit|Add0~46 $end
$var wire 1 F2 CPU0|Processor|ALUunit|Add0~34 $end
$var wire 1 G2 CPU0|Processor|ALUunit|Add0~74 $end
$var wire 1 H2 CPU0|Processor|ALUunit|Add0~50 $end
$var wire 1 I2 CPU0|Processor|ALUunit|Add0~18 $end
$var wire 1 J2 CPU0|Processor|ALUunit|Add0~22 $end
$var wire 1 K2 CPU0|Processor|ALUunit|Add0~26 $end
$var wire 1 L2 CPU0|Processor|ALUunit|Add0~30 $end
$var wire 1 M2 CPU0|Processor|ALUunit|Add0~58 $end
$var wire 1 N2 CPU0|Processor|ALUunit|Add0~1_sumout $end
$var wire 1 O2 CPU0|Processor|ALUunit|Mux0~2_combout $end
$var wire 1 P2 CPU0|Processor|ALUunit|Mux0~3_combout $end
$var wire 1 Q2 CPU0|Processor|ALUunit|Mult0~565 $end
$var wire 1 R2 CPU0|Processor|ALUunit|Mult0~899 $end
$var wire 1 S2 CPU0|Processor|ALUunit|Mult0~898 $end
$var wire 1 T2 CPU0|Processor|ALUunit|Mult0~897 $end
$var wire 1 U2 CPU0|Processor|ALUunit|Mult0~896 $end
$var wire 1 V2 CPU0|Processor|ALUunit|Mult0~895 $end
$var wire 1 W2 CPU0|Processor|ALUunit|Mult0~894 $end
$var wire 1 X2 CPU0|Processor|ALUunit|Mult0~893 $end
$var wire 1 Y2 CPU0|Processor|ALUunit|Mult0~892 $end
$var wire 1 Z2 CPU0|Processor|ALUunit|Mult0~891 $end
$var wire 1 [2 CPU0|Processor|ALUunit|Mult0~890 $end
$var wire 1 \2 CPU0|Processor|ALUunit|Mult0~889 $end
$var wire 1 ]2 CPU0|Processor|ALUunit|Mult0~888 $end
$var wire 1 ^2 CPU0|Processor|ALUunit|Mult0~564 $end
$var wire 1 _2 CPU0|Processor|ALUunit|Mult0~887 $end
$var wire 1 `2 CPU0|Processor|ALUunit|Mult0~563 $end
$var wire 1 a2 CPU0|Processor|ALUunit|Mult0~886 $end
$var wire 1 b2 CPU0|Processor|ALUunit|Mult0~562 $end
$var wire 1 c2 CPU0|Processor|ALUunit|Mult0~885 $end
$var wire 1 d2 CPU0|Processor|ALUunit|Mult0~561 $end
$var wire 1 e2 CPU0|Processor|ALUunit|Mult0~884 $end
$var wire 1 f2 CPU0|Processor|ALUunit|Mult0~560 $end
$var wire 1 g2 CPU0|Processor|ALUunit|Mult0~883 $end
$var wire 1 h2 CPU0|Processor|ALUunit|Mult0~559 $end
$var wire 1 i2 CPU0|Processor|ALUunit|Mult0~882 $end
$var wire 1 j2 CPU0|Processor|ALUunit|Mult0~558 $end
$var wire 1 k2 CPU0|Processor|ALUunit|Mult0~881 $end
$var wire 1 l2 CPU0|Processor|ALUunit|Mult0~557 $end
$var wire 1 m2 CPU0|Processor|ALUunit|Mult0~880 $end
$var wire 1 n2 CPU0|Processor|ALUunit|Mult0~556 $end
$var wire 1 o2 CPU0|Processor|ALUunit|Mult0~879 $end
$var wire 1 p2 CPU0|Processor|ALUunit|Mult0~555 $end
$var wire 1 q2 CPU0|Processor|ALUunit|Mult0~878 $end
$var wire 1 r2 CPU0|Processor|ALUunit|Mult0~554 $end
$var wire 1 s2 CPU0|Processor|ALUunit|Mult0~877 $end
$var wire 1 t2 CPU0|Processor|ALUunit|Mult0~553 $end
$var wire 1 u2 CPU0|Processor|ALUunit|Mult0~876 $end
$var wire 1 v2 CPU0|Processor|ALUunit|Mult0~552 $end
$var wire 1 w2 CPU0|Processor|ALUunit|Mult0~875 $end
$var wire 1 x2 CPU0|Processor|ALUunit|Mult0~551 $end
$var wire 1 y2 CPU0|Processor|ALUunit|Mult0~874_resulta $end
$var wire 1 z2 CPU0|Processor|ALUunit|Mult0~550 $end
$var wire 1 {2 CPU0|Processor|ALUunit|Mult0~47 $end
$var wire 1 |2 CPU0|Processor|ALUunit|Mult0~549 $end
$var wire 1 }2 CPU0|Processor|ALUunit|Mult0~46 $end
$var wire 1 ~2 CPU0|Processor|ALUunit|Mult0~511 $end
$var wire 1 !3 CPU0|Processor|ALUunit|Mult0~479 $end
$var wire 1 "3 CPU0|Processor|ALUunit|Mult0~503 $end
$var wire 1 #3 CPU0|Processor|ALUunit|Mult0~515 $end
$var wire 1 $3 CPU0|Processor|ALUunit|Mult0~523 $end
$var wire 1 %3 CPU0|Processor|ALUunit|Mult0~519 $end
$var wire 1 &3 CPU0|Processor|ALUunit|Mult0~491 $end
$var wire 1 '3 CPU0|Processor|ALUunit|Mult0~507 $end
$var wire 1 (3 CPU0|Processor|ALUunit|Mult0~495 $end
$var wire 1 )3 CPU0|Processor|ALUunit|Mult0~499 $end
$var wire 1 *3 CPU0|Processor|ALUunit|Mult0~483 $end
$var wire 1 +3 CPU0|Processor|ALUunit|Mult0~487 $end
$var wire 1 ,3 CPU0|Processor|ALUunit|Mult0~459 $end
$var wire 1 -3 CPU0|Processor|ALUunit|Mult0~463 $end
$var wire 1 .3 CPU0|Processor|ALUunit|Mult0~467 $end
$var wire 1 /3 CPU0|Processor|ALUunit|Mult0~371 $end
$var wire 1 03 CPU0|Processor|ALUunit|Mult0~447 $end
$var wire 1 13 CPU0|Processor|ALUunit|Mult0~415 $end
$var wire 1 23 CPU0|Processor|ALUunit|Mult0~423 $end
$var wire 1 33 CPU0|Processor|ALUunit|Mult0~431 $end
$var wire 1 43 CPU0|Processor|ALUunit|Mult0~411 $end
$var wire 1 53 CPU0|Processor|ALUunit|Mult0~471 $end
$var wire 1 63 CPU0|Processor|ALUunit|Mult0~439 $end
$var wire 1 73 CPU0|Processor|ALUunit|Mult0~375 $end
$var wire 1 83 CPU0|Processor|ALUunit|Mult0~383 $end
$var wire 1 93 CPU0|Processor|ALUunit|Mult0~391 $end
$var wire 1 :3 CPU0|Processor|ALUunit|Mult0~399 $end
$var wire 1 ;3 CPU0|Processor|ALUunit|Mult0~451 $end
$var wire 1 <3 CPU0|Processor|ALUunit|Mult0~350_sumout $end
$var wire 1 =3 CPU0|Processor|ALUunit|Mult1~847 $end
$var wire 1 >3 CPU0|Processor|ALUunit|Mult1~846 $end
$var wire 1 ?3 CPU0|Processor|ALUunit|Mult1~845 $end
$var wire 1 @3 CPU0|Processor|ALUunit|Mult1~844 $end
$var wire 1 A3 CPU0|Processor|ALUunit|Mult1~843 $end
$var wire 1 B3 CPU0|Processor|ALUunit|Mult1~842 $end
$var wire 1 C3 CPU0|Processor|ALUunit|Mult1~841 $end
$var wire 1 D3 CPU0|Processor|ALUunit|Mult1~840 $end
$var wire 1 E3 CPU0|Processor|ALUunit|Mult1~839 $end
$var wire 1 F3 CPU0|Processor|ALUunit|Mult1~838 $end
$var wire 1 G3 CPU0|Processor|ALUunit|Mult1~837 $end
$var wire 1 H3 CPU0|Processor|ALUunit|Mult1~168 $end
$var wire 1 I3 CPU0|Processor|ALUunit|Mult1~836 $end
$var wire 1 J3 CPU0|Processor|ALUunit|Mult1~167 $end
$var wire 1 K3 CPU0|Processor|ALUunit|Mult1~835 $end
$var wire 1 L3 CPU0|Processor|ALUunit|Mult1~166 $end
$var wire 1 M3 CPU0|Processor|ALUunit|Mult1~834 $end
$var wire 1 N3 CPU0|Processor|ALUunit|Mult1~165 $end
$var wire 1 O3 CPU0|Processor|ALUunit|Mult1~833 $end
$var wire 1 P3 CPU0|Processor|ALUunit|Mult1~164 $end
$var wire 1 Q3 CPU0|Processor|ALUunit|Mult1~832 $end
$var wire 1 R3 CPU0|Processor|ALUunit|Mult1~163 $end
$var wire 1 S3 CPU0|Processor|ALUunit|Mult1~831 $end
$var wire 1 T3 CPU0|Processor|ALUunit|Mult1~162 $end
$var wire 1 U3 CPU0|Processor|ALUunit|Mult1~830 $end
$var wire 1 V3 CPU0|Processor|ALUunit|Mult1~161 $end
$var wire 1 W3 CPU0|Processor|ALUunit|Mult1~829 $end
$var wire 1 X3 CPU0|Processor|ALUunit|Mult1~160 $end
$var wire 1 Y3 CPU0|Processor|ALUunit|Mult1~828 $end
$var wire 1 Z3 CPU0|Processor|ALUunit|Mult1~159 $end
$var wire 1 [3 CPU0|Processor|ALUunit|Mult1~827 $end
$var wire 1 \3 CPU0|Processor|ALUunit|Mult1~158 $end
$var wire 1 ]3 CPU0|Processor|ALUunit|Mult1~826 $end
$var wire 1 ^3 CPU0|Processor|ALUunit|Mult1~157 $end
$var wire 1 _3 CPU0|Processor|ALUunit|Mult1~825 $end
$var wire 1 `3 CPU0|Processor|ALUunit|Mult1~156 $end
$var wire 1 a3 CPU0|Processor|ALUunit|Mult1~824 $end
$var wire 1 b3 CPU0|Processor|ALUunit|Mult1~155 $end
$var wire 1 c3 CPU0|Processor|ALUunit|Mult1~823 $end
$var wire 1 d3 CPU0|Processor|ALUunit|Mult1~154 $end
$var wire 1 e3 CPU0|Processor|ALUunit|Mult1~822_resulta $end
$var wire 1 f3 CPU0|Processor|ALUunit|Mult1~153 $end
$var wire 1 g3 CPU0|Processor|ALUunit|Mult1~512 $end
$var wire 1 h3 CPU0|Processor|ALUunit|Mult1~152 $end
$var wire 1 i3 CPU0|Processor|ALUunit|Mult1~511 $end
$var wire 1 j3 CPU0|Processor|ALUunit|Mult1~114 $end
$var wire 1 k3 CPU0|Processor|ALUunit|Mult1~82 $end
$var wire 1 l3 CPU0|Processor|ALUunit|Mult1~106 $end
$var wire 1 m3 CPU0|Processor|ALUunit|Mult1~118 $end
$var wire 1 n3 CPU0|Processor|ALUunit|Mult1~126 $end
$var wire 1 o3 CPU0|Processor|ALUunit|Mult1~122 $end
$var wire 1 p3 CPU0|Processor|ALUunit|Mult1~94 $end
$var wire 1 q3 CPU0|Processor|ALUunit|Mult1~110 $end
$var wire 1 r3 CPU0|Processor|ALUunit|Mult1~98 $end
$var wire 1 s3 CPU0|Processor|ALUunit|Mult1~102 $end
$var wire 1 t3 CPU0|Processor|ALUunit|Mult1~86 $end
$var wire 1 u3 CPU0|Processor|ALUunit|Mult1~90 $end
$var wire 1 v3 CPU0|Processor|ALUunit|Mult1~66 $end
$var wire 1 w3 CPU0|Processor|ALUunit|Mult1~70 $end
$var wire 1 x3 CPU0|Processor|ALUunit|Mult1~74 $end
$var wire 1 y3 CPU0|Processor|ALUunit|Mult1~18 $end
$var wire 1 z3 CPU0|Processor|ALUunit|Mult1~58 $end
$var wire 1 {3 CPU0|Processor|ALUunit|Mult1~42 $end
$var wire 1 |3 CPU0|Processor|ALUunit|Mult1~46 $end
$var wire 1 }3 CPU0|Processor|ALUunit|Mult1~50 $end
$var wire 1 ~3 CPU0|Processor|ALUunit|Mult1~38 $end
$var wire 1 !4 CPU0|Processor|ALUunit|Mult1~78 $end
$var wire 1 "4 CPU0|Processor|ALUunit|Mult1~54 $end
$var wire 1 #4 CPU0|Processor|ALUunit|Mult1~22 $end
$var wire 1 $4 CPU0|Processor|ALUunit|Mult1~26 $end
$var wire 1 %4 CPU0|Processor|ALUunit|Mult1~30 $end
$var wire 1 &4 CPU0|Processor|ALUunit|Mult1~34 $end
$var wire 1 '4 CPU0|Processor|ALUunit|Mult1~62 $end
$var wire 1 (4 CPU0|Processor|ALUunit|Mult1~5_sumout $end
$var wire 1 )4 CPU0|Processor|ALUunit|Mux2~2_combout $end
$var wire 1 *4 CPU0|Processor|ALUunit|Mux0~4_combout $end
$var wire 1 +4 CPU0|Processor|ALUunit|Mux0~5_combout $end
$var wire 1 ,4 CPU0|Processor|ALUunit|Mux2~3_combout $end
$var wire 1 -4 CPU0|Processor|ALUunit|Mult0~354_sumout $end
$var wire 1 .4 CPU0|Processor|ALUunit|ShiftRight0~2_combout $end
$var wire 1 /4 CPU0|Processor|ALUunit|Mux1~0_combout $end
$var wire 1 04 CPU0|Processor|ALUunit|Mux1~1_combout $end
$var wire 1 14 CPU0|Processor|ALUunit|Add1~6 $end
$var wire 1 24 CPU0|Processor|ALUunit|Add1~9_sumout $end
$var wire 1 34 CPU0|Processor|ALUunit|Add0~2 $end
$var wire 1 44 CPU0|Processor|ALUunit|Add0~5_sumout $end
$var wire 1 54 CPU0|Processor|ALUunit|Mult0~900 $end
$var wire 1 64 CPU0|Processor|ALUunit|Mult0~351 $end
$var wire 1 74 CPU0|Processor|ALUunit|Mult0~358_sumout $end
$var wire 1 84 CPU0|Processor|ALUunit|Mult1~848 $end
$var wire 1 94 CPU0|Processor|ALUunit|Mult1~6 $end
$var wire 1 :4 CPU0|Processor|ALUunit|Mult1~9_sumout $end
$var wire 1 ;4 CPU0|Processor|ALUunit|Mux1~2_combout $end
$var wire 1 <4 CPU0|Processor|ALUunit|Mux1~3_combout $end
$var wire 1 =4 CPU0|Processor|ALUunit|ShiftLeft0~1_combout $end
$var wire 1 >4 CPU0|Processor|ALUunit|Mult0~362_sumout $end
$var wire 1 ?4 CPU0|Processor|ALUunit|Mux0~6_combout $end
$var wire 1 @4 CPU0|Processor|ALUunit|Mux0~7_combout $end
$var wire 1 A4 CPU0|Processor|ALUunit|Add1~10 $end
$var wire 1 B4 CPU0|Processor|ALUunit|Add1~13_sumout $end
$var wire 1 C4 CPU0|Processor|ALUunit|Add0~6 $end
$var wire 1 D4 CPU0|Processor|ALUunit|Add0~9_sumout $end
$var wire 1 E4 CPU0|Processor|ALUunit|Mult0~901 $end
$var wire 1 F4 CPU0|Processor|ALUunit|Mult0~359 $end
$var wire 1 G4 CPU0|Processor|ALUunit|Mult0~366_sumout $end
$var wire 1 H4 CPU0|Processor|ALUunit|Mult1~849 $end
$var wire 1 I4 CPU0|Processor|ALUunit|Mult1~10 $end
$var wire 1 J4 CPU0|Processor|ALUunit|Mult1~13_sumout $end
$var wire 1 K4 CPU0|Processor|ALUunit|Mux0~8_combout $end
$var wire 1 L4 CPU0|Processor|ALUunit|Mux0~9_combout $end
$var wire 1 M4 CPU0|Processor|ALUunit|ShiftLeft0~2_combout $end
$var wire 1 N4 CPU0|Processor|ALUunit|Mux15~0_combout $end
$var wire 1 O4 CPU0|Processor|ALUunit|Mult0~370_sumout $end
$var wire 1 P4 CPU0|Processor|ALUunit|Mult1~17_sumout $end
$var wire 1 Q4 CPU0|Processor|ALUunit|Mult0~28 $end
$var wire 1 R4 CPU0|Processor|ALUunit|Mux15~1_combout $end
$var wire 1 S4 CPU0|Processor|ALUunit|Add0~13_sumout $end
$var wire 1 T4 CPU0|Processor|ALUunit|Mux15~2_combout $end
$var wire 1 U4 CPU0|Processor|ALUunit|Add1~17_sumout $end
$var wire 1 V4 CPU0|Processor|ALUunit|Mux15~3_combout $end
$var wire 1 W4 CPU0|Processor|ALUunit|Mux15~4_combout $end
$var wire 1 X4 CPU0|Processor|ALUunit|Mux26~0_combout $end
$var wire 1 Y4 CPU0|Processor|ALUunit|ShiftRight0~3_combout $end
$var wire 1 Z4 CPU0|Processor|ALUunit|Mux7~0_combout $end
$var wire 1 [4 CPU0|Processor|ALUunit|ShiftLeft0~3_combout $end
$var wire 1 \4 CPU0|Processor|ALUunit|ShiftLeft0~4_combout $end
$var wire 1 ]4 CPU0|Processor|ALUunit|Mux7~1_combout $end
$var wire 1 ^4 CPU0|Processor|ALUunit|Mux7~2_combout $end
$var wire 1 _4 CPU0|Processor|ALUunit|Mult0~374_sumout $end
$var wire 1 `4 CPU0|Processor|ALUunit|Mult1~21_sumout $end
$var wire 1 a4 CPU0|Processor|ALUunit|Mult0~378_sumout $end
$var wire 1 b4 CPU0|Processor|ALUunit|Mux7~3_combout $end
$var wire 1 c4 CPU0|Processor|ALUunit|Add0~17_sumout $end
$var wire 1 d4 CPU0|Processor|ALUunit|Mux7~4_combout $end
$var wire 1 e4 CPU0|Processor|ALUunit|Add1~21_sumout $end
$var wire 1 f4 CPU0|Processor|ALUunit|Mux7~5_combout $end
$var wire 1 g4 CPU0|Processor|ALUunit|Mux7~6_combout $end
$var wire 1 h4 CPU0|Processor|ALUunit|ShiftLeft0~5_combout $end
$var wire 1 i4 CPU0|Processor|ALUunit|Mux6~0_combout $end
$var wire 1 j4 CPU0|Processor|ALUunit|Mux6~1_combout $end
$var wire 1 k4 CPU0|Processor|ALUunit|Mult0~382_sumout $end
$var wire 1 l4 CPU0|Processor|ALUunit|Mult1~25_sumout $end
$var wire 1 m4 CPU0|Processor|ALUunit|Mult0~386_sumout $end
$var wire 1 n4 CPU0|Processor|ALUunit|Mux6~2_combout $end
$var wire 1 o4 CPU0|Processor|ALUunit|Add0~21_sumout $end
$var wire 1 p4 CPU0|Processor|ALUunit|Mux6~3_combout $end
$var wire 1 q4 CPU0|Processor|ALUunit|Add1~25_sumout $end
$var wire 1 r4 CPU0|Processor|ALUunit|Mux6~4_combout $end
$var wire 1 s4 CPU0|Processor|ALUunit|Mux6~5_combout $end
$var wire 1 t4 CPU0|Processor|ALUunit|Mux5~2_combout $end
$var wire 1 u4 CPU0|Processor|ALUunit|Mux5~3_combout $end
$var wire 1 v4 CPU0|Processor|ALUunit|Mux5~4_combout $end
$var wire 1 w4 CPU0|Processor|ALUunit|Mux5~5_combout $end
$var wire 1 x4 CPU0|Processor|ALUunit|Mult0~390_sumout $end
$var wire 1 y4 CPU0|Processor|ALUunit|Mult1~29_sumout $end
$var wire 1 z4 CPU0|Processor|ALUunit|Mult0~394_sumout $end
$var wire 1 {4 CPU0|Processor|ALUunit|Mux5~6_combout $end
$var wire 1 |4 CPU0|Processor|ALUunit|Add0~25_sumout $end
$var wire 1 }4 CPU0|Processor|ALUunit|Mux5~7_combout $end
$var wire 1 ~4 CPU0|Processor|ALUunit|Add1~29_sumout $end
$var wire 1 !5 CPU0|Processor|ALUunit|Mux5~8_combout $end
$var wire 1 "5 CPU0|Processor|ALUunit|Mux5~9_combout $end
$var wire 1 #5 CPU0|Processor|ALUunit|Mux12~0_combout $end
$var wire 1 $5 CPU0|Processor|ALUunit|Mux4~0_combout $end
$var wire 1 %5 CPU0|Processor|ALUunit|Mux4~1_combout $end
$var wire 1 &5 CPU0|Processor|ALUunit|Mux4~2_combout $end
$var wire 1 '5 CPU0|Processor|ALUunit|Mux4~3_combout $end
$var wire 1 (5 CPU0|Processor|ALUunit|Mult0~398_sumout $end
$var wire 1 )5 CPU0|Processor|ALUunit|Mult1~33_sumout $end
$var wire 1 *5 CPU0|Processor|ALUunit|Mult0~402_sumout $end
$var wire 1 +5 CPU0|Processor|ALUunit|Mux4~4_combout $end
$var wire 1 ,5 CPU0|Processor|ALUunit|Add0~29_sumout $end
$var wire 1 -5 CPU0|Processor|ALUunit|Mux4~5_combout $end
$var wire 1 .5 CPU0|Processor|ALUunit|Add1~33_sumout $end
$var wire 1 /5 CPU0|Processor|ALUunit|Mux4~6_combout $end
$var wire 1 05 CPU0|Processor|ALUunit|Mux4~7_combout $end
$var wire 1 15 CPU0|Processor|ALUunit|Mux18~2_combout $end
$var wire 1 25 CPU0|Processor|ALUunit|Add1~37_sumout $end
$var wire 1 35 CPU0|Processor|ALUunit|Mux9~0_combout $end
$var wire 1 45 CPU0|Processor|ALUunit|Add0~33_sumout $end
$var wire 1 55 CPU0|Processor|ALUunit|Mux10~0_combout $end
$var wire 1 65 CPU0|Processor|ALUunit|Mux9~1_combout $end
$var wire 1 75 CPU0|Processor|ALUunit|Mux9~2_combout $end
$var wire 1 85 CPU0|Processor|ALUunit|Mux10~5_combout $end
$var wire 1 95 CPU0|Processor|ALUunit|Mult1~37_sumout $end
$var wire 1 :5 CPU0|Processor|ALUunit|Mult0~406_sumout $end
$var wire 1 ;5 CPU0|Processor|ALUunit|Mult0~410_sumout $end
$var wire 1 <5 CPU0|Processor|ALUunit|Mux10~1_combout $end
$var wire 1 =5 CPU0|Processor|ALUunit|Mux10~2_combout $end
$var wire 1 >5 CPU0|Processor|ALUunit|Mux10~3_combout $end
$var wire 1 ?5 MEMDATA|is_usermem~0_combout $end
$var wire 1 @5 CPU0|Processor|ALUunit|Mux13~0_combout $end
$var wire 1 A5 CPU0|Processor|ALUunit|Mux13~1_combout $end
$var wire 1 B5 CPU0|Processor|ALUunit|Mux13~6_combout $end
$var wire 1 C5 CPU0|Processor|ALUunit|Mult0~414_sumout $end
$var wire 1 D5 CPU0|Processor|ALUunit|Mult1~41_sumout $end
$var wire 1 E5 CPU0|Processor|ALUunit|Mult0~418_sumout $end
$var wire 1 F5 CPU0|Processor|ALUunit|Mux13~2_combout $end
$var wire 1 G5 CPU0|Processor|ALUunit|Add0~37_sumout $end
$var wire 1 H5 CPU0|Processor|ALUunit|Mux13~3_combout $end
$var wire 1 I5 CPU0|Processor|ALUunit|Add1~41_sumout $end
$var wire 1 J5 CPU0|Processor|ALUunit|Mux13~4_combout $end
$var wire 1 K5 CPU0|Processor|ALUunit|Mux13~5_combout $end
$var wire 1 L5 CPU0|Processor|ALUunit|Mux12~1_combout $end
$var wire 1 M5 CPU0|Processor|ALUunit|Mux12~2_combout $end
$var wire 1 N5 CPU0|Processor|ALUunit|Mult0~422_sumout $end
$var wire 1 O5 CPU0|Processor|ALUunit|Mult1~45_sumout $end
$var wire 1 P5 CPU0|Processor|ALUunit|Mult0~426_sumout $end
$var wire 1 Q5 CPU0|Processor|ALUunit|Mux12~3_combout $end
$var wire 1 R5 CPU0|Processor|ALUunit|Add0~41_sumout $end
$var wire 1 S5 CPU0|Processor|ALUunit|Mux12~4_combout $end
$var wire 1 T5 CPU0|Processor|ALUunit|Add1~45_sumout $end
$var wire 1 U5 CPU0|Processor|ALUunit|Mux12~5_combout $end
$var wire 1 V5 CPU0|Processor|ALUunit|Mux12~6_combout $end
$var wire 1 W5 CPU0|Processor|ALUunit|Mux11~0_combout $end
$var wire 1 X5 CPU0|Processor|ALUunit|Mux11~1_combout $end
$var wire 1 Y5 CPU0|Processor|ALUunit|Mult0~430_sumout $end
$var wire 1 Z5 CPU0|Processor|ALUunit|Mult1~49_sumout $end
$var wire 1 [5 CPU0|Processor|ALUunit|Mult0~434_sumout $end
$var wire 1 \5 CPU0|Processor|ALUunit|Mux11~2_combout $end
$var wire 1 ]5 CPU0|Processor|ALUunit|Add0~45_sumout $end
$var wire 1 ^5 CPU0|Processor|ALUunit|Mux11~3_combout $end
$var wire 1 _5 CPU0|Processor|ALUunit|Add1~49_sumout $end
$var wire 1 `5 CPU0|Processor|ALUunit|Mux11~4_combout $end
$var wire 1 a5 CPU0|Processor|ALUunit|Mux11~5_combout $end
$var wire 1 b5 CPU0|Processor|ALUunit|ShiftLeft0~6_combout $end
$var wire 1 c5 CPU0|Processor|ALUunit|Mux8~0_combout $end
$var wire 1 d5 CPU0|Processor|ALUunit|Mult0~438_sumout $end
$var wire 1 e5 CPU0|Processor|ALUunit|Mult1~53_sumout $end
$var wire 1 f5 CPU0|Processor|ALUunit|Mult0~442_sumout $end
$var wire 1 g5 CPU0|Processor|ALUunit|Mux8~1_combout $end
$var wire 1 h5 CPU0|Processor|ALUunit|Add0~49_sumout $end
$var wire 1 i5 CPU0|Processor|ALUunit|Mux8~2_combout $end
$var wire 1 j5 CPU0|Processor|ALUunit|Add1~53_sumout $end
$var wire 1 k5 CPU0|Processor|ALUunit|Mux8~3_combout $end
$var wire 1 l5 CPU0|Processor|ALUunit|Mux8~4_combout $end
$var wire 1 m5 CPU0|Processor|ALUunit|Mux14~0_combout $end
$var wire 1 n5 CPU0|Processor|ALUunit|Mux14~1_combout $end
$var wire 1 o5 CPU0|Processor|ALUunit|Mult0~446_sumout $end
$var wire 1 p5 CPU0|Processor|ALUunit|Mult1~57_sumout $end
$var wire 1 q5 CPU0|Processor|ALUunit|Mult0~29 $end
$var wire 1 r5 CPU0|Processor|ALUunit|Mux14~2_combout $end
$var wire 1 s5 CPU0|Processor|ALUunit|Add0~53_sumout $end
$var wire 1 t5 CPU0|Processor|ALUunit|Mux14~3_combout $end
$var wire 1 u5 CPU0|Processor|ALUunit|Add1~57_sumout $end
$var wire 1 v5 CPU0|Processor|ALUunit|Mux14~4_combout $end
$var wire 1 w5 CPU0|Processor|ALUunit|Mux14~5_combout $end
$var wire 1 x5 CPU0|Processor|ALUunit|Add1~61_sumout $end
$var wire 1 y5 CPU0|Processor|ALUunit|Add0~57_sumout $end
$var wire 1 z5 CPU0|Processor|ALUunit|Mux3~0_combout $end
$var wire 1 {5 CPU0|Processor|ALUunit|Mult0~450_sumout $end
$var wire 1 |5 CPU0|Processor|ALUunit|Mult1~61_sumout $end
$var wire 1 }5 CPU0|Processor|ALUunit|Mult0~454_sumout $end
$var wire 1 ~5 CPU0|Processor|ALUunit|Mux29~0_combout $end
$var wire 1 !6 CPU0|Processor|ALUunit|ShiftRight0~5_combout $end
$var wire 1 "6 CPU0|Processor|ALUunit|Mux29~1_combout $end
$var wire 1 #6 CPU0|Processor|ALUunit|Mux29~2_combout $end
$var wire 1 $6 CPU0|Processor|ALUunit|Mux3~6_combout $end
$var wire 1 %6 CPU0|Processor|ALUunit|Mux3~7_combout $end
$var wire 1 &6 CPU0|Processor|ALUunit|Mux3~8_combout $end
$var wire 1 '6 CPU0|Processor|ALUunit|Mux3~9_combout $end
$var wire 1 (6 CPU0|Processor|ALUunit|Mux3~10_combout $end
$var wire 1 )6 CPU0|Processor|ALUunit|Mux3~1_combout $end
$var wire 1 *6 CPU0|Processor|ALUunit|Mux3~2_combout $end
$var wire 1 +6 CPU0|Processor|ALUunit|Mux3~3_combout $end
$var wire 1 ,6 MEMDATA|is_usermem~1_combout $end
$var wire 1 -6 CPU0|Processor|ALUunit|Add0~61_sumout $end
$var wire 1 .6 CPU0|Processor|ALUunit|Mux18~3_combout $end
$var wire 1 /6 CPU0|Processor|ALUunit|Mux18~4_combout $end
$var wire 1 06 CPU0|Processor|ALUunit|Mux18~5_combout $end
$var wire 1 16 CPU0|Processor|ALUunit|Mult0~25 $end
$var wire 1 26 CPU0|Processor|ALUunit|Mult1~65_sumout $end
$var wire 1 36 CPU0|Processor|ALUunit|Mult0~458_sumout $end
$var wire 1 46 CPU0|Processor|ALUunit|Mux18~6_combout $end
$var wire 1 56 CPU0|Processor|ALUunit|Add1~65_sumout $end
$var wire 1 66 CPU0|Processor|ALUunit|Mux18~7_combout $end
$var wire 1 76 CPU0|Processor|ALUunit|Mux18~8_combout $end
$var wire 1 86 CPU0|Processor|ALUunit|Mux18~9_combout $end
$var wire 1 96 CPU0|Processor|ALUunit|Add0~65_sumout $end
$var wire 1 :6 CPU0|Processor|ALUunit|Mux17~2_combout $end
$var wire 1 ;6 CPU0|Processor|ALUunit|Mult0~26 $end
$var wire 1 <6 CPU0|Processor|ALUunit|Mult1~69_sumout $end
$var wire 1 =6 CPU0|Processor|ALUunit|Mult0~462_sumout $end
$var wire 1 >6 CPU0|Processor|ALUunit|Mux17~0_combout $end
$var wire 1 ?6 CPU0|Processor|ALUunit|Add1~69_sumout $end
$var wire 1 @6 CPU0|Processor|ALUunit|Mux17~1_combout $end
$var wire 1 A6 CPU0|Processor|ALUunit|Add0~69_sumout $end
$var wire 1 B6 CPU0|Processor|ALUunit|Mux16~0_combout $end
$var wire 1 C6 CPU0|Processor|ALUunit|Mult0~27 $end
$var wire 1 D6 CPU0|Processor|ALUunit|Mult1~73_sumout $end
$var wire 1 E6 CPU0|Processor|ALUunit|Mult0~466_sumout $end
$var wire 1 F6 CPU0|Processor|ALUunit|Mux16~1_combout $end
$var wire 1 G6 CPU0|Processor|ALUunit|Add1~73_sumout $end
$var wire 1 H6 CPU0|Processor|ALUunit|Mux16~2_combout $end
$var wire 1 I6 CPU0|Processor|ALUunit|Add1~77_sumout $end
$var wire 1 J6 CPU0|Processor|ALUunit|Add0~73_sumout $end
$var wire 1 K6 CPU0|Processor|ALUunit|Mux10~4_combout $end
$var wire 1 L6 CPU0|Processor|ALUunit|Mux9~3_combout $end
$var wire 1 M6 CPU0|Processor|ALUunit|ShiftLeft0~7_combout $end
$var wire 1 N6 CPU0|Processor|ALUunit|Mux9~4_combout $end
$var wire 1 O6 CPU0|Processor|ALUunit|Mult0~470_sumout $end
$var wire 1 P6 CPU0|Processor|ALUunit|Mult1~77_sumout $end
$var wire 1 Q6 CPU0|Processor|ALUunit|Mult0~474_sumout $end
$var wire 1 R6 CPU0|Processor|ALUunit|Mux9~5_combout $end
$var wire 1 S6 CPU0|Processor|ALUunit|Mux9~6_combout $end
$var wire 1 T6 CPU0|Processor|ALUunit|Mux9~7_combout $end
$var wire 1 U6 CPU0|Processor|ALUunit|Mux9~8_combout $end
$var wire 1 V6 MEMDATA|is_usermem~2_combout $end
$var wire 1 W6 MEMDATA|is_usermem~3_combout $end
$var wire 1 X6 MEMDATA|wMemWriteMB0~0_combout $end
$var wire 1 Y6 MEMDATA|wMemWriteMB0~combout $end
$var wire 1 Z6 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 [6 CPU0|Processor|ALUunit|Mux29~3_combout $end
$var wire 1 \6 CPU0|Processor|ALUunit|Mult0~14 $end
$var wire 1 ]6 CPU0|Processor|ALUunit|Mult1~81_sumout $end
$var wire 1 ^6 CPU0|Processor|ALUunit|Mux29~4_combout $end
$var wire 1 _6 CPU0|Processor|ALUunit|Mult0~478_sumout $end
$var wire 1 `6 CPU0|Processor|ALUunit|Mux29~5_combout $end
$var wire 1 a6 CPU0|Processor|ALUunit|Mux29~6_combout $end
$var wire 1 b6 CPU0|Processor|ALUunit|Mux29~7_combout $end
$var wire 1 c6 CPU0|Processor|ALUunit|Mux29~8_combout $end
$var wire 1 d6 CPU0|Processor|ALUunit|Add1~81_sumout $end
$var wire 1 e6 CPU0|Processor|ALUunit|Mux29~9_combout $end
$var wire 1 f6 CPU0|Processor|ALUunit|Add0~77_sumout $end
$var wire 1 g6 CPU0|Processor|ALUunit|Mux29~10_combout $end
$var wire 1 h6 CPU0|Processor|ALUunit|Mux29~11_combout $end
$var wire 1 i6 CPU0|Processor|ALUunit|Mux12~7_combout $end
$var wire 1 j6 CPU0|Processor|ALUunit|Mux28~0_combout $end
$var wire 1 k6 CPU0|Processor|ALUunit|Mux28~1_combout $end
$var wire 1 l6 CPU0|Processor|ALUunit|Mux28~2_combout $end
$var wire 1 m6 CPU0|Processor|ALUunit|Mult0~502_sumout $end
$var wire 1 n6 CPU0|Processor|ALUunit|Mult1~105_sumout $end
$var wire 1 o6 CPU0|Processor|ALUunit|Mult0~15 $end
$var wire 1 p6 CPU0|Processor|ALUunit|Mux28~3_combout $end
$var wire 1 q6 CPU0|Processor|ALUunit|Add0~101_sumout $end
$var wire 1 r6 CPU0|Processor|ALUunit|Mux28~4_combout $end
$var wire 1 s6 CPU0|Processor|ALUunit|Add1~105_sumout $end
$var wire 1 t6 CPU0|Processor|ALUunit|Mux28~5_combout $end
$var wire 1 u6 CPU0|Processor|ALUunit|Mux28~6_combout $end
$var wire 1 v6 CPU0|Processor|ALUunit|Mux27~0_combout $end
$var wire 1 w6 CPU0|Processor|ALUunit|Mux27~1_combout $end
$var wire 1 x6 CPU0|Processor|ALUunit|Mux27~2_combout $end
$var wire 1 y6 CPU0|Processor|ALUunit|Mux27~3_combout $end
$var wire 1 z6 CPU0|Processor|ALUunit|Mult0~514_sumout $end
$var wire 1 {6 CPU0|Processor|ALUunit|Mult1~117_sumout $end
$var wire 1 |6 CPU0|Processor|ALUunit|Mult0~16 $end
$var wire 1 }6 CPU0|Processor|ALUunit|Mux27~4_combout $end
$var wire 1 ~6 CPU0|Processor|ALUunit|Add0~109_sumout $end
$var wire 1 !7 CPU0|Processor|ALUunit|Mux27~5_combout $end
$var wire 1 "7 CPU0|Processor|ALUunit|Add1~117_sumout $end
$var wire 1 #7 CPU0|Processor|ALUunit|Mux27~6_combout $end
$var wire 1 $7 CPU0|Processor|ALUunit|Mux27~7_combout $end
$var wire 1 %7 CPU0|Processor|Selector26~1_combout $end
$var wire 1 &7 CPU0|Processor|Selector26~2_combout $end
$var wire 1 '7 CPU0|Processor|ALUunit|Add0~117_sumout $end
$var wire 1 (7 CPU0|Processor|ALUunit|Mux26~4_combout $end
$var wire 1 )7 CPU0|Processor|ALUunit|Mux26~1_combout $end
$var wire 1 *7 CPU0|Processor|ALUunit|Mux26~2_combout $end
$var wire 1 +7 CPU0|Processor|ALUunit|Mux26~5_combout $end
$var wire 1 ,7 CPU0|Processor|ALUunit|Mux26~6_combout $end
$var wire 1 -7 CPU0|Processor|ALUunit|Mux26~3_combout $end
$var wire 1 .7 CPU0|Processor|ALUunit|Mult0~522_sumout $end
$var wire 1 /7 CPU0|Processor|ALUunit|Mult1~125_sumout $end
$var wire 1 07 CPU0|Processor|ALUunit|Add1~125_sumout $end
$var wire 1 17 CPU0|Processor|ALUunit|Mult0~17 $end
$var wire 1 27 CPU0|Processor|ALUunit|Mux26~9_combout $end
$var wire 1 37 CPU0|Processor|ALUunit|Mux26~7_combout $end
$var wire 1 47 CPU0|Processor|ALUunit|Mux26~8_combout $end
$var wire 1 57 CPU0|Processor|ALUunit|Mux25~0_combout $end
$var wire 1 67 CPU0|Processor|ALUunit|Mux25~1_combout $end
$var wire 1 77 CPU0|Processor|ALUunit|Mux25~2_combout $end
$var wire 1 87 CPU0|Processor|ALUunit|Mult0~518_sumout $end
$var wire 1 97 CPU0|Processor|ALUunit|Mult1~121_sumout $end
$var wire 1 :7 CPU0|Processor|ALUunit|Mult0~18 $end
$var wire 1 ;7 CPU0|Processor|ALUunit|Mux25~3_combout $end
$var wire 1 <7 CPU0|Processor|Selector25~1_combout $end
$var wire 1 =7 CPU0|Processor|ALUunit|Add0~113_sumout $end
$var wire 1 >7 CPU0|Processor|ALUunit|Mux25~4_combout $end
$var wire 1 ?7 CPU0|Processor|ALUunit|Add1~121_sumout $end
$var wire 1 @7 CPU0|Processor|ALUunit|Mux25~5_combout $end
$var wire 1 A7 CPU0|Processor|ALUunit|Mux25~6_combout $end
$var wire 1 B7 CPU0|Processor|ALUunit|Mux24~0_combout $end
$var wire 1 C7 CPU0|Processor|ALUunit|Mux24~1_combout $end
$var wire 1 D7 CPU0|Processor|ALUunit|Mux24~2_combout $end
$var wire 1 E7 CPU0|Processor|ALUunit|Mult0~490_sumout $end
$var wire 1 F7 CPU0|Processor|ALUunit|Mult1~93_sumout $end
$var wire 1 G7 CPU0|Processor|ALUunit|Mult0~19 $end
$var wire 1 H7 CPU0|Processor|ALUunit|Mux24~3_combout $end
$var wire 1 I7 CPU0|Processor|Selector24~1_combout $end
$var wire 1 J7 CPU0|Processor|ALUunit|Add0~89_sumout $end
$var wire 1 K7 CPU0|Processor|ALUunit|Mux24~4_combout $end
$var wire 1 L7 CPU0|Processor|ALUunit|Add1~93_sumout $end
$var wire 1 M7 CPU0|Processor|ALUunit|Mux24~5_combout $end
$var wire 1 N7 CPU0|Processor|ALUunit|Mux24~6_combout $end
$var wire 1 O7 CPU0|Processor|Selector23~1_combout $end
$var wire 1 P7 CPU0|Processor|ALUunit|Add0~105_sumout $end
$var wire 1 Q7 CPU0|Processor|ALUunit|Mux23~0_combout $end
$var wire 1 R7 CPU0|Processor|ALUunit|Mux23~1_combout $end
$var wire 1 S7 CPU0|Processor|ALUunit|Mux23~2_combout $end
$var wire 1 T7 CPU0|Processor|ALUunit|Add1~109_sumout $end
$var wire 1 U7 CPU0|Processor|ALUunit|Mult0~506_sumout $end
$var wire 1 V7 CPU0|Processor|ALUunit|Mult1~109_sumout $end
$var wire 1 W7 CPU0|Processor|ALUunit|Mult0~20 $end
$var wire 1 X7 CPU0|Processor|ALUunit|Mux23~3_combout $end
$var wire 1 Y7 CPU0|Processor|ALUunit|Mux23~4_combout $end
$var wire 1 Z7 CPU0|Processor|ALUunit|Mux23~5_combout $end
$var wire 1 [7 CPU0|Processor|ALUunit|Mux22~0_combout $end
$var wire 1 \7 CPU0|Processor|ALUunit|Mult0~494_sumout $end
$var wire 1 ]7 CPU0|Processor|ALUunit|Mult1~97_sumout $end
$var wire 1 ^7 CPU0|Processor|ALUunit|Mult0~21 $end
$var wire 1 _7 CPU0|Processor|ALUunit|Mux22~1_combout $end
$var wire 1 `7 CPU0|Processor|Selector22~1_combout $end
$var wire 1 a7 CPU0|Processor|ALUunit|Add0~93_sumout $end
$var wire 1 b7 CPU0|Processor|ALUunit|Mux22~2_combout $end
$var wire 1 c7 CPU0|Processor|ALUunit|Add1~97_sumout $end
$var wire 1 d7 CPU0|Processor|ALUunit|Mux22~3_combout $end
$var wire 1 e7 CPU0|Processor|ALUunit|Mux22~4_combout $end
$var wire 1 f7 CPU0|Processor|ALUunit|Mux21~0_combout $end
$var wire 1 g7 CPU0|Processor|ALUunit|Mux21~1_combout $end
$var wire 1 h7 CPU0|Processor|ALUunit|Mult0~498_sumout $end
$var wire 1 i7 CPU0|Processor|ALUunit|Mult1~101_sumout $end
$var wire 1 j7 CPU0|Processor|ALUunit|Mult0~22 $end
$var wire 1 k7 CPU0|Processor|ALUunit|Mux21~2_combout $end
$var wire 1 l7 CPU0|Processor|ALUunit|Add0~97_sumout $end
$var wire 1 m7 CPU0|Processor|ALUunit|Mux21~3_combout $end
$var wire 1 n7 CPU0|Processor|ALUunit|Add1~101_sumout $end
$var wire 1 o7 CPU0|Processor|ALUunit|Mux21~4_combout $end
$var wire 1 p7 CPU0|Processor|ALUunit|Mux21~5_combout $end
$var wire 1 q7 CPU0|Processor|ALUunit|Mux20~0_combout $end
$var wire 1 r7 CPU0|Processor|ALUunit|Mux20~1_combout $end
$var wire 1 s7 CPU0|Processor|ALUunit|Mux20~2_combout $end
$var wire 1 t7 CPU0|Processor|ALUunit|Mult0~482_sumout $end
$var wire 1 u7 CPU0|Processor|ALUunit|Mult1~85_sumout $end
$var wire 1 v7 CPU0|Processor|ALUunit|Mult0~23 $end
$var wire 1 w7 CPU0|Processor|ALUunit|Mux20~3_combout $end
$var wire 1 x7 CPU0|Processor|ALUunit|Add0~81_sumout $end
$var wire 1 y7 CPU0|Processor|ALUunit|Mux20~4_combout $end
$var wire 1 z7 CPU0|Processor|ALUunit|Add1~85_sumout $end
$var wire 1 {7 CPU0|Processor|ALUunit|Mux20~5_combout $end
$var wire 1 |7 CPU0|Processor|ALUunit|Mux20~6_combout $end
$var wire 1 }7 CPU0|Processor|ALUunit|Mux19~0_combout $end
$var wire 1 ~7 CPU0|Processor|ALUunit|Mux19~1_combout $end
$var wire 1 !8 CPU0|Processor|ALUunit|Mult0~486_sumout $end
$var wire 1 "8 CPU0|Processor|ALUunit|Mult1~89_sumout $end
$var wire 1 #8 CPU0|Processor|ALUunit|Mult0~24 $end
$var wire 1 $8 CPU0|Processor|ALUunit|Mux19~2_combout $end
$var wire 1 %8 CPU0|Processor|ALUunit|Add0~85_sumout $end
$var wire 1 &8 CPU0|Processor|ALUunit|Mux19~3_combout $end
$var wire 1 '8 CPU0|Processor|ALUunit|Add1~89_sumout $end
$var wire 1 (8 CPU0|Processor|ALUunit|Mux19~4_combout $end
$var wire 1 )8 CPU0|Processor|ALUunit|Mux19~5_combout $end
$var wire 1 *8 CPU0|Processor|Mux40~0_combout $end
$var wire 1 +8 CPU0|Processor|Mux61~0_combout $end
$var wire 1 ,8 CPU0|Processor|Mux48~0_combout $end
$var wire 1 -8 CPU0|Processor|Mux50~0_combout $end
$var wire 1 .8 CPU0|Processor|Mux56~0_combout $end
$var wire 1 /8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 08 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout $end
$var wire 1 18 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 28 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout $end
$var wire 1 38 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 48 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 58 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 68 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 78 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 88 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 98 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 :8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 ;8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 <8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout $end
$var wire 1 =8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 >8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 ?8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 @8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 A8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q $end
$var wire 1 B8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q $end
$var wire 1 C8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 D8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 E8 MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 F8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout $end
$var wire 1 G8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout $end
$var wire 1 H8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout $end
$var wire 1 I8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout $end
$var wire 1 J8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout $end
$var wire 1 K8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout $end
$var wire 1 L8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout $end
$var wire 1 M8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout $end
$var wire 1 N8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout $end
$var wire 1 O8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 P8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout $end
$var wire 1 Q8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout $end
$var wire 1 R8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout $end
$var wire 1 S8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout $end
$var wire 1 T8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout $end
$var wire 1 U8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout $end
$var wire 1 V8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout $end
$var wire 1 W8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1_combout $end
$var wire 1 X8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout $end
$var wire 1 Y8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 Z8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout $end
$var wire 1 [8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 \8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout $end
$var wire 1 ]8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout $end
$var wire 1 ^8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 _8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 `8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~1_combout $end
$var wire 1 a8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 b8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout $end
$var wire 1 c8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 d8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 e8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 f8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 g8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q $end
$var wire 1 h8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q $end
$var wire 1 i8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 j8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 k8 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout $end
$var wire 1 l8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout $end
$var wire 1 m8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout $end
$var wire 1 n8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q $end
$var wire 1 o8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout $end
$var wire 1 p8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout $end
$var wire 1 q8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout $end
$var wire 1 r8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout $end
$var wire 1 s8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout $end
$var wire 1 t8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout $end
$var wire 1 u8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0_combout $end
$var wire 1 v8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout $end
$var wire 1 w8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout $end
$var wire 1 x8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout $end
$var wire 1 y8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout $end
$var wire 1 z8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout $end
$var wire 1 {8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout $end
$var wire 1 |8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout $end
$var wire 1 }8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout $end
$var wire 1 ~8 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout $end
$var wire 1 !9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout $end
$var wire 1 "9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 #9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout $end
$var wire 1 $9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout $end
$var wire 1 %9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout $end
$var wire 1 &9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout $end
$var wire 1 '9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout $end
$var wire 1 (9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout $end
$var wire 1 )9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout $end
$var wire 1 *9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout $end
$var wire 1 +9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout $end
$var wire 1 ,9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout $end
$var wire 1 -9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout $end
$var wire 1 .9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout $end
$var wire 1 /9 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q $end
$var wire 1 09 altera_internal_jtag~TCKUTAP $end
$var wire 1 19 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q $end
$var wire 1 29 auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q $end
$var wire 1 39 MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 49 CPU0|Processor|CtrUNI|Decoder0~4_combout $end
$var wire 1 59 MEMDATA|wReadData[31]~0_combout $end
$var wire 1 69 stopwatch0|Equal0~0_combout $end
$var wire 1 79 stopwatch0|Equal0~1_combout $end
$var wire 1 89 stopwatch0|Equal0~2_combout $end
$var wire 1 99 stopwatch0|Equal0~3_combout $end
$var wire 1 :9 stopwatch0|Equal0~4_combout $end
$var wire 1 ;9 CPU0|Processor|ALUunit|Mux3~4_combout $end
$var wire 1 <9 MEMDATA|is_usermem~4_combout $end
$var wire 1 =9 stopwatch0|Equal0~6_combout $end
$var wire 1 >9 stopwatch0|wReadData[31]~0_combout $end
$var wire 1 ?9 lfsr0|wReadData[31]~0_combout $end
$var wire 1 @9 lfsr0|wReadData[31]~1_combout $end
$var wire 1 A9 lfsr0|lfsr|lf3~combout $end
$var wire 1 B9 stopwatch0|divider|Add0~25_sumout $end
$var wire 1 C9 stopwatch0|divider|Add0~2 $end
$var wire 1 D9 stopwatch0|divider|Add0~17_sumout $end
$var wire 1 E9 stopwatch0|divider|Add0~18 $end
$var wire 1 F9 stopwatch0|divider|Add0~41_sumout $end
$var wire 1 G9 stopwatch0|divider|Add0~42 $end
$var wire 1 H9 stopwatch0|divider|Add0~37_sumout $end
$var wire 1 I9 stopwatch0|divider|Add0~38 $end
$var wire 1 J9 stopwatch0|divider|Add0~33_sumout $end
$var wire 1 K9 stopwatch0|divider|Add0~34 $end
$var wire 1 L9 stopwatch0|divider|Add0~21_sumout $end
$var wire 1 M9 stopwatch0|divider|Add0~22 $end
$var wire 1 N9 stopwatch0|divider|Add0~9_sumout $end
$var wire 1 O9 stopwatch0|divider|Add0~10 $end
$var wire 1 P9 stopwatch0|divider|Add0~5_sumout $end
$var wire 1 Q9 stopwatch0|divider|Add0~6 $end
$var wire 1 R9 stopwatch0|divider|Add0~61_sumout $end
$var wire 1 S9 stopwatch0|divider|Add0~62 $end
$var wire 1 T9 stopwatch0|divider|Add0~57_sumout $end
$var wire 1 U9 stopwatch0|divider|Add0~58 $end
$var wire 1 V9 stopwatch0|divider|Add0~49_sumout $end
$var wire 1 W9 stopwatch0|divider|Add0~50 $end
$var wire 1 X9 stopwatch0|divider|Add0~45_sumout $end
$var wire 1 Y9 stopwatch0|divider|Add0~46 $end
$var wire 1 Z9 stopwatch0|divider|Add0~13_sumout $end
$var wire 1 [9 stopwatch0|divider|Equal0~0_combout $end
$var wire 1 \9 stopwatch0|divider|Equal0~1_combout $end
$var wire 1 ]9 stopwatch0|divider|Equal0~2_combout $end
$var wire 1 ^9 stopwatch0|divider|Equal0~3_combout $end
$var wire 1 _9 stopwatch0|divider|Add0~26 $end
$var wire 1 `9 stopwatch0|divider|Add0~29_sumout $end
$var wire 1 a9 stopwatch0|divider|Add0~30 $end
$var wire 1 b9 stopwatch0|divider|Add0~53_sumout $end
$var wire 1 c9 stopwatch0|divider|Add0~54 $end
$var wire 1 d9 stopwatch0|divider|Add0~1_sumout $end
$var wire 1 e9 stopwatch0|divider|new_freq~0_combout $end
$var wire 1 f9 stopwatch0|divider|new_freq~q $end
$var wire 1 g9 stopwatch0|time_count[0]~0_combout $end
$var wire 1 h9 stopwatch0|reset_flag~0_combout $end
$var wire 1 i9 stopwatch0|reset_flag~q $end
$var wire 1 j9 MEMDATA|wReadData[0]~66_combout $end
$var wire 1 k9 MEMDATA|is_usermem~5_combout $end
$var wire 1 l9 MEMDATA|is_usermem~6_combout $end
$var wire 1 m9 stopwatch0|Equal0~5_combout $end
$var wire 1 n9 MEMDATA|wReadData[0]~1_combout $end
$var wire 1 o9 stopwatch0|Add0~1_sumout $end
$var wire 1 p9 MEMDATA|wReadData[1]~67_combout $end
$var wire 1 q9 stopwatch0|Add0~2 $end
$var wire 1 r9 stopwatch0|Add0~5_sumout $end
$var wire 1 s9 MEMDATA|wReadData[2]~68_combout $end
$var wire 1 t9 stopwatch0|Add0~6 $end
$var wire 1 u9 stopwatch0|Add0~9_sumout $end
$var wire 1 v9 MEMDATA|wReadData[3]~69_combout $end
$var wire 1 w9 stopwatch0|Add0~10 $end
$var wire 1 x9 stopwatch0|Add0~13_sumout $end
$var wire 1 y9 MEMDATA|wReadData[4]~70_combout $end
$var wire 1 z9 stopwatch0|Add0~14 $end
$var wire 1 {9 stopwatch0|Add0~17_sumout $end
$var wire 1 |9 MEMDATA|wReadData[5]~71_combout $end
$var wire 1 }9 stopwatch0|Add0~18 $end
$var wire 1 ~9 stopwatch0|Add0~21_sumout $end
$var wire 1 !: MEMDATA|wReadData[6]~72_combout $end
$var wire 1 ": stopwatch0|Add0~22 $end
$var wire 1 #: stopwatch0|Add0~25_sumout $end
$var wire 1 $: MEMDATA|wReadData[7]~73_combout $end
$var wire 1 %: stopwatch0|Add0~26 $end
$var wire 1 &: stopwatch0|Add0~29_sumout $end
$var wire 1 ': MEMDATA|wReadData[8]~74_combout $end
$var wire 1 (: stopwatch0|Add0~30 $end
$var wire 1 ): stopwatch0|Add0~33_sumout $end
$var wire 1 *: MEMDATA|wReadData[9]~75_combout $end
$var wire 1 +: stopwatch0|Add0~34 $end
$var wire 1 ,: stopwatch0|Add0~37_sumout $end
$var wire 1 -: MEMDATA|wReadData[10]~76_combout $end
$var wire 1 .: stopwatch0|Add0~38 $end
$var wire 1 /: stopwatch0|Add0~41_sumout $end
$var wire 1 0: MEMDATA|wReadData[11]~77_combout $end
$var wire 1 1: stopwatch0|Add0~42 $end
$var wire 1 2: stopwatch0|Add0~45_sumout $end
$var wire 1 3: MEMDATA|wReadData[12]~78_combout $end
$var wire 1 4: stopwatch0|Add0~46 $end
$var wire 1 5: stopwatch0|Add0~49_sumout $end
$var wire 1 6: MEMDATA|wReadData[13]~79_combout $end
$var wire 1 7: stopwatch0|Add0~50 $end
$var wire 1 8: stopwatch0|Add0~53_sumout $end
$var wire 1 9: MEMDATA|wReadData[14]~80_combout $end
$var wire 1 :: stopwatch0|Add0~54 $end
$var wire 1 ;: stopwatch0|Add0~57_sumout $end
$var wire 1 <: MEMDATA|wReadData[15]~81_combout $end
$var wire 1 =: stopwatch0|Add0~58 $end
$var wire 1 >: stopwatch0|Add0~61_sumout $end
$var wire 1 ?: MEMDATA|wReadData[16]~82_combout $end
$var wire 1 @: stopwatch0|Add0~62 $end
$var wire 1 A: stopwatch0|Add0~65_sumout $end
$var wire 1 B: MEMDATA|wReadData[17]~83_combout $end
$var wire 1 C: stopwatch0|Add0~66 $end
$var wire 1 D: stopwatch0|Add0~69_sumout $end
$var wire 1 E: MEMDATA|wReadData[18]~84_combout $end
$var wire 1 F: stopwatch0|Add0~70 $end
$var wire 1 G: stopwatch0|Add0~73_sumout $end
$var wire 1 H: MEMDATA|wReadData[19]~85_combout $end
$var wire 1 I: stopwatch0|Add0~74 $end
$var wire 1 J: stopwatch0|Add0~77_sumout $end
$var wire 1 K: MEMDATA|wReadData[20]~86_combout $end
$var wire 1 L: stopwatch0|Add0~78 $end
$var wire 1 M: stopwatch0|Add0~81_sumout $end
$var wire 1 N: MEMDATA|wReadData[21]~87_combout $end
$var wire 1 O: stopwatch0|Add0~82 $end
$var wire 1 P: stopwatch0|Add0~85_sumout $end
$var wire 1 Q: MEMDATA|wReadData[22]~88_combout $end
$var wire 1 R: stopwatch0|Add0~86 $end
$var wire 1 S: stopwatch0|Add0~89_sumout $end
$var wire 1 T: MEMDATA|wReadData[23]~89_combout $end
$var wire 1 U: stopwatch0|Add0~90 $end
$var wire 1 V: stopwatch0|Add0~93_sumout $end
$var wire 1 W: MEMDATA|wReadData[24]~90_combout $end
$var wire 1 X: stopwatch0|Add0~94 $end
$var wire 1 Y: stopwatch0|Add0~97_sumout $end
$var wire 1 Z: MEMDATA|wReadData[25]~91_combout $end
$var wire 1 [: stopwatch0|Add0~98 $end
$var wire 1 \: stopwatch0|Add0~101_sumout $end
$var wire 1 ]: MEMDATA|wReadData[26]~92_combout $end
$var wire 1 ^: stopwatch0|Add0~102 $end
$var wire 1 _: stopwatch0|Add0~105_sumout $end
$var wire 1 `: MEMDATA|wReadData[27]~93_combout $end
$var wire 1 a: stopwatch0|Add0~106 $end
$var wire 1 b: stopwatch0|Add0~109_sumout $end
$var wire 1 c: MEMDATA|wReadData[28]~94_combout $end
$var wire 1 d: stopwatch0|Add0~110 $end
$var wire 1 e: stopwatch0|Add0~113_sumout $end
$var wire 1 f: MEMDATA|wReadData[29]~95_combout $end
$var wire 1 g: stopwatch0|Add0~114 $end
$var wire 1 h: stopwatch0|Add0~117_sumout $end
$var wire 1 i: MEMDATA|wReadData[30]~96_combout $end
$var wire 1 j: stopwatch0|Add0~118 $end
$var wire 1 k: stopwatch0|Add0~121_sumout $end
$var wire 1 l: MEMDATA|wReadData[31]~97_combout $end
$var wire 1 m: altera_internal_jtag~TDO $end
$var wire 1 n: CPU0|Processor|CtrUNI|Decoder0~3_combout $end
$var wire 1 o: CPU0|Processor|CtrUNI|oMem2Reg[0]~0_combout $end
$var wire 1 p: CPU0|Processor|Mux33~0_combout $end
$var wire 1 q: CPU0|Processor|Mux33~1_combout $end
$var wire 1 r: CPU0|Processor|Mux33~2_combout $end
$var wire 1 s: MEMDATA|wReadData[0]~2_combout $end
$var wire 1 t: CPU0|Processor|Mux33~3_combout $end
$var wire 1 u: CPU0|Processor|Mux32~0_combout $end
$var wire 1 v: MEMDATA|wReadData[1]~3_combout $end
$var wire 1 w: CPU0|Processor|Mux32~1_combout $end
$var wire 1 x: MEMDATA|wReadData[2]~4_combout $end
$var wire 1 y: CPU0|Processor|Mux31~0_combout $end
$var wire 1 z: CPU0|Processor|Mux31~1_combout $end
$var wire 1 {: MEMDATA|wReadData[3]~5_combout $end
$var wire 1 |: CPU0|Processor|Mux30~0_combout $end
$var wire 1 }: CPU0|Processor|Mux30~1_combout $end
$var wire 1 ~: MEMDATA|wReadData[4]~6_combout $end
$var wire 1 !; CPU0|Processor|Mux29~0_combout $end
$var wire 1 "; CPU0|Processor|Mux29~1_combout $end
$var wire 1 #; MEMDATA|wReadData[5]~7_combout $end
$var wire 1 $; CPU0|Processor|Mux28~0_combout $end
$var wire 1 %; CPU0|Processor|Mux28~1_combout $end
$var wire 1 &; MEMDATA|wReadData[6]~8_combout $end
$var wire 1 '; CPU0|Processor|Mux27~0_combout $end
$var wire 1 (; CPU0|Processor|Mux27~1_combout $end
$var wire 1 ); MEMDATA|wReadData[7]~9_combout $end
$var wire 1 *; CPU0|Processor|Mux26~0_combout $end
$var wire 1 +; CPU0|Processor|Mux26~1_combout $end
$var wire 1 ,; MEMDATA|wReadData[8]~10_combout $end
$var wire 1 -; CPU0|Processor|Mux25~0_combout $end
$var wire 1 .; CPU0|Processor|Mux25~1_combout $end
$var wire 1 /; MEMDATA|wReadData[9]~11_combout $end
$var wire 1 0; CPU0|Processor|Mux24~0_combout $end
$var wire 1 1; CPU0|Processor|Mux24~1_combout $end
$var wire 1 2; MEMDATA|wReadData[10]~12_combout $end
$var wire 1 3; CPU0|Processor|Mux23~0_combout $end
$var wire 1 4; CPU0|Processor|Mux23~1_combout $end
$var wire 1 5; MEMDATA|wReadData[11]~13_combout $end
$var wire 1 6; CPU0|Processor|Mux22~0_combout $end
$var wire 1 7; CPU0|Processor|Mux22~1_combout $end
$var wire 1 8; MEMDATA|wReadData[12]~14_combout $end
$var wire 1 9; CPU0|Processor|Mux21~0_combout $end
$var wire 1 :; CPU0|Processor|Mux21~1_combout $end
$var wire 1 ;; MEMDATA|wReadData[13]~15_combout $end
$var wire 1 <; CPU0|Processor|Mux20~0_combout $end
$var wire 1 =; CPU0|Processor|Mux20~1_combout $end
$var wire 1 >; MEMDATA|wReadData[14]~16_combout $end
$var wire 1 ?; CPU0|Processor|Mux19~0_combout $end
$var wire 1 @; CPU0|Processor|Mux19~1_combout $end
$var wire 1 A; MEMDATA|wReadData[15]~17_combout $end
$var wire 1 B; CPU0|Processor|Mux18~0_combout $end
$var wire 1 C; CPU0|Processor|Mux18~1_combout $end
$var wire 1 D; MEMDATA|wReadData[16]~18_combout $end
$var wire 1 E; CPU0|Processor|Mux17~0_combout $end
$var wire 1 F; CPU0|Processor|Mux17~1_combout $end
$var wire 1 G; MEMDATA|wReadData[17]~19_combout $end
$var wire 1 H; CPU0|Processor|Mux16~0_combout $end
$var wire 1 I; CPU0|Processor|Mux16~1_combout $end
$var wire 1 J; MEMDATA|wReadData[18]~20_combout $end
$var wire 1 K; CPU0|Processor|Mux15~0_combout $end
$var wire 1 L; CPU0|Processor|Mux15~1_combout $end
$var wire 1 M; MEMDATA|wReadData[19]~21_combout $end
$var wire 1 N; CPU0|Processor|Mux14~0_combout $end
$var wire 1 O; CPU0|Processor|Mux14~1_combout $end
$var wire 1 P; MEMDATA|wReadData[20]~22_combout $end
$var wire 1 Q; CPU0|Processor|Mux13~0_combout $end
$var wire 1 R; CPU0|Processor|Mux13~1_combout $end
$var wire 1 S; MEMDATA|wReadData[21]~23_combout $end
$var wire 1 T; CPU0|Processor|Mux12~0_combout $end
$var wire 1 U; CPU0|Processor|Mux12~1_combout $end
$var wire 1 V; MEMDATA|wReadData[22]~24_combout $end
$var wire 1 W; CPU0|Processor|Mux11~0_combout $end
$var wire 1 X; CPU0|Processor|Mux11~1_combout $end
$var wire 1 Y; MEMDATA|wReadData[23]~25_combout $end
$var wire 1 Z; CPU0|Processor|Mux10~0_combout $end
$var wire 1 [; CPU0|Processor|Mux10~1_combout $end
$var wire 1 \; MEMDATA|wReadData[24]~26_combout $end
$var wire 1 ]; CPU0|Processor|Mux9~0_combout $end
$var wire 1 ^; CPU0|Processor|Mux9~1_combout $end
$var wire 1 _; MEMDATA|wReadData[25]~27_combout $end
$var wire 1 `; CPU0|Processor|Mux8~0_combout $end
$var wire 1 a; CPU0|Processor|Mux8~1_combout $end
$var wire 1 b; MEMDATA|wReadData[26]~28_combout $end
$var wire 1 c; CPU0|Processor|Mux7~0_combout $end
$var wire 1 d; CPU0|Processor|Mux7~1_combout $end
$var wire 1 e; MEMDATA|wReadData[27]~29_combout $end
$var wire 1 f; CPU0|Processor|Mux6~0_combout $end
$var wire 1 g; CPU0|Processor|Mux6~1_combout $end
$var wire 1 h; MEMDATA|wReadData[28]~30_combout $end
$var wire 1 i; CPU0|Processor|Mux5~0_combout $end
$var wire 1 j; CPU0|Processor|Mux5~1_combout $end
$var wire 1 k; MEMDATA|wReadData[29]~31_combout $end
$var wire 1 l; CPU0|Processor|Mux4~0_combout $end
$var wire 1 m; CPU0|Processor|Mux4~1_combout $end
$var wire 1 n; MEMDATA|wReadData[30]~32_combout $end
$var wire 1 o; CPU0|Processor|Mux3~0_combout $end
$var wire 1 p; CPU0|Processor|Mux3~1_combout $end
$var wire 1 q; MEMDATA|wReadData[31]~33_combout $end
$var wire 1 r; CPU0|Processor|Mux2~0_combout $end
$var wire 1 s; CPU0|Processor|Mux2~1_combout $end
$var wire 1 t; CPU0|Processor|ALUunit|Mux9~9_combout $end
$var wire 1 u; CPU0|Processor|ALUunit|Mux3~5_combout $end
$var wire 1 v; RegDispSelect[0]~input1 $end
$var wire 1 w; RegDispSelect[1]~input1 $end
$var wire 1 x; RegDispSelect[2]~input1 $end
$var wire 1 y; RegDispSelect[3]~input1 $end
$var wire 1 z; RegDispSelect[4]~input1 $end
$var wire 1 {; CPU0|Processor|RegsUNI|Mux93~0_combout $end
$var wire 1 |; auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4] $end
$var wire 1 }; auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3] $end
$var wire 1 ~; auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2] $end
$var wire 1 !< auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1] $end
$var wire 1 "< auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0] $end
$var wire 1 #< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 $< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 %< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 &< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 '< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 (< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 )< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 *< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 +< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 ,< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 -< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 .< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 /< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 0< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 1< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 2< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 3< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 4< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 5< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 6< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 7< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 8< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 9< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 :< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 ;< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 << MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 =< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 >< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 ?< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 @< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 A< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 B< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 C< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 D< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 E< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 F< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 G< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 H< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 I< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 J< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 K< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 L< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 M< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 N< stopwatch0|divider|count [15] $end
$var wire 1 O< stopwatch0|divider|count [14] $end
$var wire 1 P< stopwatch0|divider|count [13] $end
$var wire 1 Q< stopwatch0|divider|count [12] $end
$var wire 1 R< stopwatch0|divider|count [11] $end
$var wire 1 S< stopwatch0|divider|count [10] $end
$var wire 1 T< stopwatch0|divider|count [9] $end
$var wire 1 U< stopwatch0|divider|count [8] $end
$var wire 1 V< stopwatch0|divider|count [7] $end
$var wire 1 W< stopwatch0|divider|count [6] $end
$var wire 1 X< stopwatch0|divider|count [5] $end
$var wire 1 Y< stopwatch0|divider|count [4] $end
$var wire 1 Z< stopwatch0|divider|count [3] $end
$var wire 1 [< stopwatch0|divider|count [2] $end
$var wire 1 \< stopwatch0|divider|count [1] $end
$var wire 1 ]< stopwatch0|divider|count [0] $end
$var wire 1 ^< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 _< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 `< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 a< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 b< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 c< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 d< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 e< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 f< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 g< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 h< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 i< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 j< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 k< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 l< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 m< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 n< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 o< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 p< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 q< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 r< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 s< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 t< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 u< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 v< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 w< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 x< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 y< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 z< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 {< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 |< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 }< MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 ~< MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 != MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 "= MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 #= MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 $= MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 %= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11] $end
$var wire 1 &= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10] $end
$var wire 1 '= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 (= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 )= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 *= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 += MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 ,= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 -= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 .= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 /= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 0= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 1= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [30] $end
$var wire 1 2= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [29] $end
$var wire 1 3= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [28] $end
$var wire 1 4= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [27] $end
$var wire 1 5= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [26] $end
$var wire 1 6= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [25] $end
$var wire 1 7= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [24] $end
$var wire 1 8= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [23] $end
$var wire 1 9= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [22] $end
$var wire 1 := auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [21] $end
$var wire 1 ;= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [20] $end
$var wire 1 <= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [19] $end
$var wire 1 == auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [18] $end
$var wire 1 >= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [17] $end
$var wire 1 ?= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [16] $end
$var wire 1 @= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [15] $end
$var wire 1 A= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [14] $end
$var wire 1 B= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [13] $end
$var wire 1 C= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [12] $end
$var wire 1 D= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [11] $end
$var wire 1 E= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [10] $end
$var wire 1 F= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [9] $end
$var wire 1 G= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [8] $end
$var wire 1 H= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [7] $end
$var wire 1 I= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [6] $end
$var wire 1 J= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [5] $end
$var wire 1 K= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [4] $end
$var wire 1 L= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] $end
$var wire 1 M= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [2] $end
$var wire 1 N= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [1] $end
$var wire 1 O= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [0] $end
$var wire 1 P= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2] $end
$var wire 1 Q= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1] $end
$var wire 1 R= auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0] $end
$var wire 1 S= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [31] $end
$var wire 1 T= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [30] $end
$var wire 1 U= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [29] $end
$var wire 1 V= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [28] $end
$var wire 1 W= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [27] $end
$var wire 1 X= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [26] $end
$var wire 1 Y= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [25] $end
$var wire 1 Z= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [24] $end
$var wire 1 [= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [23] $end
$var wire 1 \= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [22] $end
$var wire 1 ]= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [21] $end
$var wire 1 ^= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [20] $end
$var wire 1 _= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [19] $end
$var wire 1 `= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [18] $end
$var wire 1 a= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [17] $end
$var wire 1 b= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [16] $end
$var wire 1 c= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 d= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 e= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 f= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 g= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 h= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 i= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 j= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 k= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 l= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 m= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 n= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 o= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 p= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 q= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 r= MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 s= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 t= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 u= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 v= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 w= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 x= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 y= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 z= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 {= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 |= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 }= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 ~= MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 !> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 "> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 #> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 $> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 %> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 &> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 '> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 (> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 )> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 *> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 +> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 ,> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 -> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 .> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 /> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 0> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 1> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 2> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 3> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 4> MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 5> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [31] $end
$var wire 1 6> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [30] $end
$var wire 1 7> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [29] $end
$var wire 1 8> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [28] $end
$var wire 1 9> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [27] $end
$var wire 1 :> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [26] $end
$var wire 1 ;> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [25] $end
$var wire 1 <> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [24] $end
$var wire 1 => MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [23] $end
$var wire 1 >> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [22] $end
$var wire 1 ?> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [21] $end
$var wire 1 @> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [20] $end
$var wire 1 A> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [19] $end
$var wire 1 B> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [18] $end
$var wire 1 C> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [17] $end
$var wire 1 D> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [16] $end
$var wire 1 E> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 F> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 G> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 H> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 I> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 J> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 K> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 L> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 M> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 N> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 O> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 P> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 Q> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 R> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 S> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 T> MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 U> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3] $end
$var wire 1 V> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2] $end
$var wire 1 W> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1] $end
$var wire 1 X> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0] $end
$var wire 1 Y> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31] $end
$var wire 1 Z> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30] $end
$var wire 1 [> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29] $end
$var wire 1 \> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28] $end
$var wire 1 ]> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27] $end
$var wire 1 ^> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26] $end
$var wire 1 _> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25] $end
$var wire 1 `> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24] $end
$var wire 1 a> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23] $end
$var wire 1 b> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22] $end
$var wire 1 c> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21] $end
$var wire 1 d> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20] $end
$var wire 1 e> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19] $end
$var wire 1 f> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18] $end
$var wire 1 g> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17] $end
$var wire 1 h> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16] $end
$var wire 1 i> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 j> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 k> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 l> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 m> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 n> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 o> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 p> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 q> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 r> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 s> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 t> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 u> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 v> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 w> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 x> MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 y> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4] $end
$var wire 1 z> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3] $end
$var wire 1 {> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2] $end
$var wire 1 |> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1] $end
$var wire 1 }> auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0] $end
$var wire 1 ~> CLOCK0|CLKCount [25] $end
$var wire 1 !? CLOCK0|CLKCount [24] $end
$var wire 1 "? CLOCK0|CLKCount [23] $end
$var wire 1 #? CLOCK0|CLKCount [22] $end
$var wire 1 $? CLOCK0|CLKCount [21] $end
$var wire 1 %? CLOCK0|CLKCount [20] $end
$var wire 1 &? CLOCK0|CLKCount [19] $end
$var wire 1 '? CLOCK0|CLKCount [18] $end
$var wire 1 (? CLOCK0|CLKCount [17] $end
$var wire 1 )? CLOCK0|CLKCount [16] $end
$var wire 1 *? CLOCK0|CLKCount [15] $end
$var wire 1 +? CLOCK0|CLKCount [14] $end
$var wire 1 ,? CLOCK0|CLKCount [13] $end
$var wire 1 -? CLOCK0|CLKCount [12] $end
$var wire 1 .? CLOCK0|CLKCount [11] $end
$var wire 1 /? CLOCK0|CLKCount [10] $end
$var wire 1 0? CLOCK0|CLKCount [9] $end
$var wire 1 1? CLOCK0|CLKCount [8] $end
$var wire 1 2? CLOCK0|CLKCount [7] $end
$var wire 1 3? CLOCK0|CLKCount [6] $end
$var wire 1 4? CLOCK0|CLKCount [5] $end
$var wire 1 5? CLOCK0|CLKCount [4] $end
$var wire 1 6? CLOCK0|CLKCount [3] $end
$var wire 1 7? CLOCK0|CLKCount [2] $end
$var wire 1 8? CLOCK0|CLKCount [1] $end
$var wire 1 9? CLOCK0|CLKCount [0] $end
$var wire 1 :? CLOCK0|CLKCount2 [7] $end
$var wire 1 ;? CLOCK0|CLKCount2 [6] $end
$var wire 1 <? CLOCK0|CLKCount2 [5] $end
$var wire 1 =? CLOCK0|CLKCount2 [4] $end
$var wire 1 >? CLOCK0|CLKCount2 [3] $end
$var wire 1 ?? CLOCK0|CLKCount2 [2] $end
$var wire 1 @? CLOCK0|CLKCount2 [1] $end
$var wire 1 A? CLOCK0|CLKCount2 [0] $end
$var wire 1 B? CLOCK0|Timer10|contador [31] $end
$var wire 1 C? CLOCK0|Timer10|contador [30] $end
$var wire 1 D? CLOCK0|Timer10|contador [29] $end
$var wire 1 E? CLOCK0|Timer10|contador [28] $end
$var wire 1 F? CLOCK0|Timer10|contador [27] $end
$var wire 1 G? CLOCK0|Timer10|contador [26] $end
$var wire 1 H? CLOCK0|Timer10|contador [25] $end
$var wire 1 I? CLOCK0|Timer10|contador [24] $end
$var wire 1 J? CLOCK0|Timer10|contador [23] $end
$var wire 1 K? CLOCK0|Timer10|contador [22] $end
$var wire 1 L? CLOCK0|Timer10|contador [21] $end
$var wire 1 M? CLOCK0|Timer10|contador [20] $end
$var wire 1 N? CLOCK0|Timer10|contador [19] $end
$var wire 1 O? CLOCK0|Timer10|contador [18] $end
$var wire 1 P? CLOCK0|Timer10|contador [17] $end
$var wire 1 Q? CLOCK0|Timer10|contador [16] $end
$var wire 1 R? CLOCK0|Timer10|contador [15] $end
$var wire 1 S? CLOCK0|Timer10|contador [14] $end
$var wire 1 T? CLOCK0|Timer10|contador [13] $end
$var wire 1 U? CLOCK0|Timer10|contador [12] $end
$var wire 1 V? CLOCK0|Timer10|contador [11] $end
$var wire 1 W? CLOCK0|Timer10|contador [10] $end
$var wire 1 X? CLOCK0|Timer10|contador [9] $end
$var wire 1 Y? CLOCK0|Timer10|contador [8] $end
$var wire 1 Z? CLOCK0|Timer10|contador [7] $end
$var wire 1 [? CLOCK0|Timer10|contador [6] $end
$var wire 1 \? CLOCK0|Timer10|contador [5] $end
$var wire 1 ]? CLOCK0|Timer10|contador [4] $end
$var wire 1 ^? CLOCK0|Timer10|contador [3] $end
$var wire 1 _? CLOCK0|Timer10|contador [2] $end
$var wire 1 `? CLOCK0|Timer10|contador [1] $end
$var wire 1 a? CLOCK0|Timer10|contador [0] $end
$var wire 1 b? CPU0|Processor|PC [31] $end
$var wire 1 c? CPU0|Processor|PC [30] $end
$var wire 1 d? CPU0|Processor|PC [29] $end
$var wire 1 e? CPU0|Processor|PC [28] $end
$var wire 1 f? CPU0|Processor|PC [27] $end
$var wire 1 g? CPU0|Processor|PC [26] $end
$var wire 1 h? CPU0|Processor|PC [25] $end
$var wire 1 i? CPU0|Processor|PC [24] $end
$var wire 1 j? CPU0|Processor|PC [23] $end
$var wire 1 k? CPU0|Processor|PC [22] $end
$var wire 1 l? CPU0|Processor|PC [21] $end
$var wire 1 m? CPU0|Processor|PC [20] $end
$var wire 1 n? CPU0|Processor|PC [19] $end
$var wire 1 o? CPU0|Processor|PC [18] $end
$var wire 1 p? CPU0|Processor|PC [17] $end
$var wire 1 q? CPU0|Processor|PC [16] $end
$var wire 1 r? CPU0|Processor|PC [15] $end
$var wire 1 s? CPU0|Processor|PC [14] $end
$var wire 1 t? CPU0|Processor|PC [13] $end
$var wire 1 u? CPU0|Processor|PC [12] $end
$var wire 1 v? CPU0|Processor|PC [11] $end
$var wire 1 w? CPU0|Processor|PC [10] $end
$var wire 1 x? CPU0|Processor|PC [9] $end
$var wire 1 y? CPU0|Processor|PC [8] $end
$var wire 1 z? CPU0|Processor|PC [7] $end
$var wire 1 {? CPU0|Processor|PC [6] $end
$var wire 1 |? CPU0|Processor|PC [5] $end
$var wire 1 }? CPU0|Processor|PC [4] $end
$var wire 1 ~? CPU0|Processor|PC [3] $end
$var wire 1 !@ CPU0|Processor|PC [2] $end
$var wire 1 "@ CPU0|Processor|PC [1] $end
$var wire 1 #@ CPU0|Processor|PC [0] $end
$var wire 1 $@ CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [5] $end
$var wire 1 %@ CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [4] $end
$var wire 1 &@ CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [3] $end
$var wire 1 '@ CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [2] $end
$var wire 1 (@ CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [1] $end
$var wire 1 )@ CLOCK0|PLL1|pll_main_inst|altera_pll_i|locked_wire [0] $end
$var wire 1 *@ lfsr0|lfsr|out [31] $end
$var wire 1 +@ lfsr0|lfsr|out [30] $end
$var wire 1 ,@ lfsr0|lfsr|out [29] $end
$var wire 1 -@ lfsr0|lfsr|out [28] $end
$var wire 1 .@ lfsr0|lfsr|out [27] $end
$var wire 1 /@ lfsr0|lfsr|out [26] $end
$var wire 1 0@ lfsr0|lfsr|out [25] $end
$var wire 1 1@ lfsr0|lfsr|out [24] $end
$var wire 1 2@ lfsr0|lfsr|out [23] $end
$var wire 1 3@ lfsr0|lfsr|out [22] $end
$var wire 1 4@ lfsr0|lfsr|out [21] $end
$var wire 1 5@ lfsr0|lfsr|out [20] $end
$var wire 1 6@ lfsr0|lfsr|out [19] $end
$var wire 1 7@ lfsr0|lfsr|out [18] $end
$var wire 1 8@ lfsr0|lfsr|out [17] $end
$var wire 1 9@ lfsr0|lfsr|out [16] $end
$var wire 1 :@ lfsr0|lfsr|out [15] $end
$var wire 1 ;@ lfsr0|lfsr|out [14] $end
$var wire 1 <@ lfsr0|lfsr|out [13] $end
$var wire 1 =@ lfsr0|lfsr|out [12] $end
$var wire 1 >@ lfsr0|lfsr|out [11] $end
$var wire 1 ?@ lfsr0|lfsr|out [10] $end
$var wire 1 @@ lfsr0|lfsr|out [9] $end
$var wire 1 A@ lfsr0|lfsr|out [8] $end
$var wire 1 B@ lfsr0|lfsr|out [7] $end
$var wire 1 C@ lfsr0|lfsr|out [6] $end
$var wire 1 D@ lfsr0|lfsr|out [5] $end
$var wire 1 E@ lfsr0|lfsr|out [4] $end
$var wire 1 F@ lfsr0|lfsr|out [3] $end
$var wire 1 G@ lfsr0|lfsr|out [2] $end
$var wire 1 H@ lfsr0|lfsr|out [1] $end
$var wire 1 I@ lfsr0|lfsr|out [0] $end
$var wire 1 J@ stopwatch0|time_count [31] $end
$var wire 1 K@ stopwatch0|time_count [30] $end
$var wire 1 L@ stopwatch0|time_count [29] $end
$var wire 1 M@ stopwatch0|time_count [28] $end
$var wire 1 N@ stopwatch0|time_count [27] $end
$var wire 1 O@ stopwatch0|time_count [26] $end
$var wire 1 P@ stopwatch0|time_count [25] $end
$var wire 1 Q@ stopwatch0|time_count [24] $end
$var wire 1 R@ stopwatch0|time_count [23] $end
$var wire 1 S@ stopwatch0|time_count [22] $end
$var wire 1 T@ stopwatch0|time_count [21] $end
$var wire 1 U@ stopwatch0|time_count [20] $end
$var wire 1 V@ stopwatch0|time_count [19] $end
$var wire 1 W@ stopwatch0|time_count [18] $end
$var wire 1 X@ stopwatch0|time_count [17] $end
$var wire 1 Y@ stopwatch0|time_count [16] $end
$var wire 1 Z@ stopwatch0|time_count [15] $end
$var wire 1 [@ stopwatch0|time_count [14] $end
$var wire 1 \@ stopwatch0|time_count [13] $end
$var wire 1 ]@ stopwatch0|time_count [12] $end
$var wire 1 ^@ stopwatch0|time_count [11] $end
$var wire 1 _@ stopwatch0|time_count [10] $end
$var wire 1 `@ stopwatch0|time_count [9] $end
$var wire 1 a@ stopwatch0|time_count [8] $end
$var wire 1 b@ stopwatch0|time_count [7] $end
$var wire 1 c@ stopwatch0|time_count [6] $end
$var wire 1 d@ stopwatch0|time_count [5] $end
$var wire 1 e@ stopwatch0|time_count [4] $end
$var wire 1 f@ stopwatch0|time_count [3] $end
$var wire 1 g@ stopwatch0|time_count [2] $end
$var wire 1 h@ stopwatch0|time_count [1] $end
$var wire 1 i@ stopwatch0|time_count [0] $end
$var wire 1 j@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 k@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 l@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 m@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 n@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 o@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 p@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 q@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6] $end
$var wire 1 r@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5] $end
$var wire 1 s@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4] $end
$var wire 1 t@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 u@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 v@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 w@ MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 x@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 y@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 z@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 {@ MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 |@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3] $end
$var wire 1 }@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2] $end
$var wire 1 ~@ auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1] $end
$var wire 1 !A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0] $end
$var wire 1 "A MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 #A MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 $A MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 %A MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 &A CLOCK0|rreset [1] $end
$var wire 1 'A CLOCK0|rreset [0] $end
$var wire 1 (A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [30] $end
$var wire 1 )A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [29] $end
$var wire 1 *A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [28] $end
$var wire 1 +A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [27] $end
$var wire 1 ,A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [26] $end
$var wire 1 -A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [25] $end
$var wire 1 .A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [24] $end
$var wire 1 /A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [23] $end
$var wire 1 0A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [22] $end
$var wire 1 1A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [21] $end
$var wire 1 2A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [20] $end
$var wire 1 3A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [19] $end
$var wire 1 4A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [18] $end
$var wire 1 5A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [17] $end
$var wire 1 6A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [16] $end
$var wire 1 7A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [15] $end
$var wire 1 8A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [14] $end
$var wire 1 9A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [13] $end
$var wire 1 :A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [12] $end
$var wire 1 ;A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [11] $end
$var wire 1 <A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [10] $end
$var wire 1 =A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [9] $end
$var wire 1 >A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [8] $end
$var wire 1 ?A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [7] $end
$var wire 1 @A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [6] $end
$var wire 1 AA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [5] $end
$var wire 1 BA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [4] $end
$var wire 1 CA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] $end
$var wire 1 DA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [2] $end
$var wire 1 EA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [1] $end
$var wire 1 FA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [0] $end
$var wire 1 GA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15] $end
$var wire 1 HA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14] $end
$var wire 1 IA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13] $end
$var wire 1 JA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12] $end
$var wire 1 KA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11] $end
$var wire 1 LA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10] $end
$var wire 1 MA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9] $end
$var wire 1 NA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] $end
$var wire 1 OA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7] $end
$var wire 1 PA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6] $end
$var wire 1 QA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] $end
$var wire 1 RA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] $end
$var wire 1 SA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] $end
$var wire 1 TA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2] $end
$var wire 1 UA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] $end
$var wire 1 VA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0] $end
$var wire 1 WA MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 XA MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 YA MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 ZA MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 [A MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 \A MEMDATA|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 ]A CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [5] $end
$var wire 1 ^A CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [4] $end
$var wire 1 _A CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [3] $end
$var wire 1 `A CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [2] $end
$var wire 1 aA CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [1] $end
$var wire 1 bA CLOCK0|PLL1|pll_main_inst|altera_pll_i|outclk_wire [0] $end
$var wire 1 cA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 dA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 eA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 fA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 gA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 hA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5] $end
$var wire 1 iA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 jA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 kA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 lA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 mA MEMCODE|MB0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 nA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9] $end
$var wire 1 oA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8] $end
$var wire 1 pA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7] $end
$var wire 1 qA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6] $end
$var wire 1 rA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5] $end
$var wire 1 sA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4] $end
$var wire 1 tA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3] $end
$var wire 1 uA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2] $end
$var wire 1 vA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1] $end
$var wire 1 wA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0] $end
$var wire 1 xA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1] $end
$var wire 1 yA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0] $end
$var wire 1 zA auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3] $end
$var wire 1 {A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2] $end
$var wire 1 |A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1] $end
$var wire 1 }A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0] $end
$var wire 1 ~A auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3] $end
$var wire 1 !B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2] $end
$var wire 1 "B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1] $end
$var wire 1 #B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0] $end
$var wire 1 $B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2] $end
$var wire 1 %B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1] $end
$var wire 1 &B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0] $end
$var wire 1 'B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9] $end
$var wire 1 (B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8] $end
$var wire 1 )B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7] $end
$var wire 1 *B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6] $end
$var wire 1 +B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5] $end
$var wire 1 ,B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4] $end
$var wire 1 -B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3] $end
$var wire 1 .B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2] $end
$var wire 1 /B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1] $end
$var wire 1 0B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0] $end
$var wire 1 1B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3] $end
$var wire 1 2B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2] $end
$var wire 1 3B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1] $end
$var wire 1 4B auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0] $end
$var wire 1 5B CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [5] $end
$var wire 1 6B CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [4] $end
$var wire 1 7B CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [3] $end
$var wire 1 8B CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [2] $end
$var wire 1 9B CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [1] $end
$var wire 1 :B CLOCK0|PLL1|pll_main_inst|altera_pll_i|fboutclk_wire [0] $end
$var wire 1 ;B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 <B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 =B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 >B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 ?B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 @B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 AB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 BB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 CB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 DB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 EB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 FB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 GB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 HB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 IB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 JB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 KB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 LB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 MB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 NB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 OB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 PB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 QB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 RB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 SB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 TB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 UB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 VB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 WB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 XB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 YB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 ZB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 [B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 \B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 ]B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 ^B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 _B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 `B MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 aB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 bB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 cB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 dB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 eB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 fB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 gB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 hB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 iB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 jB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 kB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 lB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 mB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 nB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 oB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 pB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 qB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 rB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 sB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 tB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 uB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 vB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 wB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 xB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 yB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 zB MEMCODE|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 {B CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [63] $end
$var wire 1 |B CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [62] $end
$var wire 1 }B CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [61] $end
$var wire 1 ~B CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [60] $end
$var wire 1 !C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [59] $end
$var wire 1 "C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [58] $end
$var wire 1 #C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [57] $end
$var wire 1 $C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [56] $end
$var wire 1 %C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [55] $end
$var wire 1 &C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [54] $end
$var wire 1 'C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [53] $end
$var wire 1 (C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [52] $end
$var wire 1 )C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [51] $end
$var wire 1 *C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [50] $end
$var wire 1 +C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [49] $end
$var wire 1 ,C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [48] $end
$var wire 1 -C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [47] $end
$var wire 1 .C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [46] $end
$var wire 1 /C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [45] $end
$var wire 1 0C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [44] $end
$var wire 1 1C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [43] $end
$var wire 1 2C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [42] $end
$var wire 1 3C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [41] $end
$var wire 1 4C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [40] $end
$var wire 1 5C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [39] $end
$var wire 1 6C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [38] $end
$var wire 1 7C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [37] $end
$var wire 1 8C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [36] $end
$var wire 1 9C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [35] $end
$var wire 1 :C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [34] $end
$var wire 1 ;C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [33] $end
$var wire 1 <C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [32] $end
$var wire 1 =C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [31] $end
$var wire 1 >C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [30] $end
$var wire 1 ?C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [29] $end
$var wire 1 @C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [28] $end
$var wire 1 AC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [27] $end
$var wire 1 BC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [26] $end
$var wire 1 CC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [25] $end
$var wire 1 DC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [24] $end
$var wire 1 EC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [23] $end
$var wire 1 FC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [22] $end
$var wire 1 GC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [21] $end
$var wire 1 HC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [20] $end
$var wire 1 IC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [19] $end
$var wire 1 JC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [18] $end
$var wire 1 KC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [17] $end
$var wire 1 LC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [16] $end
$var wire 1 MC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [15] $end
$var wire 1 NC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [14] $end
$var wire 1 OC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [13] $end
$var wire 1 PC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [12] $end
$var wire 1 QC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [11] $end
$var wire 1 RC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [10] $end
$var wire 1 SC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [9] $end
$var wire 1 TC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [8] $end
$var wire 1 UC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [7] $end
$var wire 1 VC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [6] $end
$var wire 1 WC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [5] $end
$var wire 1 XC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [4] $end
$var wire 1 YC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [3] $end
$var wire 1 ZC CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [2] $end
$var wire 1 [C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [1] $end
$var wire 1 \C CPU0|Processor|ALUunit|Mult0~12_RESULTA_bus [0] $end
$var wire 1 ]C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 ^C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 _C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0] $end
$var wire 1 `C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0] $end
$var wire 1 aC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0] $end
$var wire 1 bC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0] $end
$var wire 1 cC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0] $end
$var wire 1 dC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0] $end
$var wire 1 eC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 fC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 gC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0] $end
$var wire 1 hC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0] $end
$var wire 1 iC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0] $end
$var wire 1 jC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0] $end
$var wire 1 kC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0] $end
$var wire 1 lC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0] $end
$var wire 1 mC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 nC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 oC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0] $end
$var wire 1 pC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0] $end
$var wire 1 qC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0] $end
$var wire 1 rC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0] $end
$var wire 1 sC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0] $end
$var wire 1 tC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0] $end
$var wire 1 uC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 vC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 wC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0] $end
$var wire 1 xC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0] $end
$var wire 1 yC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0] $end
$var wire 1 zC MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0] $end
$var wire 1 {C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0] $end
$var wire 1 |C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0] $end
$var wire 1 }C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0] $end
$var wire 1 ~C MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0] $end
$var wire 1 !D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0] $end
$var wire 1 "D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0] $end
$var wire 1 #D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0] $end
$var wire 1 $D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0] $end
$var wire 1 %D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0] $end
$var wire 1 &D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0] $end
$var wire 1 'D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0] $end
$var wire 1 (D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0] $end
$var wire 1 )D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0] $end
$var wire 1 *D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0] $end
$var wire 1 +D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0] $end
$var wire 1 ,D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0] $end
$var wire 1 -D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0] $end
$var wire 1 .D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0] $end
$var wire 1 /D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0] $end
$var wire 1 0D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0] $end
$var wire 1 1D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0] $end
$var wire 1 2D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0] $end
$var wire 1 3D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0] $end
$var wire 1 4D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0] $end
$var wire 1 5D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0] $end
$var wire 1 6D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0] $end
$var wire 1 7D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0] $end
$var wire 1 8D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0] $end
$var wire 1 9D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0] $end
$var wire 1 :D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0] $end
$var wire 1 ;D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0] $end
$var wire 1 <D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0] $end
$var wire 1 =D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0] $end
$var wire 1 >D MEMDATA|MB0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0] $end
$var wire 1 ?D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [63] $end
$var wire 1 @D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [62] $end
$var wire 1 AD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [61] $end
$var wire 1 BD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [60] $end
$var wire 1 CD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [59] $end
$var wire 1 DD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [58] $end
$var wire 1 ED CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [57] $end
$var wire 1 FD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [56] $end
$var wire 1 GD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [55] $end
$var wire 1 HD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [54] $end
$var wire 1 ID CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [53] $end
$var wire 1 JD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [52] $end
$var wire 1 KD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [51] $end
$var wire 1 LD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [50] $end
$var wire 1 MD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [49] $end
$var wire 1 ND CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [48] $end
$var wire 1 OD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [47] $end
$var wire 1 PD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [46] $end
$var wire 1 QD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [45] $end
$var wire 1 RD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [44] $end
$var wire 1 SD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [43] $end
$var wire 1 TD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [42] $end
$var wire 1 UD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [41] $end
$var wire 1 VD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [40] $end
$var wire 1 WD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [39] $end
$var wire 1 XD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [38] $end
$var wire 1 YD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [37] $end
$var wire 1 ZD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [36] $end
$var wire 1 [D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [35] $end
$var wire 1 \D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [34] $end
$var wire 1 ]D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [33] $end
$var wire 1 ^D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [32] $end
$var wire 1 _D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [31] $end
$var wire 1 `D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [30] $end
$var wire 1 aD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [29] $end
$var wire 1 bD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [28] $end
$var wire 1 cD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [27] $end
$var wire 1 dD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [26] $end
$var wire 1 eD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [25] $end
$var wire 1 fD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [24] $end
$var wire 1 gD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [23] $end
$var wire 1 hD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [22] $end
$var wire 1 iD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [21] $end
$var wire 1 jD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [20] $end
$var wire 1 kD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [19] $end
$var wire 1 lD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [18] $end
$var wire 1 mD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [17] $end
$var wire 1 nD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [16] $end
$var wire 1 oD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [15] $end
$var wire 1 pD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [14] $end
$var wire 1 qD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [13] $end
$var wire 1 rD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [12] $end
$var wire 1 sD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [11] $end
$var wire 1 tD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [10] $end
$var wire 1 uD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [9] $end
$var wire 1 vD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [8] $end
$var wire 1 wD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [7] $end
$var wire 1 xD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [6] $end
$var wire 1 yD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [5] $end
$var wire 1 zD CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [4] $end
$var wire 1 {D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [3] $end
$var wire 1 |D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [2] $end
$var wire 1 }D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [1] $end
$var wire 1 ~D CPU0|Processor|ALUunit|Mult0~533_RESULTA_bus [0] $end
$var wire 1 !E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [63] $end
$var wire 1 "E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [62] $end
$var wire 1 #E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [61] $end
$var wire 1 $E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [60] $end
$var wire 1 %E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [59] $end
$var wire 1 &E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [58] $end
$var wire 1 'E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [57] $end
$var wire 1 (E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [56] $end
$var wire 1 )E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [55] $end
$var wire 1 *E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [54] $end
$var wire 1 +E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [53] $end
$var wire 1 ,E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [52] $end
$var wire 1 -E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [51] $end
$var wire 1 .E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [50] $end
$var wire 1 /E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [49] $end
$var wire 1 0E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [48] $end
$var wire 1 1E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [47] $end
$var wire 1 2E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [46] $end
$var wire 1 3E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [45] $end
$var wire 1 4E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [44] $end
$var wire 1 5E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [43] $end
$var wire 1 6E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [42] $end
$var wire 1 7E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [41] $end
$var wire 1 8E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [40] $end
$var wire 1 9E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [39] $end
$var wire 1 :E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [38] $end
$var wire 1 ;E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [37] $end
$var wire 1 <E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [36] $end
$var wire 1 =E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [35] $end
$var wire 1 >E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [34] $end
$var wire 1 ?E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [33] $end
$var wire 1 @E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [32] $end
$var wire 1 AE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [31] $end
$var wire 1 BE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [30] $end
$var wire 1 CE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [29] $end
$var wire 1 DE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [28] $end
$var wire 1 EE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [27] $end
$var wire 1 FE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [26] $end
$var wire 1 GE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [25] $end
$var wire 1 HE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [24] $end
$var wire 1 IE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [23] $end
$var wire 1 JE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [22] $end
$var wire 1 KE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [21] $end
$var wire 1 LE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [20] $end
$var wire 1 ME CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [19] $end
$var wire 1 NE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [18] $end
$var wire 1 OE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [17] $end
$var wire 1 PE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [16] $end
$var wire 1 QE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [15] $end
$var wire 1 RE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [14] $end
$var wire 1 SE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [13] $end
$var wire 1 TE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [12] $end
$var wire 1 UE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [11] $end
$var wire 1 VE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [10] $end
$var wire 1 WE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [9] $end
$var wire 1 XE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [8] $end
$var wire 1 YE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [7] $end
$var wire 1 ZE CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [6] $end
$var wire 1 [E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [5] $end
$var wire 1 \E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [4] $end
$var wire 1 ]E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [3] $end
$var wire 1 ^E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [2] $end
$var wire 1 _E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [1] $end
$var wire 1 `E CPU0|Processor|ALUunit|Mult1~136_RESULTA_bus [0] $end
$var wire 1 aE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [63] $end
$var wire 1 bE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [62] $end
$var wire 1 cE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [61] $end
$var wire 1 dE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [60] $end
$var wire 1 eE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [59] $end
$var wire 1 fE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [58] $end
$var wire 1 gE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [57] $end
$var wire 1 hE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [56] $end
$var wire 1 iE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [55] $end
$var wire 1 jE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [54] $end
$var wire 1 kE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [53] $end
$var wire 1 lE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [52] $end
$var wire 1 mE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [51] $end
$var wire 1 nE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [50] $end
$var wire 1 oE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [49] $end
$var wire 1 pE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [48] $end
$var wire 1 qE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [47] $end
$var wire 1 rE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [46] $end
$var wire 1 sE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [45] $end
$var wire 1 tE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [44] $end
$var wire 1 uE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [43] $end
$var wire 1 vE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [42] $end
$var wire 1 wE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [41] $end
$var wire 1 xE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [40] $end
$var wire 1 yE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [39] $end
$var wire 1 zE CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [38] $end
$var wire 1 {E CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [37] $end
$var wire 1 |E CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [36] $end
$var wire 1 }E CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [35] $end
$var wire 1 ~E CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [34] $end
$var wire 1 !F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [33] $end
$var wire 1 "F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [32] $end
$var wire 1 #F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [31] $end
$var wire 1 $F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [30] $end
$var wire 1 %F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [29] $end
$var wire 1 &F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [28] $end
$var wire 1 'F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [27] $end
$var wire 1 (F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [26] $end
$var wire 1 )F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [25] $end
$var wire 1 *F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [24] $end
$var wire 1 +F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [23] $end
$var wire 1 ,F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [22] $end
$var wire 1 -F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [21] $end
$var wire 1 .F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [20] $end
$var wire 1 /F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [19] $end
$var wire 1 0F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [18] $end
$var wire 1 1F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [17] $end
$var wire 1 2F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [16] $end
$var wire 1 3F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [15] $end
$var wire 1 4F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [14] $end
$var wire 1 5F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [13] $end
$var wire 1 6F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [12] $end
$var wire 1 7F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [11] $end
$var wire 1 8F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [10] $end
$var wire 1 9F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [9] $end
$var wire 1 :F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [8] $end
$var wire 1 ;F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [7] $end
$var wire 1 <F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [6] $end
$var wire 1 =F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [5] $end
$var wire 1 >F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [4] $end
$var wire 1 ?F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [3] $end
$var wire 1 @F CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [2] $end
$var wire 1 AF CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [1] $end
$var wire 1 BF CPU0|Processor|ALUunit|Mult1~477_RESULTA_bus [0] $end
$var wire 1 CF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [63] $end
$var wire 1 DF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [62] $end
$var wire 1 EF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [61] $end
$var wire 1 FF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [60] $end
$var wire 1 GF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [59] $end
$var wire 1 HF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [58] $end
$var wire 1 IF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [57] $end
$var wire 1 JF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [56] $end
$var wire 1 KF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [55] $end
$var wire 1 LF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [54] $end
$var wire 1 MF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [53] $end
$var wire 1 NF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [52] $end
$var wire 1 OF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [51] $end
$var wire 1 PF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [50] $end
$var wire 1 QF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [49] $end
$var wire 1 RF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [48] $end
$var wire 1 SF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [47] $end
$var wire 1 TF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [46] $end
$var wire 1 UF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [45] $end
$var wire 1 VF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [44] $end
$var wire 1 WF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [43] $end
$var wire 1 XF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [42] $end
$var wire 1 YF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [41] $end
$var wire 1 ZF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [40] $end
$var wire 1 [F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [39] $end
$var wire 1 \F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [38] $end
$var wire 1 ]F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [37] $end
$var wire 1 ^F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [36] $end
$var wire 1 _F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [35] $end
$var wire 1 `F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [34] $end
$var wire 1 aF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [33] $end
$var wire 1 bF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [32] $end
$var wire 1 cF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [31] $end
$var wire 1 dF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [30] $end
$var wire 1 eF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [29] $end
$var wire 1 fF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [28] $end
$var wire 1 gF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [27] $end
$var wire 1 hF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [26] $end
$var wire 1 iF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [25] $end
$var wire 1 jF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [24] $end
$var wire 1 kF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [23] $end
$var wire 1 lF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [22] $end
$var wire 1 mF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [21] $end
$var wire 1 nF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [20] $end
$var wire 1 oF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [19] $end
$var wire 1 pF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [18] $end
$var wire 1 qF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [17] $end
$var wire 1 rF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [16] $end
$var wire 1 sF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [15] $end
$var wire 1 tF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [14] $end
$var wire 1 uF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [13] $end
$var wire 1 vF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [12] $end
$var wire 1 wF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [11] $end
$var wire 1 xF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [10] $end
$var wire 1 yF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [9] $end
$var wire 1 zF CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [8] $end
$var wire 1 {F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [7] $end
$var wire 1 |F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [6] $end
$var wire 1 }F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [5] $end
$var wire 1 ~F CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [4] $end
$var wire 1 !G CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [3] $end
$var wire 1 "G CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [2] $end
$var wire 1 #G CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [1] $end
$var wire 1 $G CPU0|Processor|ALUunit|Mult0~874_RESULTA_bus [0] $end
$var wire 1 %G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [63] $end
$var wire 1 &G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [62] $end
$var wire 1 'G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [61] $end
$var wire 1 (G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [60] $end
$var wire 1 )G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [59] $end
$var wire 1 *G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [58] $end
$var wire 1 +G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [57] $end
$var wire 1 ,G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [56] $end
$var wire 1 -G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [55] $end
$var wire 1 .G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [54] $end
$var wire 1 /G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [53] $end
$var wire 1 0G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [52] $end
$var wire 1 1G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [51] $end
$var wire 1 2G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [50] $end
$var wire 1 3G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [49] $end
$var wire 1 4G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [48] $end
$var wire 1 5G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [47] $end
$var wire 1 6G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [46] $end
$var wire 1 7G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [45] $end
$var wire 1 8G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [44] $end
$var wire 1 9G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [43] $end
$var wire 1 :G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [42] $end
$var wire 1 ;G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [41] $end
$var wire 1 <G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [40] $end
$var wire 1 =G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [39] $end
$var wire 1 >G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [38] $end
$var wire 1 ?G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [37] $end
$var wire 1 @G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [36] $end
$var wire 1 AG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [35] $end
$var wire 1 BG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [34] $end
$var wire 1 CG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [33] $end
$var wire 1 DG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [32] $end
$var wire 1 EG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [31] $end
$var wire 1 FG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [30] $end
$var wire 1 GG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [29] $end
$var wire 1 HG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [28] $end
$var wire 1 IG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [27] $end
$var wire 1 JG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [26] $end
$var wire 1 KG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [25] $end
$var wire 1 LG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [24] $end
$var wire 1 MG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [23] $end
$var wire 1 NG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [22] $end
$var wire 1 OG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [21] $end
$var wire 1 PG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [20] $end
$var wire 1 QG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [19] $end
$var wire 1 RG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [18] $end
$var wire 1 SG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [17] $end
$var wire 1 TG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [16] $end
$var wire 1 UG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [15] $end
$var wire 1 VG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [14] $end
$var wire 1 WG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [13] $end
$var wire 1 XG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [12] $end
$var wire 1 YG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [11] $end
$var wire 1 ZG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [10] $end
$var wire 1 [G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [9] $end
$var wire 1 \G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [8] $end
$var wire 1 ]G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [7] $end
$var wire 1 ^G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [6] $end
$var wire 1 _G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [5] $end
$var wire 1 `G CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [4] $end
$var wire 1 aG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [3] $end
$var wire 1 bG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [2] $end
$var wire 1 cG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [1] $end
$var wire 1 dG CPU0|Processor|ALUunit|Mult1~822_RESULTA_bus [0] $end
$var wire 1 eG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7] $end
$var wire 1 fG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6] $end
$var wire 1 gG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5] $end
$var wire 1 hG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4] $end
$var wire 1 iG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3] $end
$var wire 1 jG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2] $end
$var wire 1 kG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1] $end
$var wire 1 lG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0] $end
$var wire 1 mG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7] $end
$var wire 1 nG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6] $end
$var wire 1 oG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5] $end
$var wire 1 pG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4] $end
$var wire 1 qG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3] $end
$var wire 1 rG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2] $end
$var wire 1 sG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1] $end
$var wire 1 tG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0] $end
$var wire 1 uG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8] $end
$var wire 1 vG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7] $end
$var wire 1 wG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6] $end
$var wire 1 xG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5] $end
$var wire 1 yG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [4] $end
$var wire 1 zG CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3] $end
$var wire 1 {G CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2] $end
$var wire 1 |G CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [1] $end
$var wire 1 }G CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
x$
x%
x&
x'
x(
x)
x*
bx +
x,
bx -
bx .
x/
b1001 0
x1
x2
x3
x4
bx 5
bx 6
x7
bx 8
x9
x:
x;
0<
0=
x>
x?
0@
xA
0B
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0S!
0R!
0T!
0U!
0V!
0W!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
0h!
0i!
0j!
0k!
0-"
0,"
1+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
1u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
04"
03"
02"
01"
00"
0/"
0."
05"
06"
x7"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
0(#
0'#
0&#
0%#
0$#
0##
0"#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
06#
05#
04#
03#
02#
01#
00#
0=#
0<#
0;#
0:#
09#
08#
07#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0L#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
1z#
1y#
1x#
1w#
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
z\$
z[$
zZ$
zY$
zX$
zW$
zV$
zU$
zT$
zS$
zR$
zQ$
zP$
zO$
zN$
zM$
zL$
zK$
zJ$
zI$
zH$
zG$
zF$
zE$
zD$
zC$
zB$
zA$
z@$
z?$
z>$
z=$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
1(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
x?%
x@%
xA%
xB%
0b%
0a%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
0U%
0T%
0S%
xR%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
xF%
0E%
0D%
0C%
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0%&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0.&
0/&
07&
06&
05&
04&
03&
02&
01&
00&
08&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
0A&
0B&
0C&
1D&
xE&
1F&
1G&
1H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
1f(
1g(
xh(
xi(
xj(
xk(
xl(
xm(
xn(
xo(
xp(
xq(
xr(
xs(
xt(
xu(
xv(
xw(
xx(
xy(
xz(
x{(
x|(
x}(
x~(
x!)
x")
x#)
x$)
x%)
x&)
x')
x()
x))
x*)
x+)
x,)
x-)
x.)
x/)
x0)
x1)
x2)
x3)
x4)
x5)
x6)
x7)
x8)
x9)
x:)
x;)
x<)
x=)
x>)
x?)
x@)
xA)
xB)
xC)
xD)
xE)
xF)
xG)
xH)
xI)
xJ)
xK)
xL)
xM)
xN)
xO)
xP)
xQ)
xR)
xS)
xT)
xU)
xV)
xW)
xX)
xY)
xZ)
x[)
x\)
x])
x^)
x_)
x`)
xa)
xb)
xc)
xd)
xe)
xf)
xg)
xh)
xi)
xj)
xk)
xl)
xm)
xn)
xo)
xp)
xq)
xr)
xs)
xt)
xu)
xv)
xw)
xx)
xy)
xz)
x{)
x|)
x})
x~)
x!*
z"*
z#*
z$*
z%*
0&*
x'*
0(*
0)*
x**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
16*
07*
08*
09*
z:*
1;*
1<*
1=*
0>*
0?*
0@*
0A*
0B*
1C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
1Z*
0[*
0\*
0]*
0^*
0_*
1`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
1n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
1{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
1D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
1X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
1k+
1l+
1m+
xn+
0o+
1p+
1q+
0r+
zs+
xt+
zu+
zv+
zw+
zx+
zy+
zz+
x{+
z|+
x}+
z~+
x!,
z",
x#,
z$,
0%,
0&,
0',
0(,
1),
1*,
1+,
1,,
x-,
x.,
x/,
10,
01,
02,
x3,
x4,
x5,
16,
07,
18,
x9,
0:,
x;,
0<,
0=,
0>,
0?,
0@,
0A,
xB,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
xn,
0o,
0p,
1q,
0r,
0s,
0t,
0u,
0v,
0w,
xx,
0y,
0z,
x{,
0|,
0},
x~,
0!-
0"-
x#-
0$-
0%-
x&-
x'-
x(-
x)-
0*-
0+-
1,-
0--
1.-
0/-
10-
11-
02-
x3-
x4-
15-
x6-
17-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
1o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
1#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
1F.
0G.
0H.
0I.
0J.
0K.
1L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
1`.
1a.
1b.
1c.
0d.
1e.
1f.
1g.
0h.
0i.
1j.
1k.
0l.
1m.
0n.
0o.
1p.
0q.
1r.
0s.
0t.
0u.
0v.
1w.
1x.
0y.
1z.
1{.
0|.
1}.
0~.
0!/
1"/
0#/
1$/
0%/
0&/
0'/
0(/
0)/
1*/
1+/
1,/
0-/
0./
0//
00/
01/
02/
03/
14/
05/
06/
17/
18/
09/
1:/
0;/
1</
0=/
1>/
0?/
0@/
0A/
0B/
1C/
0D/
1E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
1R/
1S/
0T/
0U/
0V/
0W/
1X/
0Y/
0Z/
0[/
0\/
0]/
0^/
1_/
0`/
0a/
0b/
0c/
1d/
0e/
0f/
1g/
0h/
1i/
0j/
1k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
1*1
1+1
0,1
0-1
1.1
0/1
001
011
021
031
141
051
161
171
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
1C1
1D1
0E1
0F1
1G1
1H1
1I1
1J1
1K1
0L1
1M1
0N1
0O1
0P1
1Q1
1R1
1S1
0T1
0U1
0V1
0W1
0X1
1Y1
1Z1
1[1
1\1
0]1
1^1
1_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
1O2
1P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
1*4
0+4
0,4
0-4
0.4
0/4
004
114
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
1A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
1^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
1w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
1%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
135
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
1$6
1%6
0&6
0'6
0(6
1)6
0*6
1+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
166
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
1V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
1b6
1c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
1y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
177
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
1q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
1}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
1/8
008
018
028
038
048
058
168
078
088
198
1:8
0;8
0<8
1=8
1>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
1L8
0M8
0N8
1O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
1]8
0^8
1_8
0`8
0a8
0b8
1c8
1d8
1e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
xo8
0p8
0q8
0r8
0s8
1t8
0u8
1v8
1w8
1x8
1y8
1z8
0{8
1|8
0}8
1~8
1!9
0"9
0#9
0$9
x%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
1-9
0.9
0/9
z09
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
1A9
1B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
1g9
0h9
0i9
1j9
1k9
0l9
0m9
0n9
0o9
1p9
0q9
0r9
1s9
0t9
0u9
1v9
0w9
0x9
1y9
0z9
0{9
1|9
0}9
0~9
1!:
0":
0#:
1$:
0%:
0&:
1':
0(:
0):
1*:
0+:
0,:
1-:
0.:
0/:
10:
01:
02:
13:
04:
05:
16:
07:
08:
19:
0::
0;:
1<:
0=:
0>:
1?:
0@:
0A:
1B:
0C:
0D:
1E:
0F:
0G:
1H:
0I:
0J:
1K:
0L:
0M:
1N:
0O:
0P:
1Q:
0R:
0S:
1T:
0U:
0V:
1W:
0X:
0Y:
1Z:
0[:
0\:
1]:
0^:
0_:
1`:
0a:
0b:
1c:
0d:
0e:
1f:
0g:
0h:
1i:
0j:
0k:
1l:
zm:
0n:
0o:
1p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
1W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
1i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
xv;
xw;
xx;
xy;
xz;
x{;
0"<
0!<
0~;
0};
0|;
0B<
0A<
0@<
0?<
0><
0=<
0<<
0;<
0:<
09<
08<
07<
06<
05<
04<
03<
02<
01<
00<
0/<
0.<
0-<
0,<
0+<
0*<
0)<
0(<
0'<
0&<
0%<
0$<
0#<
0M<
0L<
0K<
0J<
0I<
0H<
0G<
0F<
0E<
0D<
0C<
0]<
0\<
0[<
0Z<
0Y<
0X<
0W<
0V<
0U<
0T<
0S<
0R<
0Q<
0P<
0O<
0N<
0}<
0|<
0{<
0z<
0y<
0x<
0w<
0v<
0u<
0t<
0s<
0r<
0q<
0p<
0o<
0n<
0m<
0l<
0k<
0j<
0i<
0h<
0g<
0f<
0e<
0d<
0c<
0b<
0a<
0`<
0_<
0^<
0$=
0#=
0"=
0!=
0~<
00=
0/=
0.=
0-=
0,=
0+=
0*=
0)=
0(=
0'=
0&=
0%=
zO=
zN=
zM=
0L=
zK=
zJ=
zI=
zH=
zG=
zF=
zE=
zD=
zC=
zB=
zA=
z@=
z?=
z>=
z==
z<=
z;=
z:=
z9=
z8=
z7=
z6=
z5=
z4=
z3=
z2=
z1=
0R=
0Q=
0P=
0r=
0q=
0p=
0o=
0n=
0m=
0l=
0k=
0j=
0i=
0h=
0g=
0f=
0e=
0d=
0c=
0b=
0a=
0`=
0_=
0^=
0]=
0\=
0[=
0Z=
0Y=
0X=
0W=
0V=
0U=
0T=
0S=
04>
03>
02>
01>
00>
0/>
0.>
0->
0,>
0+>
0*>
0)>
0(>
0'>
0&>
0%>
0$>
0#>
0">
0!>
0~=
0}=
0|=
0{=
0z=
0y=
0x=
0w=
0v=
0u=
0t=
0s=
0T>
0S>
0R>
0Q>
0P>
0O>
0N>
0M>
0L>
0K>
0J>
0I>
0H>
0G>
0F>
0E>
0D>
0C>
0B>
0A>
0@>
0?>
0>>
0=>
0<>
0;>
0:>
09>
08>
07>
06>
05>
0X>
0W>
0V>
0U>
0x>
0w>
0v>
0u>
0t>
0s>
0r>
0q>
0p>
0o>
0n>
0m>
0l>
0k>
0j>
0i>
0h>
0g>
0f>
0e>
0d>
0c>
0b>
0a>
0`>
0_>
0^>
0]>
0\>
0[>
0Z>
0Y>
0}>
0|>
0{>
0z>
0y>
09?
08?
07?
06?
05?
04?
03?
02?
01?
00?
0/?
0.?
0-?
0,?
0+?
0*?
0)?
0(?
0'?
0&?
0%?
0$?
0#?
0"?
0!?
0~>
0A?
0@?
0??
0>?
0=?
0<?
0;?
0:?
0a?
0`?
0_?
0^?
0]?
0\?
0[?
0Z?
0Y?
0X?
0W?
0V?
0U?
0T?
0S?
0R?
0Q?
0P?
0O?
0N?
0M?
0L?
0K?
0J?
0I?
0H?
0G?
0F?
0E?
0D?
0C?
0B?
z#@
z"@
0!@
0~?
0}?
0|?
0{?
0z?
0y?
0x?
0w?
0v?
0u?
0t?
0s?
0r?
0q?
0p?
0o?
0n?
0m?
0l?
0k?
0j?
0i?
0h?
0g?
0f?
0e?
0d?
0c?
0b?
0)@
z(@
z'@
z&@
z%@
z$@
0I@
0H@
0G@
0F@
0E@
0D@
0C@
0B@
0A@
0@@
0?@
0>@
0=@
0<@
0;@
0:@
09@
08@
07@
06@
05@
04@
03@
02@
01@
00@
0/@
0.@
0-@
0,@
0+@
0*@
0i@
0h@
0g@
0f@
0e@
0d@
0c@
0b@
0a@
0`@
0_@
0^@
0]@
0\@
0[@
0Z@
0Y@
0X@
0W@
0V@
0U@
0T@
0S@
0R@
0Q@
0P@
0O@
0N@
0M@
0L@
0K@
0J@
0p@
0o@
0n@
0m@
0l@
0k@
0j@
0w@
0v@
0u@
0t@
0s@
0r@
0q@
0{@
0z@
0y@
0x@
0!A
0~@
0}@
0|@
0%A
0$A
0#A
0"A
0'A
0&A
zFA
zEA
zDA
0CA
zBA
zAA
z@A
z?A
z>A
z=A
z<A
z;A
z:A
z9A
z8A
z7A
z6A
z5A
z4A
z3A
z2A
z1A
z0A
z/A
z.A
z-A
z,A
z+A
z*A
z)A
z(A
0VA
0UA
0TA
0SA
0RA
0QA
0PA
0OA
0NA
0MA
0LA
0KA
0JA
0IA
0HA
0GA
0\A
0[A
0ZA
0YA
0XA
0WA
zbA
0aA
z`A
z_A
z^A
z]A
0gA
0fA
0eA
0dA
0cA
0mA
0lA
0kA
0jA
0iA
0hA
0wA
0vA
0uA
0tA
0sA
0rA
0qA
0pA
0oA
0nA
0yA
0xA
0}A
0|A
0{A
0zA
0#B
0"B
0!B
0~A
0&B
0%B
0$B
00B
0/B
0.B
0-B
0,B
0+B
0*B
0)B
0(B
0'B
04B
03B
02B
01B
0:B
z9B
z8B
z7B
z6B
z5B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0\C
0[C
0ZC
0YC
0XC
0WC
0VC
0UC
0TC
0SC
0RC
0QC
0PC
0OC
0NC
0MC
0LC
0KC
0JC
0IC
0HC
0GC
0FC
0EC
0DC
0CC
0BC
0AC
0@C
0?C
0>C
0=C
0<C
0;C
0:C
09C
08C
07C
06C
05C
04C
03C
02C
01C
00C
0/C
0.C
0-C
0,C
0+C
0*C
0)C
0(C
0'C
0&C
0%C
0$C
0#C
0"C
0!C
0~B
0}B
0|B
0{B
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0~D
0}D
0|D
0{D
0zD
0yD
0xD
0wD
0vD
0uD
0tD
0sD
0rD
0qD
0pD
0oD
0nD
0mD
0lD
0kD
0jD
0iD
0hD
0gD
0fD
0eD
0dD
0cD
0bD
0aD
0`D
0_D
0^D
0]D
0\D
0[D
0ZD
0YD
0XD
0WD
0VD
0UD
0TD
0SD
0RD
0QD
0PD
0OD
0ND
0MD
0LD
0KD
0JD
0ID
0HD
0GD
0FD
0ED
0DD
0CD
0BD
0AD
0@D
0?D
0`E
0_E
0^E
0]E
0\E
0[E
0ZE
0YE
0XE
0WE
0VE
0UE
0TE
0SE
0RE
0QE
0PE
0OE
0NE
0ME
0LE
0KE
0JE
0IE
0HE
0GE
0FE
0EE
0DE
0CE
0BE
0AE
0@E
0?E
0>E
0=E
0<E
0;E
0:E
09E
08E
07E
06E
05E
04E
03E
02E
01E
00E
0/E
0.E
0-E
0,E
0+E
0*E
0)E
0(E
0'E
0&E
0%E
0$E
0#E
0"E
0!E
0BF
0AF
0@F
0?F
0>F
0=F
0<F
0;F
0:F
09F
08F
07F
06F
05F
04F
03F
02F
01F
00F
0/F
0.F
0-F
0,F
0+F
0*F
0)F
0(F
0'F
0&F
0%F
0$F
0#F
0"F
0!F
0~E
0}E
0|E
0{E
0zE
0yE
0xE
0wE
0vE
0uE
0tE
0sE
0rE
0qE
0pE
0oE
0nE
0mE
0lE
0kE
0jE
0iE
0hE
0gE
0fE
0eE
0dE
0cE
0bE
0aE
0$G
0#G
0"G
0!G
0~F
0}F
0|F
0{F
0zF
0yF
0xF
0wF
0vF
0uF
0tF
0sF
0rF
0qF
0pF
0oF
0nF
0mF
0lF
0kF
0jF
0iF
0hF
0gF
0fF
0eF
0dF
0cF
0bF
0aF
0`F
0_F
0^F
0]F
0\F
0[F
0ZF
0YF
0XF
0WF
0VF
0UF
0TF
0SF
0RF
0QF
0PF
0OF
0NF
0MF
0LF
0KF
0JF
0IF
0HF
0GF
0FF
0EF
0DF
0CF
0dG
0cG
0bG
0aG
0`G
0_G
0^G
0]G
0\G
0[G
0ZG
0YG
0XG
0WG
0VG
0UG
0TG
0SG
0RG
0QG
0PG
0OG
0NG
0MG
0LG
0KG
0JG
0IG
0HG
0GG
0FG
0EG
0DG
0CG
0BG
0AG
0@G
0?G
0>G
0=G
0<G
0;G
0:G
09G
08G
07G
06G
05G
04G
03G
02G
01G
00G
0/G
0.G
0-G
0,G
0+G
0*G
0)G
0(G
0'G
0&G
0%G
0lG
0kG
0jG
0iG
1hG
1gG
1fG
1eG
ztG
zsG
zrG
zqG
zpG
zoG
znG
zmG
x}G
x|G
x{G
xzG
xyG
xxG
xwG
xvG
xuG
$end
#110000
b1101 0
b1111 0
1+-
1/-
1--
1!.
1t#
1u#
00-
0,-
#1000000
