

================================================================
== Synthesis Summary Report of 'accel'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 03:40:37 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        softmax_10_bp
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                               Modules                              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                               & Loops                              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ accel*                                                            |     -|  0.00|     1668|  1.668e+04|         -|     1440|     -|  dataflow|  9 (~0%)|  50 (1%)|  10548 (1%)|  15232 (5%)|    -|
    | + save_variables_locally_10u_128u_s                                |     -|  0.00|     1439|  1.439e+04|         -|     1439|     -|        no|        -|        -|  2142 (~0%)|   6812 (2%)|    -|
    |  + save_variables_locally_10u_128u_Pipeline_save_weights_L         |     -|  0.00|     1353|  1.353e+04|         -|     1353|     -|        no|        -|        -|  1172 (~0%)|   4112 (1%)|    -|
    |   o save_weights_L                                                 |     -|  7.30|     1351|  1.351e+04|        73|        1|  1280|       yes|        -|        -|           -|           -|    -|
    |  + save_variables_locally_10u_128u_Pipeline_stream_input           |     -|  0.00|       83|    830.000|         -|       83|     -|        no|        -|        -|   951 (~0%)|  2472 (~0%)|    -|
    |   o stream_input                                                   |     -|  7.30|       81|    810.000|        73|        1|    10|       yes|        -|        -|           -|           -|    -|
    | + entry_proc                                                       |     -|  5.44|        0|      0.000|         -|        0|     -|        no|        -|        -|     3 (~0%)|    38 (~0%)|    -|
    | + sparce_categorical_cross_entropy_10u_s                           |     -|  0.86|       21|    210.000|         -|       21|     -|        no|        -|  2 (~0%)|   381 (~0%)|   371 (~0%)|    -|
    |  + sparce_categorical_cross_entropy_10u_Pipeline_output_error      |     -|  0.86|       19|    190.000|         -|       19|     -|        no|        -|  2 (~0%)|   344 (~0%)|   313 (~0%)|    -|
    |   o output_error                                                   |     -|  7.30|       17|    170.000|         9|        1|    10|       yes|        -|        -|           -|           -|    -|
    | + softmax_error_propagation_10u_128u_s                             |     -|  0.28|      170|  1.700e+03|         -|      170|     -|        no|        -|  48 (1%)|  4965 (~0%)|   3728 (1%)|    -|
    |  + softmax_error_propagation_10u_128u_Pipeline_store_output_error  |     -|  4.74|       12|    120.000|         -|       12|     -|        no|        -|        -|    11 (~0%)|    70 (~0%)|    -|
    |   o store_output_error                                             |     -|  7.30|       10|    100.000|         2|        1|    10|       yes|        -|        -|           -|           -|    -|
    |  + softmax_error_propagation_10u_128u_Pipeline_input               |     -|  0.28|      150|  1.500e+03|         -|      150|     -|        no|        -|  48 (1%)|  4558 (~0%)|   3479 (1%)|    -|
    |   o input                                                          |     -|  7.30|      148|  1.480e+03|        22|        1|   128|       yes|        -|        -|           -|           -|    -|
    | + write_mem_float_128u_s                                           |     -|  0.00|      202|  2.020e+03|         -|      202|     -|        no|        -|        -|   660 (~0%)|  1151 (~0%)|    -|
    |  + write_mem_float_128u_Pipeline_write_out_mem                     |     -|  0.00|      131|  1.310e+03|         -|      131|     -|        no|        -|        -|   528 (~0%)|   581 (~0%)|    -|
    |   o write_out_mem                                                  |     -|  7.30|      129|  1.290e+03|         3|        1|   128|       yes|        -|        -|           -|           -|    -|
    +--------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------------+--------+-------+--------+-------------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register               | Offset | Width | Access | Description                         | Bit Fields                                                                         |
+---------------+------------------------+--------+-------+--------+-------------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                   | 0x00   | 32    | RW     | Control signals                     | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                   | 0x04   | 32    | RW     | Global Interrupt Enable Register    | 0=Enable                                                                           |
| s_axi_control | IP_IER                 | 0x08   | 32    | RW     | IP Interrupt Enable Register        | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR                 | 0x0c   | 32    | RW     | IP Interrupt Status Register        | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | gmem_softmax_weights_1 | 0x10   | 32    | W      | Data signal of gmem_softmax_weights |                                                                                    |
| s_axi_control | gmem_softmax_weights_2 | 0x14   | 32    | W      | Data signal of gmem_softmax_weights |                                                                                    |
| s_axi_control | layer_output_1         | 0x1c   | 32    | W      | Data signal of layer_output         |                                                                                    |
| s_axi_control | layer_output_2         | 0x20   | 32    | W      | Data signal of layer_output         |                                                                                    |
| s_axi_control | label_r                | 0x28   | 32    | W      | Data signal of label_r              |                                                                                    |
| s_axi_control | input_error_1          | 0x30   | 32    | W      | Data signal of input_error          |                                                                                    |
| s_axi_control | input_error_2          | 0x34   | 32    | W      | Data signal of input_error          |                                                                                    |
+---------------+------------------------+--------+-------+--------+-------------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------+-----------+--------------+
| Argument             | Direction | Datatype     |
+----------------------+-----------+--------------+
| gmem_softmax_weights | inout     | float*       |
| layer_output         | inout     | float*       |
| label                | in        | unsigned int |
| input_error          | inout     | float*       |
+----------------------+-----------+--------------+

* SW-to-HW Mapping
+----------------------+---------------+-----------+----------+--------------------------------------------------+
| Argument             | HW Interface  | HW Type   | HW Usage | HW Info                                          |
+----------------------+---------------+-----------+----------+--------------------------------------------------+
| gmem_softmax_weights | m_axi_gmem    | interface |          |                                                  |
| gmem_softmax_weights | s_axi_control | register  | offset   | name=gmem_softmax_weights_1 offset=0x10 range=32 |
| gmem_softmax_weights | s_axi_control | register  | offset   | name=gmem_softmax_weights_2 offset=0x14 range=32 |
| layer_output         | m_axi_gmem    | interface |          |                                                  |
| layer_output         | s_axi_control | register  | offset   | name=layer_output_1 offset=0x1c range=32         |
| layer_output         | s_axi_control | register  | offset   | name=layer_output_2 offset=0x20 range=32         |
| label                | s_axi_control | interface |          |                                                  |
| input_error          | m_axi_gmem    | interface |          |                                                  |
| input_error          | s_axi_control | register  | offset   | name=input_error_1 offset=0x30 range=32          |
| input_error          | s_axi_control | register  | offset   | name=input_error_2 offset=0x34 range=32          |
+----------------------+---------------+-----------+----------+--------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                  |
+--------------+-----------+--------+-------+-------------------------------------------+
| m_axi_gmem   | write     | 8      | 512   | softmax_10_bp/src/softmax_10_bp.hpp:40:17 |
+--------------+-----------+--------+-------+-------------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------+-----+--------+-------------------+------+---------+---------+
| Name                                                               | DSP | Pragma | Variable          | Op   | Impl    | Latency |
+--------------------------------------------------------------------+-----+--------+-------------------+------+---------+---------+
| + accel                                                            | 50  |        |                   |      |         |         |
|  + save_variables_locally_10u_128u_s                               | 0   |        |                   |      |         |         |
|   + save_variables_locally_10u_128u_Pipeline_save_weights_L        | 0   |        |                   |      |         |         |
|     add_ln9_fu_198_p2                                              | -   |        | add_ln9           | add  | fabric  | 0       |
|     add_ln9_1_fu_224_p2                                            | -   |        | add_ln9_1         | add  | fabric  | 0       |
|     tmp1_fu_272_p2                                                 | -   |        | tmp1              | add  | fabric  | 0       |
|     empty_50_fu_282_p2                                             | -   |        | empty_50          | add  | fabric  | 0       |
|     empty_51_fu_320_p2                                             | -   |        | empty_51          | add  | fabric  | 0       |
|     empty_52_fu_393_p2                                             | -   |        | empty_52          | add  | fabric  | 0       |
|     empty_47_fu_336_p2                                             | -   |        | empty_47          | add  | fabric  | 0       |
|   + save_variables_locally_10u_128u_Pipeline_stream_input          | 0   |        |                   |      |         |         |
|     add_ln12_fu_145_p2                                             | -   |        | add_ln12          | add  | fabric  | 0       |
|     add_ln174_fu_177_p2                                            | -   |        | add_ln174         | add  | fabric  | 0       |
|     add_ln174_1_fu_193_p2                                          | -   |        | add_ln174_1       | add  | fabric  | 0       |
|  + sparce_categorical_cross_entropy_10u_s                          | 2   |        |                   |      |         |         |
|   + sparce_categorical_cross_entropy_10u_Pipeline_output_error     | 2   |        |                   |      |         |         |
|     kernel_2_fu_86_p2                                              | -   |        | kernel_2          | add  | fabric  | 0       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U18                             | 2   |        | temp_output_error | fsub | fulldsp | 3       |
|  + softmax_error_propagation_10u_128u_s                            | 48  |        |                   |      |         |         |
|   + softmax_error_propagation_10u_128u_Pipeline_store_output_error | 0   |        |                   |      |         |         |
|     add_ln35_fu_73_p2                                              | -   |        | add_ln35          | add  | fabric  | 0       |
|   + softmax_error_propagation_10u_128u_Pipeline_input              | 48  |        |                   |      |         |         |
|     add_ln39_fu_272_p2                                             | -   |        | add_ln39          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U39                              | 3   |        | sum               | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U40                              | 3   |        | mul_1             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U41                              | 3   |        | mul_2             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U42                              | 3   |        | mul_3             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U43                              | 3   |        | mul_4             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U44                              | 3   |        | mul_5             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U45                              | 3   |        | mul_6             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U46                              | 3   |        | mul_7             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U47                              | 3   |        | mul_8             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U48                              | 3   |        | mul_9             | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U30                             | 2   |        | tmp2              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U31                             | 2   |        | tmp4              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U34                             | 2   |        | tmp3              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U36                             | 2   |        | tmp1              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U32                             | 2   |        | tmp6              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U33                             | 2   |        | tmp8              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U35                             | 2   |        | tmp7              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U37                             | 2   |        | tmp5              | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U38                             | 2   |        | sum_1             | fadd | fulldsp | 3       |
|  + write_mem_float_128u_s                                          | 0   |        |                   |      |         |         |
|   + write_mem_float_128u_Pipeline_write_out_mem                    | 0   |        |                   |      |         |         |
|     add_ln40_fu_117_p2                                             | -   |        | add_ln40          | add  | fabric  | 0       |
+--------------------------------------------------------------------+-----+--------+-------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------+------+------+--------+-----------------------------+---------+------+---------+
| Name                                    | BRAM | URAM | Pragma | Variable                    | Storage | Impl | Latency |
+-----------------------------------------+------+------+--------+-----------------------------+---------+------+---------+
| + accel                                 | 9    | 0    |        |                             |         |      |         |
|   input_error_c_U                       | -    | -    |        | input_error_c               | fifo    | srl  | 0       |
|   label_r_c_U                           | -    | -    |        | label_r_c                   | fifo    | srl  | 0       |
|   softmax_f_map_stream_U                | -    | -    |        | softmax_f_map_stream        | fifo    | srl  | 0       |
|   softmax_output_error_stream_U         | -    | -    |        | softmax_output_error_stream | fifo    | srl  | 0       |
|   softmax_input_error_stream_U          | -    | -    |        | softmax_input_error_stream  | fifo    | srl  | 0       |
|   softmax_weights_U                     | 18   | -    |        | softmax_weights             | ram_1p  | auto | 1       |
|  + softmax_error_propagation_10u_128u_s | 0    | 0    |        |                             |         |      |         |
|    output_error_U                       | -    | -    |        | output_error                | ram_s2p | auto | 1       |
+-----------------------------------------+------+------+--------+-----------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+----------------------------------------------+---------------------------------------------------------------------+
| Type          | Options                                      | Location                                                            |
+---------------+----------------------------------------------+---------------------------------------------------------------------+
| pipeline      | II=1                                         | softmax_10_bp/src/softmax_10_bp.cpp:36 in softmax_error_propagation |
| pipeline      | II=1                                         | softmax_10_bp/src/softmax_10_bp.cpp:41 in softmax_error_propagation |
| unroll        |                                              | softmax_10_bp/src/softmax_10_bp.cpp:44 in softmax_error_propagation |
| dataflow      |                                              | softmax_10_bp/src/softmax_10_bp.cpp:57 in accel                     |
| stream        | variable=softmax_weights type=pipo depth=2   | softmax_10_bp/src/softmax_10_bp.cpp:59 in accel, softmax_weights    |
| array_reshape | variable=softmax_weights type=complete dim=2 | softmax_10_bp/src/softmax_10_bp.cpp:61 in accel, softmax_weights    |
| pipeline      | II=1                                         | softmax_10_bp/src/softmax_10_bp.hpp:42 in write_mem                 |
+---------------+----------------------------------------------+---------------------------------------------------------------------+


