#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13d828be0 .scope module, "test" "test" 2 118;
 .timescale 0 0;
v0x13d841fe0_0 .net/s "IR", 15 0, L_0x13d842620;  1 drivers
v0x13d842090_0 .net/s "PC", 15 0, v0x13d8408c0_0;  1 drivers
v0x13d842160_0 .net/s "WD", 15 0, L_0x13d844be0;  1 drivers
v0x13d842230_0 .var "clock", 0 0;
S_0x13d820330 .scope module, "test_cpu" "CPU" 2 121, 2 55 0, S_0x13d828be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 16 "WD";
    .port_info 2 /OUTPUT 16 "IR";
    .port_info 3 /OUTPUT 16 "PC";
L_0x13d842620 .functor BUFZ 16, L_0x13d842300, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13d844e40 .functor AND 1, L_0x13d844340, L_0x13d843780, C4<1>, C4<1>;
L_0x13d844ef0 .functor NOT 1, L_0x13d843780, C4<0>, C4<0>, C4<0>;
L_0x13d844fe0 .functor AND 1, L_0x13d8443e0, L_0x13d844ef0, C4<1>, C4<1>;
L_0x13d845090 .functor OR 1, L_0x13d844e40, L_0x13d844fe0, C4<0>, C4<0>;
v0x13d83ffb0_0 .net "A", 15 0, L_0x13d842dc0;  1 drivers
v0x13d840060_0 .net "ALUOut", 15 0, v0x13d83e150_0;  1 drivers
v0x13d840100_0 .net "ALUSrc", 0 0, L_0x13d843f30;  1 drivers
v0x13d8401b0_0 .net "ALUctl", 3 0, L_0x13d844520;  1 drivers
v0x13d840260_0 .net "B", 15 0, L_0x13d844d60;  1 drivers
v0x13d840330_0 .net "Beq", 0 0, L_0x13d844340;  1 drivers
v0x13d8403c0_0 .net "Bne", 0 0, L_0x13d8443e0;  1 drivers
v0x13d840460 .array "DMemory", 1023 0, 15 0;
v0x13d840500 .array "IMemory", 1023 0, 15 0;
v0x13d840620_0 .net "IR", 15 0, L_0x13d842620;  alias, 1 drivers
v0x13d8406d0_0 .net "MemWrite", 0 0, L_0x13d844210;  1 drivers
v0x13d840770_0 .net "MemtoReg", 0 0, L_0x13d843fd0;  1 drivers
v0x13d840810_0 .net "NextPC", 15 0, L_0x13d845140;  1 drivers
v0x13d8408c0_0 .var "PC", 15 0;
v0x13d840980_0 .net "PCplus4", 15 0, v0x13d83eb00_0;  1 drivers
v0x13d840a10_0 .net "RD2", 15 0, L_0x13d843070;  1 drivers
v0x13d840ab0_0 .net "RegDst", 0 0, L_0x13d843e20;  1 drivers
v0x13d840c40_0 .net "RegWrite", 0 0, L_0x13d8440f0;  1 drivers
v0x13d840cf0_0 .net "SignExtend", 15 0, L_0x13d842ac0;  1 drivers
v0x13d840d80_0 .net "Target", 15 0, v0x13d83d790_0;  1 drivers
v0x13d840e10_0 .net "Unused1", 0 0, L_0x13d843480;  1 drivers
v0x13d840ea0_0 .net "Unused2", 0 0, L_0x13d8439c0;  1 drivers
v0x13d840f30_0 .net "WD", 15 0, L_0x13d844be0;  alias, 1 drivers
v0x13d840fe0_0 .net "WR", 1 0, L_0x13d844910;  1 drivers
v0x13d841090_0 .net "Zero", 0 0, L_0x13d843780;  1 drivers
v0x13d841140_0 .net *"_ivl_0", 15 0, L_0x13d842300;  1 drivers
v0x13d8411d0_0 .net *"_ivl_11", 0 0, L_0x13d8426d0;  1 drivers
v0x13d841260_0 .net *"_ivl_12", 7 0, L_0x13d842770;  1 drivers
v0x13d841310_0 .net *"_ivl_15", 7 0, L_0x13d842a20;  1 drivers
v0x13d8413c0_0 .net *"_ivl_2", 15 0, L_0x13d8424a0;  1 drivers
v0x13d841470_0 .net *"_ivl_30", 13 0, L_0x13d843b20;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d841520_0 .net *"_ivl_32", 1 0, L_0x140078370;  1 drivers
v0x13d8415d0_0 .net *"_ivl_4", 13 0, L_0x13d8423c0;  1 drivers
v0x13d840b60_0 .net *"_ivl_46", 1 0, L_0x13d8446c0;  1 drivers
v0x13d841860_0 .net *"_ivl_48", 1 0, L_0x13d844480;  1 drivers
v0x13d8418f0_0 .net *"_ivl_51", 15 0, L_0x13d844860;  1 drivers
v0x13d841990_0 .net *"_ivl_53", 15 0, L_0x13d8449b0;  1 drivers
v0x13d841a40_0 .net *"_ivl_55", 14 0, L_0x13d844a70;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d841af0_0 .net *"_ivl_57", 0 0, L_0x1400783b8;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d841ba0_0 .net *"_ivl_6", 1 0, L_0x140078010;  1 drivers
v0x13d841c50_0 .net *"_ivl_64", 0 0, L_0x13d844e40;  1 drivers
v0x13d841cf0_0 .net *"_ivl_65", 0 0, L_0x13d844ef0;  1 drivers
v0x13d841da0_0 .net *"_ivl_68", 0 0, L_0x13d844fe0;  1 drivers
v0x13d841e40_0 .net *"_ivl_70", 0 0, L_0x13d845090;  1 drivers
v0x13d841ee0_0 .net "clock", 0 0, v0x13d842230_0;  1 drivers
L_0x13d842300 .array/port v0x13d840500, L_0x13d8424a0;
L_0x13d8423c0 .part v0x13d8408c0_0, 2, 14;
L_0x13d8424a0 .concat [ 14 2 0 0], L_0x13d8423c0, L_0x140078010;
L_0x13d8426d0 .part L_0x13d842620, 7, 1;
LS_0x13d842770_0_0 .concat [ 1 1 1 1], L_0x13d8426d0, L_0x13d8426d0, L_0x13d8426d0, L_0x13d8426d0;
LS_0x13d842770_0_4 .concat [ 1 1 1 1], L_0x13d8426d0, L_0x13d8426d0, L_0x13d8426d0, L_0x13d8426d0;
L_0x13d842770 .concat [ 4 4 0 0], LS_0x13d842770_0_0, LS_0x13d842770_0_4;
L_0x13d842a20 .part L_0x13d842620, 0, 8;
L_0x13d842ac0 .concat [ 8 8 0 0], L_0x13d842a20, L_0x13d842770;
L_0x13d843160 .part L_0x13d842620, 10, 2;
L_0x13d843240 .part L_0x13d842620, 8, 2;
L_0x13d843b20 .part L_0x13d842ac0, 0, 14;
L_0x13d843c00 .concat [ 2 14 0 0], L_0x140078370, L_0x13d843b20;
L_0x13d843d80 .part L_0x13d842620, 12, 4;
L_0x13d843e20 .part v0x13d821dd0_0, 10, 1;
L_0x13d843f30 .part v0x13d821dd0_0, 9, 1;
L_0x13d843fd0 .part v0x13d821dd0_0, 8, 1;
L_0x13d8440f0 .part v0x13d821dd0_0, 7, 1;
L_0x13d844210 .part v0x13d821dd0_0, 6, 1;
L_0x13d844340 .part v0x13d821dd0_0, 5, 1;
L_0x13d8443e0 .part v0x13d821dd0_0, 4, 1;
L_0x13d844520 .part v0x13d821dd0_0, 0, 4;
L_0x13d8446c0 .part L_0x13d842620, 6, 2;
L_0x13d844480 .part L_0x13d842620, 8, 2;
L_0x13d844910 .functor MUXZ 2, L_0x13d844480, L_0x13d8446c0, L_0x13d843e20, C4<>;
L_0x13d844860 .array/port v0x13d840460, L_0x13d8449b0;
L_0x13d844a70 .part v0x13d83e150_0, 1, 15;
L_0x13d8449b0 .concat [ 15 1 0 0], L_0x13d844a70, L_0x1400783b8;
L_0x13d844be0 .functor MUXZ 16, v0x13d83e150_0, L_0x13d844860, L_0x13d843fd0, C4<>;
L_0x13d844d60 .functor MUXZ 16, L_0x13d843070, L_0x13d842ac0, L_0x13d843f30, C4<>;
L_0x13d845140 .functor MUXZ 16, v0x13d83eb00_0, v0x13d83d790_0, L_0x13d845090, C4<>;
S_0x13d820f60 .scope module, "MainCtr" "MainControl" 2 106, 2 34 0, S_0x13d820330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Op";
    .port_info 1 /OUTPUT 11 "Control";
v0x13d821dd0_0 .var "Control", 10 0;
v0x13d83d330_0 .net "Op", 3 0, L_0x13d843d80;  1 drivers
E_0x13d82dd40 .event edge, v0x13d83d330_0;
S_0x13d83d410 .scope module, "branch" "alu" 2 105, 2 16 0, S_0x13d820330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13d83d6d0_0 .net "A", 15 0, L_0x13d843c00;  1 drivers
v0x13d83d790_0 .var "ALUOut", 15 0;
L_0x140078328 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x13d83d840_0 .net "ALUctl", 3 0, L_0x140078328;  1 drivers
v0x13d83d900_0 .net "B", 15 0, v0x13d83eb00_0;  alias, 1 drivers
o0x140040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d83d9b0_0 .net "Overflow", 0 0, o0x140040190;  0 drivers
v0x13d83da90_0 .net "Zero", 0 0, L_0x13d8439c0;  alias, 1 drivers
v0x13d83db30_0 .net *"_ivl_0", 31 0, L_0x13d8438a0;  1 drivers
L_0x140078298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d83dbe0_0 .net *"_ivl_3", 15 0, L_0x140078298;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d83dc90_0 .net/2u *"_ivl_4", 31 0, L_0x1400782e0;  1 drivers
E_0x13d83d680 .event edge, v0x13d83d900_0, v0x13d83d6d0_0, v0x13d83d840_0;
L_0x13d8438a0 .concat [ 16 16 0 0], v0x13d83d790_0, L_0x140078298;
L_0x13d8439c0 .cmp/eq 32, L_0x13d8438a0, L_0x1400782e0;
S_0x13d83de20 .scope module, "ex" "alu" 2 104, 2 16 0, S_0x13d820330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13d83e090_0 .net "A", 15 0, L_0x13d842dc0;  alias, 1 drivers
v0x13d83e150_0 .var "ALUOut", 15 0;
v0x13d83e200_0 .net "ALUctl", 3 0, L_0x13d844520;  alias, 1 drivers
v0x13d83e2c0_0 .net "B", 15 0, L_0x13d844d60;  alias, 1 drivers
o0x140040430 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d83e370_0 .net "Overflow", 0 0, o0x140040430;  0 drivers
v0x13d83e450_0 .net "Zero", 0 0, L_0x13d843780;  alias, 1 drivers
v0x13d83e4f0_0 .net *"_ivl_0", 31 0, L_0x13d8435e0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d83e5a0_0 .net *"_ivl_3", 15 0, L_0x140078208;  1 drivers
L_0x140078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d83e650_0 .net/2u *"_ivl_4", 31 0, L_0x140078250;  1 drivers
E_0x13d83e060 .event edge, v0x13d83e2c0_0, v0x13d83e090_0, v0x13d83e200_0;
L_0x13d8435e0 .concat [ 16 16 0 0], v0x13d83e150_0, L_0x140078208;
L_0x13d843780 .cmp/eq 32, L_0x13d8435e0, L_0x140078250;
S_0x13d83e7e0 .scope module, "fetch" "alu" 2 103, 2 16 0, S_0x13d820330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13d83ea40_0 .net "A", 15 0, v0x13d8408c0_0;  alias, 1 drivers
v0x13d83eb00_0 .var "ALUOut", 15 0;
L_0x140078178 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x13d83ebc0_0 .net "ALUctl", 3 0, L_0x140078178;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13d83ec70_0 .net "B", 15 0, L_0x1400781c0;  1 drivers
o0x1400406a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d83ed20_0 .net "Overflow", 0 0, o0x1400406a0;  0 drivers
v0x13d83ee00_0 .net "Zero", 0 0, L_0x13d843480;  alias, 1 drivers
v0x13d83eea0_0 .net *"_ivl_0", 31 0, L_0x13d843370;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d83ef50_0 .net *"_ivl_3", 15 0, L_0x1400780e8;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d83f000_0 .net/2u *"_ivl_4", 31 0, L_0x140078130;  1 drivers
E_0x13d83e400 .event edge, v0x13d83ec70_0, v0x13d83ea40_0, v0x13d83ebc0_0;
L_0x13d843370 .concat [ 16 16 0 0], v0x13d83eb00_0, L_0x1400780e8;
L_0x13d843480 .cmp/eq 32, L_0x13d843370, L_0x140078130;
S_0x13d83f190 .scope module, "rf" "reg_file" 2 102, 2 2 0, S_0x13d820330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "RR1";
    .port_info 1 /INPUT 2 "RR2";
    .port_info 2 /INPUT 2 "WR";
    .port_info 3 /INPUT 16 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 16 "RD1";
    .port_info 6 /OUTPUT 16 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x13d842dc0 .functor BUFZ 16, L_0x13d842be0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13d843070 .functor BUFZ 16, L_0x13d842e70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13d83f470_0 .net "RD1", 15 0, L_0x13d842dc0;  alias, 1 drivers
v0x13d83f520_0 .net "RD2", 15 0, L_0x13d843070;  alias, 1 drivers
v0x13d83f5c0_0 .net "RR1", 1 0, L_0x13d843160;  1 drivers
v0x13d83f680_0 .net "RR2", 1 0, L_0x13d843240;  1 drivers
v0x13d83f730_0 .net "RegWrite", 0 0, L_0x13d8440f0;  alias, 1 drivers
v0x13d83f810 .array "Regs", 3 0, 15 0;
v0x13d83f8b0_0 .net "WD", 15 0, L_0x13d844be0;  alias, 1 drivers
v0x13d83f960_0 .net "WR", 1 0, L_0x13d844910;  alias, 1 drivers
v0x13d83fa10_0 .net *"_ivl_0", 15 0, L_0x13d842be0;  1 drivers
v0x13d83fb20_0 .net *"_ivl_10", 3 0, L_0x13d842f10;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d83fbd0_0 .net *"_ivl_13", 1 0, L_0x1400780a0;  1 drivers
v0x13d83fc80_0 .net *"_ivl_2", 3 0, L_0x13d842c80;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d83fd30_0 .net *"_ivl_5", 1 0, L_0x140078058;  1 drivers
v0x13d83fde0_0 .net *"_ivl_8", 15 0, L_0x13d842e70;  1 drivers
v0x13d83fe90_0 .net "clock", 0 0, v0x13d842230_0;  alias, 1 drivers
E_0x13d83d5d0 .event negedge, v0x13d83fe90_0;
L_0x13d842be0 .array/port v0x13d83f810, L_0x13d842c80;
L_0x13d842c80 .concat [ 2 2 0 0], L_0x13d843160, L_0x140078058;
L_0x13d842e70 .array/port v0x13d83f810, L_0x13d842f10;
L_0x13d842f10 .concat [ 2 2 0 0], L_0x13d843240, L_0x1400780a0;
    .scope S_0x13d83f190;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d83f810, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13d83f190;
T_1 ;
    %wait E_0x13d83d5d0;
    %load/vec4 v0x13d83f730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d83f960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13d83f8b0_0;
    %load/vec4 v0x13d83f960_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d83f810, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13d83e7e0;
T_2 ;
    %wait E_0x13d83e400;
    %load/vec4 v0x13d83ebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x13d83ea40_0;
    %load/vec4 v0x13d83ec70_0;
    %and;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x13d83ea40_0;
    %load/vec4 v0x13d83ec70_0;
    %or;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x13d83ea40_0;
    %load/vec4 v0x13d83ec70_0;
    %add;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x13d83ea40_0;
    %load/vec4 v0x13d83ec70_0;
    %sub;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x13d83ea40_0;
    %load/vec4 v0x13d83ec70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x13d83ea40_0;
    %inv;
    %load/vec4 v0x13d83ec70_0;
    %inv;
    %and;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x13d83ea40_0;
    %inv;
    %load/vec4 v0x13d83ec70_0;
    %inv;
    %or;
    %assign/vec4 v0x13d83eb00_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13d83de20;
T_3 ;
    %wait E_0x13d83e060;
    %load/vec4 v0x13d83e200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x13d83e090_0;
    %load/vec4 v0x13d83e2c0_0;
    %and;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x13d83e090_0;
    %load/vec4 v0x13d83e2c0_0;
    %or;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x13d83e090_0;
    %load/vec4 v0x13d83e2c0_0;
    %add;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x13d83e090_0;
    %load/vec4 v0x13d83e2c0_0;
    %sub;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x13d83e090_0;
    %load/vec4 v0x13d83e2c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x13d83e090_0;
    %inv;
    %load/vec4 v0x13d83e2c0_0;
    %inv;
    %and;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x13d83e090_0;
    %inv;
    %load/vec4 v0x13d83e2c0_0;
    %inv;
    %or;
    %assign/vec4 v0x13d83e150_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13d83d410;
T_4 ;
    %wait E_0x13d83d680;
    %load/vec4 v0x13d83d840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x13d83d6d0_0;
    %load/vec4 v0x13d83d900_0;
    %and;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x13d83d6d0_0;
    %load/vec4 v0x13d83d900_0;
    %or;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x13d83d6d0_0;
    %load/vec4 v0x13d83d900_0;
    %add;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x13d83d6d0_0;
    %load/vec4 v0x13d83d900_0;
    %sub;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x13d83d6d0_0;
    %load/vec4 v0x13d83d900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x13d83d6d0_0;
    %inv;
    %load/vec4 v0x13d83d900_0;
    %inv;
    %and;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x13d83d6d0_0;
    %inv;
    %load/vec4 v0x13d83d900_0;
    %inv;
    %or;
    %assign/vec4 v0x13d83d790_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13d820f60;
T_5 ;
    %wait E_0x13d82dd40;
    %load/vec4 v0x13d83d330_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1154, 0, 11;
    %assign/vec4 v0x13d821dd0_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 898, 0, 11;
    %assign/vec4 v0x13d821dd0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 578, 0, 11;
    %assign/vec4 v0x13d821dd0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 38, 0, 11;
    %assign/vec4 v0x13d821dd0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 642, 0, 11;
    %assign/vec4 v0x13d821dd0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13d820330;
T_6 ;
    %pushi/vec4 33024, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 33282, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 26304, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 41984, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 37890, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 38912, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 33792, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 34818, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 19072, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 31233, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 1920, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840500, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840460, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d840460, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x13d820330;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13d8408c0_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x13d820330;
T_8 ;
    %wait E_0x13d83d5d0;
    %load/vec4 v0x13d840810_0;
    %assign/vec4 v0x13d8408c0_0, 0;
    %load/vec4 v0x13d8406d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13d840a10_0;
    %load/vec4 v0x13d840060_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d840460, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13d828be0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x13d842230_0;
    %inv;
    %store/vec4 v0x13d842230_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13d828be0;
T_10 ;
    %vpi_call 2 124 "$display", "PC  IR                                WD" {0 0 0};
    %vpi_call 2 125 "$monitor", "%2d  %b %2d (%b)", v0x13d842090_0, v0x13d841fe0_0, v0x13d842160_0, v0x13d842160_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d842230_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "changes.vl";
