// Seed: 2292667818
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply1 id_7
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1
    , id_15,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13
);
  assign id_15 = id_10;
  wire id_16;
  tri  id_17 = id_7 != 1 < 1'b0, id_18;
  always_latch disable id_19;
  module_0(
      id_4, id_10, id_8, id_5, id_15, id_8, id_15, id_15
  );
  wire id_20;
  wire id_21;
endmodule
