

================================================================
== Vivado HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Fri May 24 09:06:11 2019

* Version:        2019.2.0 (Build 2549865 on Wed May 22 09:55:03 MDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     7.061|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    5|  2070609|    5|  2070609|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name | min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +------------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Border_L  |    0|  2070604|         5|          1|          1| 0 ~ 2070601 |    yes   |
        +------------+-----+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_edge_pix = alloca i32"   --->   Operation 11 'alloca' 'r_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_out = alloca i32"   --->   Operation 12 'alloca' 'pix_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_out_1 = alloca i32"   --->   Operation 13 'alloca' 'pix_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%borderbuf = alloca [1910 x i32], align 16" [convolution.cpp:158->convolution.cpp:270]   --->   Operation 14 'alloca' 'borderbuf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_1 : Operation 15 [1/1] (2.91ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 15 'read' 'width_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 16 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 17 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 21 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln217 = add nsw i32 %width_read, -11" [convolution.cpp:217->convolution.cpp:270]   --->   Operation 27 'add' 'add_ln217' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln224 = add nsw i32 %width_read, -6" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 28 'add' 'add_ln224' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (2.55ns)   --->   "%add_ln207 = add nsw i32 %height_read, -5" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 29 'add' 'add_ln207' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 30 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln203, %hls_label_0_end ]" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i6_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln203_2, %hls_label_0_end ]" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 33 'phi' 'i6_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i11 [ 0, %entry ], [ %j, %hls_label_0_end ]"   --->   Operation 34 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i11 %i6_0_i_i_i to i32" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 35 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.88ns)   --->   "%icmp_ln207 = icmp eq i11 %i6_0_i_i_i, 0" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 36 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln207_1 = icmp ugt i11 %i6_0_i_i_i, 5" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 37 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln207_2 = icmp slt i32 %zext_ln203_1, %add_ln207" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 38 'icmp' 'icmp_ln207_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln207)   --->   "%and_ln207 = and i1 %icmp_ln207_2, %icmp_ln207_1" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 39 'and' 'and_ln207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln207 = or i1 %icmp_ln207, %and_ln207" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 40 'or' 'or_ln207' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i11 %j_0_i_i_i to i32" [convolution.cpp:204->convolution.cpp:270]   --->   Operation 41 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln204 = icmp slt i32 %zext_ln204, %width_read" [convolution.cpp:204->convolution.cpp:270]   --->   Operation 42 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.77ns)   --->   "%icmp_ln203 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 43 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln203 = add i64 %indvar_flatten, 1" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 44 'add' 'add_ln203' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %.exit, label %hls_label_0_begin" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln203_1 = add i11 %i6_0_i_i_i, 1" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 46 'add' 'add_ln203_1' <Predicate = (!icmp_ln203)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %add_ln203_1 to i32" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 47 'zext' 'zext_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln203 = select i1 %icmp_ln204, i11 %j_0_i_i_i, i11 0" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 48 'select' 'select_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln207_3 = icmp eq i11 %add_ln203_1, 0" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 49 'icmp' 'icmp_ln207_3' <Predicate = (!icmp_ln203)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln207_4 = icmp ugt i11 %add_ln203_1, 5" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 50 'icmp' 'icmp_ln207_4' <Predicate = (!icmp_ln203)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln207_5 = icmp slt i32 %zext_ln203, %add_ln207" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 51 'icmp' 'icmp_ln207_5' <Predicate = (!icmp_ln203)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_1)   --->   "%and_ln207_1 = and i1 %icmp_ln207_5, %icmp_ln207_4" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 52 'and' 'and_ln207_1' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_1)   --->   "%or_ln207_1 = or i1 %icmp_ln207_3, %and_ln207_1" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 53 'or' 'or_ln207_1' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln203_1 = select i1 %icmp_ln204, i1 %or_ln207, i1 %or_ln207_1" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 54 'select' 'select_ln203_1' <Predicate = (!icmp_ln203)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i11 %select_ln203 to i32" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 55 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln203_2 = select i1 %icmp_ln204, i11 %i6_0_i_i_i, i11 %add_ln203_1" [convolution.cpp:203->convolution.cpp:270]   --->   Operation 56 'select' 'select_ln203_2' <Predicate = (!icmp_ln203)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %select_ln203_1, label %._crit_edge6.i.i.i, label %hls_label_0_end" [convolution.cpp:207->convolution.cpp:270]   --->   Operation 57 'br' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln210 = icmp slt i32 %zext_ln203_2, %vconv_xlim_loc_read" [convolution.cpp:210->convolution.cpp:270]   --->   Operation 58 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln203 & select_ln203_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %1, label %._crit_edge9.i.i.i" [convolution.cpp:210->convolution.cpp:270]   --->   Operation 59 'br' <Predicate = (!icmp_ln203 & select_ln203_1)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln217 = icmp eq i32 %zext_ln203_2, %add_ln217" [convolution.cpp:217->convolution.cpp:270]   --->   Operation 60 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln203 & select_ln203_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln224 = icmp slt i32 %zext_ln203_2, %add_ln224" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 61 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln203)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.63ns)   --->   "%j = add i11 %select_ln203, 1" [convolution.cpp:204->convolution.cpp:270]   --->   Operation 62 'add' 'j' <Predicate = (!icmp_ln203)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 63 [1/1] (2.91ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vconv_V)" [convolution.cpp:211->convolution.cpp:270]   --->   Operation 63 'read' 'tmp' <Predicate = (select_ln203_1 & icmp_ln210)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %tmp, i32* %r_edge_pix" [convolution.cpp:213->convolution.cpp:270]   --->   Operation 64 'store' <Predicate = (select_ln203_1 & icmp_ln210)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i11 %select_ln203 to i64" [convolution.cpp:212->convolution.cpp:270]   --->   Operation 65 'zext' 'zext_ln212' <Predicate = (select_ln203_1 & icmp_ln210)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%borderbuf_addr = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln212" [convolution.cpp:212->convolution.cpp:270]   --->   Operation 66 'getelementptr' 'borderbuf_addr' <Predicate = (select_ln203_1 & icmp_ln210)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %tmp, i32* %borderbuf_addr, align 4" [convolution.cpp:212->convolution.cpp:270]   --->   Operation 67 'store' <Predicate = (select_ln203_1 & icmp_ln210)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%l_edge_pix_2 = load i32* %r_edge_pix" [convolution.cpp:217->convolution.cpp:270]   --->   Operation 68 'load' 'l_edge_pix_2' <Predicate = (select_ln203_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%pix_out_load = load i32* %pix_out" [convolution.cpp:217->convolution.cpp:270]   --->   Operation 69 'load' 'pix_out_load' <Predicate = (select_ln203_1 & !icmp_ln217)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%pix_out_1_load = load i32* %pix_out_1" [convolution.cpp:214->convolution.cpp:270]   --->   Operation 70 'load' 'pix_out_1_load' <Predicate = (select_ln203_1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln214 = icmp eq i11 %select_ln203, 0" [convolution.cpp:214->convolution.cpp:270]   --->   Operation 71 'icmp' 'icmp_ln214' <Predicate = (select_ln203_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln214 = select i1 %icmp_ln214, i32 %l_edge_pix_2, i32 %pix_out_1_load" [convolution.cpp:214->convolution.cpp:270]   --->   Operation 72 'select' 'select_ln214' <Predicate = (select_ln203_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.69ns)   --->   "%l_edge_pix = select i1 %icmp_ln217, i32 %l_edge_pix_2, i32 %pix_out_load" [convolution.cpp:217->convolution.cpp:270]   --->   Operation 73 'select' 'l_edge_pix' <Predicate = (select_ln203_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %select_ln214, i32* %pix_out_1" [convolution.cpp:220->convolution.cpp:270]   --->   Operation 74 'store' <Predicate = (select_ln203_1)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %l_edge_pix, i32* %pix_out" [convolution.cpp:220->convolution.cpp:270]   --->   Operation 75 'store' <Predicate = (select_ln203_1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln227 = add i11 %select_ln203, -5" [convolution.cpp:227->convolution.cpp:270]   --->   Operation 76 'add' 'add_ln227' <Predicate = (!icmp_ln203)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i11 %add_ln227 to i64" [convolution.cpp:227->convolution.cpp:270]   --->   Operation 77 'zext' 'zext_ln227' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%borderbuf_addr_1 = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln227" [convolution.cpp:227->convolution.cpp:270]   --->   Operation 78 'getelementptr' 'borderbuf_addr_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [convolution.cpp:227->convolution.cpp:270]   --->   Operation 79 'load' 'pix_out_7' <Predicate = (!icmp_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>

State 8 <SV = 7> <Delay = 4.23>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%pix_out_4 = load i32* %pix_out" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 80 'load' 'pix_out_4' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%pix_out_6 = load i32* %pix_out_1" [convolution.cpp:222->convolution.cpp:270]   --->   Operation 81 'load' 'pix_out_6' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.88ns)   --->   "%icmp_ln222 = icmp ult i11 %select_ln203, 6" [convolution.cpp:222->convolution.cpp:270]   --->   Operation 82 'icmp' 'icmp_ln222' <Predicate = (!icmp_ln203)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [convolution.cpp:227->convolution.cpp:270]   --->   Operation 83 'load' 'pix_out_7' <Predicate = (!icmp_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%xor_ln222 = xor i1 %icmp_ln222, true" [convolution.cpp:222->convolution.cpp:270]   --->   Operation 84 'xor' 'xor_ln222' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%and_ln224 = and i1 %icmp_ln224, %xor_ln222" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 85 'and' 'and_ln224' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%pix_out_8 = select i1 %and_ln224, i32 %pix_out_7, i32 %pix_out_4" [convolution.cpp:224->convolution.cpp:270]   --->   Operation 86 'select' 'pix_out_8' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%pix_out_10 = select i1 %icmp_ln222, i32 %pix_out_6, i32 %pix_out_8" [convolution.cpp:222->convolution.cpp:270]   --->   Operation 87 'select' 'pix_out_10' <Predicate = (!icmp_ln203)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [convolution.cpp:229->convolution.cpp:270]   --->   Operation 88 'write' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Border_L_str)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2070601, i64 0)"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [convolution.cpp:204->convolution.cpp:270]   --->   Operation 91 'specregionbegin' 'tmp_18_i_i' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:206->convolution.cpp:270]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i.i.i" [convolution.cpp:213->convolution.cpp:270]   --->   Operation 93 'br' <Predicate = (select_ln203_1 & icmp_ln210)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [convolution.cpp:220->convolution.cpp:270]   --->   Operation 94 'br' <Predicate = (select_ln203_1)> <Delay = 0.00>
ST_9 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [convolution.cpp:229->convolution.cpp:270]   --->   Operation 95 'write' <Predicate = (!icmp_ln203)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_18_i_i)" [convolution.cpp:230->convolution.cpp:270]   --->   Operation 96 'specregionend' 'empty_19' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:204->convolution.cpp:270]   --->   Operation 97 'br' <Predicate = (!icmp_ln203)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_edge_pix          (alloca           ) [ 00111111110]
pix_out             (alloca           ) [ 00111111110]
pix_out_1           (alloca           ) [ 00111111110]
borderbuf           (alloca           ) [ 00111111110]
width_read          (read             ) [ 00111111110]
height_read         (read             ) [ 00111000000]
vconv_xlim_loc_read (read             ) [ 00111111110]
cast                (zext             ) [ 00011000000]
cast1               (zext             ) [ 00011000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
add_ln217           (add              ) [ 00000111110]
add_ln224           (add              ) [ 00000111110]
add_ln207           (add              ) [ 00000111110]
bound               (mul              ) [ 00000111110]
br_ln203            (br               ) [ 00001111110]
indvar_flatten      (phi              ) [ 00000100000]
i6_0_i_i_i          (phi              ) [ 00000100000]
j_0_i_i_i           (phi              ) [ 00000100000]
zext_ln203_1        (zext             ) [ 00000000000]
icmp_ln207          (icmp             ) [ 00000000000]
icmp_ln207_1        (icmp             ) [ 00000000000]
icmp_ln207_2        (icmp             ) [ 00000000000]
and_ln207           (and              ) [ 00000000000]
or_ln207            (or               ) [ 00000000000]
zext_ln204          (zext             ) [ 00000000000]
icmp_ln204          (icmp             ) [ 00000000000]
icmp_ln203          (icmp             ) [ 00000111110]
add_ln203           (add              ) [ 00001111110]
br_ln203            (br               ) [ 00000000000]
add_ln203_1         (add              ) [ 00000000000]
zext_ln203          (zext             ) [ 00000000000]
select_ln203        (select           ) [ 00000111100]
icmp_ln207_3        (icmp             ) [ 00000000000]
icmp_ln207_4        (icmp             ) [ 00000000000]
icmp_ln207_5        (icmp             ) [ 00000000000]
and_ln207_1         (and              ) [ 00000000000]
or_ln207_1          (or               ) [ 00000000000]
select_ln203_1      (select           ) [ 00000111110]
zext_ln203_2        (zext             ) [ 00000000000]
select_ln203_2      (select           ) [ 00001111110]
br_ln207            (br               ) [ 00000000000]
icmp_ln210          (icmp             ) [ 00000111110]
br_ln210            (br               ) [ 00000000000]
icmp_ln217          (icmp             ) [ 00000111000]
icmp_ln224          (icmp             ) [ 00000111100]
j                   (add              ) [ 00001111110]
tmp                 (read             ) [ 00000101000]
store_ln213         (store            ) [ 00000000000]
zext_ln212          (zext             ) [ 00000000000]
borderbuf_addr      (getelementptr    ) [ 00000000000]
store_ln212         (store            ) [ 00000000000]
l_edge_pix_2        (load             ) [ 00000000000]
pix_out_load        (load             ) [ 00000000000]
pix_out_1_load      (load             ) [ 00000000000]
icmp_ln214          (icmp             ) [ 00000000000]
select_ln214        (select           ) [ 00000000000]
l_edge_pix          (select           ) [ 00000000000]
store_ln220         (store            ) [ 00000000000]
store_ln220         (store            ) [ 00000000000]
add_ln227           (add              ) [ 00000000000]
zext_ln227          (zext             ) [ 00000000000]
borderbuf_addr_1    (getelementptr    ) [ 00000100100]
pix_out_4           (load             ) [ 00000000000]
pix_out_6           (load             ) [ 00000000000]
icmp_ln222          (icmp             ) [ 00000000000]
pix_out_7           (load             ) [ 00000000000]
xor_ln222           (xor              ) [ 00000000000]
and_ln224           (and              ) [ 00000000000]
pix_out_8           (select           ) [ 00000000000]
pix_out_10          (select           ) [ 00000100010]
specloopname_ln0    (specloopname     ) [ 00000000000]
empty               (speclooptripcount) [ 00000000000]
tmp_18_i_i          (specregionbegin  ) [ 00000000000]
specpipeline_ln206  (specpipeline     ) [ 00000000000]
br_ln213            (br               ) [ 00000000000]
br_ln220            (br               ) [ 00000000000]
write_ln229         (write            ) [ 00000000000]
empty_19            (specregionend    ) [ 00000000000]
br_ln204            (br               ) [ 00001111110]
ret_ln0             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vconv_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Border_L_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="r_edge_pix_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_edge_pix/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pix_out_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_out/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="pix_out_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_out_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="borderbuf_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borderbuf/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="width_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="height_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="vconv_xlim_loc_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="borderbuf_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_addr/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln212/7 pix_out_7/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="borderbuf_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_addr_1/7 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i6_0_i_i_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="1"/>
<pin id="161" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i6_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="i6_0_i_i_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="j_0_i_i_i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_0_i_i_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cast1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln217_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="3"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln224_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="3"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln207_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="3"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln203_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln207_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln207_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_1/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln207_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_2/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="and_ln207_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln207/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln207_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln207/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln204_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln204_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="4"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln203_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln203_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln203_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln203_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln203_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln207_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_3/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln207_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_4/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln207_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_5/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln207_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln207_1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln207_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln207_1/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln203_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln203_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln203_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="0" index="2" bw="11" slack="0"/>
<pin id="324" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln210_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="4"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln217_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln224_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="j_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln213_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="5"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln212_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="2"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="l_edge_pix_2_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="6"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_edge_pix_2/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="pix_out_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="6"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_load/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="pix_out_1_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="6"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_1_load/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln214_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="2"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln214_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="l_edge_pix_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_edge_pix/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln220_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="6"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln220_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="6"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln227_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="2"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln227_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="pix_out_4_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="7"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_4/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="pix_out_6_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="7"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_6/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln222_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="3"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln222_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln224_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="3"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln224/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="pix_out_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out_8/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="pix_out_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out_10/8 "/>
</bind>
</comp>

<comp id="446" class="1005" name="r_edge_pix_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="5"/>
<pin id="448" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="r_edge_pix "/>
</bind>
</comp>

<comp id="452" class="1005" name="pix_out_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="6"/>
<pin id="454" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="pix_out "/>
</bind>
</comp>

<comp id="459" class="1005" name="pix_out_1_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="6"/>
<pin id="461" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="pix_out_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="width_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="height_read_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="vconv_xlim_loc_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="4"/>
<pin id="482" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="cast_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="490" class="1005" name="cast1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln217_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln217 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln224_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln224 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln207_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln207 "/>
</bind>
</comp>

<comp id="511" class="1005" name="bound_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="516" class="1005" name="icmp_ln203_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln203_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="525" class="1005" name="select_ln203_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="2"/>
<pin id="527" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="select_ln203 "/>
</bind>
</comp>

<comp id="533" class="1005" name="select_ln203_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln203_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="select_ln203_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln203_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln210_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln210 "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln217_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln224_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="3"/>
<pin id="553" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln224 "/>
</bind>
</comp>

<comp id="556" class="1005" name="j_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="566" class="1005" name="borderbuf_addr_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="1"/>
<pin id="568" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="borderbuf_addr_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="pix_out_10_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pix_out_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="163" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="163" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="163" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="208" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="218" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="212" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="174" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="152" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="152" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="163" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="245" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="174" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="261" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="261" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="267" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="279" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="245" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="235" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="271" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="245" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="163" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="261" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="316" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="316" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="316" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="271" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="112" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="358" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="364" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="358" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="361" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="372" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="380" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="131" pin="7"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="407" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="413" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="410" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="429" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="445"><net_src comp="437" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="449"><net_src comp="78" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="455"><net_src comp="82" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="462"><net_src comp="86" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="469"><net_src comp="94" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="477"><net_src comp="100" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="483"><net_src comp="106" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="488"><net_src comp="181" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="493"><net_src comp="184" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="498"><net_src comp="193" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="503"><net_src comp="198" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="508"><net_src comp="203" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="514"><net_src comp="187" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="519"><net_src comp="250" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="255" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="528"><net_src comp="271" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="536"><net_src comp="308" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="320" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="545"><net_src comp="328" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="333" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="554"><net_src comp="338" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="559"><net_src comp="343" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="564"><net_src comp="112" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="569"><net_src comp="137" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="574"><net_src comp="437" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {9 }
 - Input state : 
	Port: Loop_Border_proc : width | {1 }
	Port: Loop_Border_proc : height | {1 }
	Port: Loop_Border_proc : vconv_xlim_loc | {1 }
	Port: Loop_Border_proc : vconv_V | {6 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		zext_ln203_1 : 1
		icmp_ln207 : 1
		icmp_ln207_1 : 1
		icmp_ln207_2 : 2
		and_ln207 : 3
		or_ln207 : 3
		zext_ln204 : 1
		icmp_ln204 : 2
		icmp_ln203 : 1
		add_ln203 : 1
		br_ln203 : 2
		add_ln203_1 : 1
		zext_ln203 : 2
		select_ln203 : 3
		icmp_ln207_3 : 2
		icmp_ln207_4 : 2
		icmp_ln207_5 : 3
		and_ln207_1 : 4
		or_ln207_1 : 4
		select_ln203_1 : 4
		zext_ln203_2 : 4
		select_ln203_2 : 3
		br_ln207 : 5
		icmp_ln210 : 5
		br_ln210 : 6
		icmp_ln217 : 5
		icmp_ln224 : 5
		j : 4
	State 6
	State 7
		borderbuf_addr : 1
		store_ln212 : 2
		select_ln214 : 1
		l_edge_pix : 1
		store_ln220 : 2
		store_ln220 : 2
		zext_ln227 : 1
		borderbuf_addr_1 : 2
		pix_out_7 : 3
	State 8
		xor_ln222 : 1
		and_ln224 : 1
		pix_out_8 : 1
		pix_out_10 : 2
		write_ln229 : 3
	State 9
		empty_19 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln217_fu_193        |    0    |    0    |    39   |
|          |         add_ln224_fu_198        |    0    |    0    |    39   |
|          |         add_ln207_fu_203        |    0    |    0    |    39   |
|    add   |         add_ln203_fu_255        |    0    |    0    |    71   |
|          |        add_ln203_1_fu_261       |    0    |    0    |    13   |
|          |             j_fu_343            |    0    |    0    |    13   |
|          |         add_ln227_fu_397        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_187           |    4    |   166   |    49   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln207_fu_212        |    0    |    0    |    13   |
|          |       icmp_ln207_1_fu_218       |    0    |    0    |    13   |
|          |       icmp_ln207_2_fu_224       |    0    |    0    |    18   |
|          |        icmp_ln204_fu_245        |    0    |    0    |    18   |
|          |        icmp_ln203_fu_250        |    0    |    0    |    29   |
|          |       icmp_ln207_3_fu_279       |    0    |    0    |    13   |
|   icmp   |       icmp_ln207_4_fu_285       |    0    |    0    |    13   |
|          |       icmp_ln207_5_fu_291       |    0    |    0    |    18   |
|          |        icmp_ln210_fu_328        |    0    |    0    |    18   |
|          |        icmp_ln217_fu_333        |    0    |    0    |    18   |
|          |        icmp_ln224_fu_338        |    0    |    0    |    18   |
|          |        icmp_ln214_fu_367        |    0    |    0    |    13   |
|          |        icmp_ln222_fu_413        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln203_fu_271       |    0    |    0    |    11   |
|          |      select_ln203_1_fu_308      |    0    |    0    |    2    |
|          |      select_ln203_2_fu_320      |    0    |    0    |    11   |
|  select  |       select_ln214_fu_372       |    0    |    0    |    32   |
|          |        l_edge_pix_fu_380        |    0    |    0    |    32   |
|          |         pix_out_8_fu_429        |    0    |    0    |    32   |
|          |        pix_out_10_fu_437        |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         and_ln207_fu_229        |    0    |    0    |    2    |
|    and   |        and_ln207_1_fu_296       |    0    |    0    |    2    |
|          |         and_ln224_fu_424        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    or    |         or_ln207_fu_235         |    0    |    0    |    2    |
|          |        or_ln207_1_fu_302        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln222_fu_418        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |      width_read_read_fu_94      |    0    |    0    |    0    |
|   read   |     height_read_read_fu_100     |    0    |    0    |    0    |
|          | vconv_xlim_loc_read_read_fu_106 |    0    |    0    |    0    |
|          |         tmp_read_fu_112         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_118        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_181           |    0    |    0    |    0    |
|          |           cast1_fu_184          |    0    |    0    |    0    |
|          |       zext_ln203_1_fu_208       |    0    |    0    |    0    |
|   zext   |        zext_ln204_fu_241        |    0    |    0    |    0    |
|          |        zext_ln203_fu_267        |    0    |    0    |    0    |
|          |       zext_ln203_2_fu_316       |    0    |    0    |    0    |
|          |        zext_ln212_fu_354        |    0    |    0    |    0    |
|          |        zext_ln227_fu_402        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |   166   |   655   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|borderbuf|    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln203_reg_520     |   64   |
|     add_ln207_reg_505     |   32   |
|     add_ln217_reg_495     |   32   |
|     add_ln224_reg_500     |   32   |
|  borderbuf_addr_1_reg_566 |   11   |
|       bound_reg_511       |   64   |
|       cast1_reg_490       |   64   |
|        cast_reg_485       |   64   |
|    height_read_reg_474    |   32   |
|     i6_0_i_i_i_reg_159    |   11   |
|     icmp_ln203_reg_516    |    1   |
|     icmp_ln210_reg_542    |    1   |
|     icmp_ln217_reg_546    |    1   |
|     icmp_ln224_reg_551    |    1   |
|   indvar_flatten_reg_148  |   64   |
|     j_0_i_i_i_reg_170     |   11   |
|         j_reg_556         |   11   |
|     pix_out_10_reg_571    |   32   |
|     pix_out_1_reg_459     |   32   |
|      pix_out_reg_452      |   32   |
|     r_edge_pix_reg_446    |   32   |
|   select_ln203_1_reg_533  |    1   |
|   select_ln203_2_reg_537  |   11   |
|    select_ln203_reg_525   |   11   |
|        tmp_reg_561        |   32   |
|vconv_xlim_loc_read_reg_480|   32   |
|     width_read_reg_466    |   32   |
+---------------------------+--------+
|           Total           |   743  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_118 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_187    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_187    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   166  |   655  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   743  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |    7   |   909  |   691  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
