// Seed: 1871119408
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    output wand id_5
    , id_18,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15,
    input uwire id_16
);
  assign id_4 = id_7;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    output wand id_8,
    output tri id_9
    , id_15,
    input wor id_10,
    output uwire id_11,
    input wor id_12,
    input uwire id_13
    , id_16
);
  wire id_17;
  wire id_18;
  module_0(
      id_3,
      id_11,
      id_6,
      id_4,
      id_8,
      id_5,
      id_6,
      id_10,
      id_6,
      id_10,
      id_5,
      id_4,
      id_6,
      id_7,
      id_10,
      id_0,
      id_3
  );
endmodule
