
*** Running vivado
    with args -log Top_Thermostat.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Thermostat.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Top_Thermostat.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 411.562 ; gain = 82.066
Command: read_checkpoint -auto_incremental -incremental C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/utils_1/imports/synth_1/Top_Thermostat.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/utils_1/imports/synth_1/Top_Thermostat.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_Thermostat -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10836
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'HIT', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DB.v:30]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'DB' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DB.v:27]
WARNING: [Synth 8-11065] parameter 'HIGH' becomes localparam in 'DB' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DB.v:27]
WARNING: [Synth 8-11065] parameter 'WAIT' becomes localparam in 'DB' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DB.v:27]
WARNING: [Synth 8-11065] parameter 'DEPTH' becomes localparam in 'GetCharacter' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/GetCharacter.v:33]
WARNING: [Synth 8-11065] parameter 'DEPTH' becomes localparam in 'RomParam' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/RomParam.v:15]
WARNING: [Synth 8-11065] parameter 'BIT_DATA' becomes localparam in 'SPI_master' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_master.v:57]
WARNING: [Synth 8-11065] parameter 'BIT_SIZE' becomes localparam in 'SPI_slave' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_slave.v:49]
WARNING: [Synth 8-11065] parameter 'DEPTH' becomes localparam in 'Top_log_screen' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/TopModule.v:37]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'fsm_t' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:36]
WARNING: [Synth 8-11065] parameter 'START' becomes localparam in 'fsm_t' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:36]
WARNING: [Synth 8-11065] parameter 'DATA' becomes localparam in 'fsm_t' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:36]
WARNING: [Synth 8-11065] parameter 'STOP_1' becomes localparam in 'fsm_t' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:36]
WARNING: [Synth 8-11065] parameter 'STOP_2' becomes localparam in 'fsm_t' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:36]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'fsmVAR' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:30]
WARNING: [Synth 8-11065] parameter 'ALARM' becomes localparam in 'fsmVAR' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:30]
WARNING: [Synth 8-11065] parameter 'DEPTH' becomes localparam in 'ramParam' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/ramParam.v:36]
WARNING: [Synth 8-11065] parameter 'BIT' becomes localparam in 'timer_param' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/timer_param.v:28]
INFO: [Synth 8-11241] undeclared symbol 'clrWp', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:35]
INFO: [Synth 8-11241] undeclared symbol 'clrRp', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:35]
INFO: [Synth 8-11241] undeclared symbol 'incWp', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:35]
INFO: [Synth 8-11241] undeclared symbol 'incRp', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:35]
INFO: [Synth 8-11241] undeclared symbol 'RpNWp', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:35]
INFO: [Synth 8-11241] undeclared symbol 'test', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:35]
INFO: [Synth 8-11241] undeclared symbol 'chipsel', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:36]
INFO: [Synth 8-11241] undeclared symbol 'write_en', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:36]
INFO: [Synth 8-11241] undeclared symbol 'r_edge', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:50]
INFO: [Synth 8-11241] undeclared symbol 'f_edge', assumed default net type 'wire' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:50]
WARNING: [Synth 8-11065] parameter 'CLKS_PER_HALF_BIT' becomes localparam in 'top_clk_gen_mode' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:37]
WARNING: [Synth 8-11065] parameter 'MAX_EDGE_GEN' becomes localparam in 'top_clk_gen_mode' with formal parameter declaration list [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.676 ; gain = 409.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Thermostat' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/Top_Thermostat.v:23]
INFO: [Synth 8-6157] synthesizing module 'SYSTEM_CORE_TOP_MODULE' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/SYSTEM_CORE_TOP_MODULE.v:23]
INFO: [Synth 8-6157] synthesizing module 'temp_hour' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/temp_hour.v:23]
INFO: [Synth 8-6155] done synthesizing module 'temp_hour' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/temp_hour.v:23]
INFO: [Synth 8-6157] synthesizing module 'VAR_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/VAR_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsmVAR' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
	Parameter ID_1 bound to: 4'b0100 
	Parameter ID_2 bound to: 4'b0101 
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:42]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:52]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fsmVAR' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsmVAR__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
	Parameter ID_1 bound to: 4'b0000 
	Parameter ID_2 bound to: 4'b0001 
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:42]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:52]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fsmVAR__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsmVAR__parameterized1' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
	Parameter ID_1 bound to: 4'b0011 
	Parameter ID_2 bound to: 4'b0010 
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:42]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:52]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fsmVAR__parameterized1' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsmVAR__parameterized2' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
	Parameter ID_1 bound to: 4'b0110 
	Parameter ID_2 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:42]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:52]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fsmVAR__parameterized2' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsmVAR__parameterized3' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
	Parameter ID_1 bound to: 4'b1000 
	Parameter ID_2 bound to: 4'b1001 
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:42]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:52]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fsmVAR__parameterized3' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsmAL_REST.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsmCONF' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/fsmCONF.v:23]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/fsmCONF.v:43]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/fsmCONF.v:52]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/fsmCONF.v:69]
INFO: [Synth 8-6155] done synthesizing module 'fsmCONF' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/fsmCONF.v:23]
INFO: [Synth 8-6157] synthesizing module 'var_driver_selector' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/var_driver_selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'var_driver_selector' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/var_driver_selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VAR_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/VAR_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_rele' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/new/fsm_rele.v:23]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/new/fsm_rele.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rele' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/new/fsm_rele.v:23]
INFO: [Synth 8-6157] synthesizing module 'orologio' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/orologio.v:23]
	Parameter SX_MAX bound to: 6 - type: integer 
	Parameter DX_MAX bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contasec' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/contasec.v:23]
	Parameter stab bound to: 10 - type: integer 
	Parameter t_base bound to: 9999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contasec' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/contasec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'orologio' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/orologio.v:23]
INFO: [Synth 8-6157] synthesizing module 'SELECTOR_SYST_CORE' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/SELECTOR_SYST_CORE.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_MANOR_CELLAR' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/Driver_MANOR_CELLAR.v:23]
	Parameter SIZE_IN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Driver_MANOR_CELLAR' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/Driver_MANOR_CELLAR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SELECTOR_SYST_CORE' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/SELECTOR_SYST_CORE.v:23]
INFO: [Synth 8-6157] synthesizing module 'DISPLAY_LED_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DISPLAY_LED_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2__parameterized1' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
	Parameter DW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2__parameterized1' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DISPLAY_LED_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DISPLAY_LED_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'TOP_MODULE_MANOR' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/TOP_MODULE_MANOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'DB' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DB.v:23]
	Parameter QTY bound to: 200 - type: integer 
	Parameter TU bound to: 1000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLOCK_COUNTER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/CLOCK_COUNTER.v:23]
	Parameter QTY bound to: 200 - type: integer 
	Parameter TU bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLOCK_COUNTER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/CLOCK_COUNTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DB' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DB.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/REG.v:23]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/REG.v:23]
INFO: [Synth 8-6157] synthesizing module 'START_DRIVERM' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/START_DRIVERM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'START_DRIVERM' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/START_DRIVERM.v:23]
INFO: [Synth 8-6157] synthesizing module 'SUB_SUM_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/SUB_SUM_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2__parameterized2' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2__parameterized2' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'COUNTER_SS' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/COUNTER_SS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'COUNTER_SS' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/COUNTER_SS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SUB_SUM_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/SUB_SUM_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'DELTA_T_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DELTA_T_DRIVER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DELTA_T_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/DELTA_T_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSMM' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/FSM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FSMM' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/FSM.v:22]
INFO: [Synth 8-6157] synthesizing module 'REG__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/REG.v:23]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/REG.v:23]
INFO: [Synth 8-6157] synthesizing module 'WINDOWS_OPEN_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/WINDOWS_OPEN_DRIVER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WINDOWS_OPEN_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/WINDOWS_OPEN_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/TIMER.v:22]
	Parameter QTY bound to: 120 - type: integer 
	Parameter TU bound to: 34'b0000000101111101011110000100000000 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/TIMER.v:22]
INFO: [Synth 8-6157] synthesizing module 'RT_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/RT_DRIVER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RT_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/RT_DRIVER.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2__parameterized3' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2__parameterized3' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2__parameterized4' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2__parameterized4' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_4' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_4.v:23]
	Parameter DW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_4' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/MUX_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_MODULE_MANOR' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/TOP_MODULE_MANOR.v:23]
INFO: [Synth 8-6157] synthesizing module 'TOP_MODULE_CELLAR' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/TOP_MODULE_CELLAR.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_alarm' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/top_alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'time_driver' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/30min_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time_driver' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/30min_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'alarm_driver' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/alarm_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alarm_driver' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/alarm_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'contasec__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/contasec.v:23]
	Parameter stab bound to: 1800 - type: integer 
	Parameter t_base bound to: 34'b0000000101111101011110000011111111 
INFO: [Synth 8-6155] done synthesizing module 'contasec__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/contasec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_alarm' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/top_alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'START_DRIVERC' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/START_DRIVERC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'START_DRIVERC' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/START_DRIVERC.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_modified' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsm_modified.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm_modified' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/fsm_modified.v:23]
INFO: [Synth 8-6157] synthesizing module 'WINDOWS_OPEN_DRIVERC' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/WINDOWS_OPEN_DRIVERC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WINDOWS_OPEN_DRIVERC' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/WINDOWS_OPEN_DRIVERC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_MODULE_CELLAR' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/TOP_MODULE_CELLAR.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_DRIVER' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/LED_DRIVER.v:23]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/LED_DRIVER.v:42]
INFO: [Synth 8-6157] synthesizing module 'CLOCK_COUNTER__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/CLOCK_COUNTER.v:23]
	Parameter QTY bound to: 5 - type: integer 
	Parameter TU bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLOCK_COUNTER__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/CLOCK_COUNTER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_DRIVER' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/LED_DRIVER.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SYSTEM_CORE_TOP_MODULE' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/SYSTEM_CORE_TOP_MODULE.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top_log_screen' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/TopModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer_param' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/timer_param.v:23]
	Parameter LIMIT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer_param' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/timer_param.v:23]
INFO: [Synth 8-6157] synthesizing module 'GetCharacter' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/GetCharacter.v:23]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 248 - type: integer 
	Parameter CH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RomParam' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/RomParam.v:8]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 248 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Universit/SEA_2/messagesRam.mem' is read successfully [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/RomParam.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RomParam' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/RomParam.v:8]
INFO: [Synth 8-6157] synthesizing module 'decodeMessage' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/decodeMessage.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decodeMessage' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/decodeMessage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GetCharacter' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/GetCharacter.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_logScreenConnection' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm_logScreenConnection.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fsm_logScreenConnection' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm_logScreenConnection.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_tx' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/top_tx.v:23]
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_clk_gen' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/boud_rate_clk_gen.v:23]
	Parameter BAUD_CNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_UART' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/counter_UART.v:23]
	Parameter MAX bound to: 10416 - type: integer 
	Parameter N_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_UART' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/counter_UART.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_clk_gen' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/boud_rate_clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_UART__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/counter_UART.v:23]
	Parameter MAX bound to: 8 - type: integer 
	Parameter N_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_UART__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/counter_UART.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_t' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:23]
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fsm_t' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tx' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/top_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_log_screen' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/files_log/TopModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'Comms_Dispatcher' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/Comms_Dispatcher.v:23]
	Parameter SIZE_FIFO bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Master_fifo_display' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Master_fifo_display.v:23]
	Parameter SIZE_FIFO bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Fsm_master_fifo' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_master_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Fsm_master_fifo' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_master_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'Dp_master_fifo' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Dp_master_fifo.v:51]
	Parameter SIZE_FIFO bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Selector_master_fifo' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Selector_master_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector_master_fifo' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Selector_master_fifo.v:23]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Dp_master_fifo.v:84]
INFO: [Synth 8-6157] synthesizing module 'counter_std' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter_std.v:23]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter INC bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/mux.v:23]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_std' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter_std.v:23]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Dp_master_fifo.v:114]
INFO: [Synth 8-6155] done synthesizing module 'Dp_master_fifo' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Dp_master_fifo.v:51]
INFO: [Synth 8-6155] done synthesizing module 'Master_fifo_display' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Master_fifo_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'Slave_buttons' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/new/Slave_buttons.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Slave_buttons' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/new/Slave_buttons.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_FIFO' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:23]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dp' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/dp.v:23]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ptr_mng' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/ptr_mng.v:23]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ptr_mng' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/ptr_mng.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dp' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/dp.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/state_machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'ramParam' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/ramParam.v:23]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ramParam' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/ramParam.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_FIFO' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comms_Dispatcher' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/new/Comms_Dispatcher.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_top' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_top.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter DATA_SIZE bound to: 20 - type: integer 
	Parameter DATA_SIZE_B bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_master' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_master.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_clk_gen_mode' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter DATA_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen_M' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/clk_gen_M.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter HALF_BIT_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_M' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/clk_gen_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'adapter_M' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/adapter_M.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adapter_M' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/adapter_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_gen_mode' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
	Parameter SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_SPI_master' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/fsm_SPI_master.v:23]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/fsm_SPI_master.v:43]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/fsm_SPI_master.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fsm_SPI_master' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/fsm_SPI_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ready_Gen' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Ready_Gen.v:23]
	Parameter HALF_BIT_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Ready_Gen' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Ready_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter.v:23]
	Parameter MAX bound to: 20 - type: integer 
	Parameter N_BIT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_master' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_slave' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_slave.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modeAdapterS' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/modeAdapter.v:22]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter DATA_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modeAdapterS' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/modeAdapter.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter_up' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter.v:46]
	Parameter MAX bound to: 8 - type: integer 
	Parameter N_BIT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_up' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SPI_slave' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_master__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_master.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_clk_gen_mode__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adapter_M__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/adapter_M.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adapter_M__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/adapter_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_gen_mode__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_clk_gen_mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter.v:23]
	Parameter MAX bound to: 4 - type: integer 
	Parameter N_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_master__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_slave__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_slave.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modeAdapterS__parameterized0' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/modeAdapter.v:22]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modeAdapterS__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/modeAdapter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SPI_slave__parameterized0' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_slave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_top' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/SPI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Master_buttons' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/new/Master_buttons.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Master_buttons' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/new/Master_buttons.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_slave_fifo' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_slave_fifo.v:23]
	Parameter SIZE_FIFO bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Slave_fifo' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Slave_fifo.v:22]
INFO: [Synth 8-6157] synthesizing module 'Fsm_slave' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_slave.v:29]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_slave.v:44]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_slave.v:58]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_slave.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Fsm_slave' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Fsm_slave.v:29]
INFO: [Synth 8-6157] synthesizing module 'Dp_slave_fifo' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Dp_slave_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Dp_slave_fifo' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Dp_slave_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Slave_fifo' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Slave_fifo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_slave_fifo' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_slave_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_slave_7SD' [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/top_slave_7SD.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Slave_7SD' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/Slave_7SD.v:23]
	Parameter QTY bound to: 5 - type: integer 
	Parameter TU bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLOCK_COUNTER__parameterized1' (0#1) [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/crazy mod/CLOCK_COUNTER.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/CNT_03.v:39]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/ANODE_DECODER.v:30]
INFO: [Synth 8-226] default block is never used [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/CATODE_DECODER.v:29]
WARNING: [Synth 8-7137] Register o_clk_reg in module clk_gen_M has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/clk_gen_M.v:91]
WARNING: [Synth 8-6014] Unused sequential element skipOne_reg was removed.  [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/adapter_M.v:40]
WARNING: [Synth 8-7137] Register reg_SPI_clk_S_reg in module modeAdapterS has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/modeAdapter.v:44]
WARNING: [Synth 8-6014] Unused sequential element skipOne_reg was removed.  [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/adapter_M.v:40]
WARNING: [Synth 8-7137] Register reg_SPI_clk_S_reg in module modeAdapterS__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/sources_1/imports/sources_1/imports/files/modeAdapter.v:44]
WARNING: [Synth 8-7129] Port TX_cnt[1] in module modeAdapterS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_cnt[0] in module modeAdapterS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[1] in module modeAdapterS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[0] in module modeAdapterS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enableTX in module modeAdapterS__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_cnt[4] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_cnt[3] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_cnt[2] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_cnt[1] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port TX_cnt[0] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[4] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[3] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[2] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[1] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_cnt[0] in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port enableTX in module modeAdapterS is either unconnected or has no load
WARNING: [Synth 8-7129] Port count[3] in module fsm_t is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module contasec__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module contasec__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module contasec__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr in module contasec__parameterized0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.219 ; gain = 517.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.219 ; gain = 517.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.219 ; gain = 517.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1327.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/constrs_1/imports/Desktop/BasysConstr.xdc]
Finished Parsing XDC File [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/constrs_1/imports/Desktop/BasysConstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.srcs/constrs_1/imports/Desktop/BasysConstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Thermostat_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Thermostat_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1432.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1432.965 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DB'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'START_DRIVERM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSMM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alarm_driver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'START_DRIVERC'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_modified'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_logScreenConnection'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_t'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Fsm_master_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_machine'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Fsm_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CNT_03'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    WAIT |                               01 |                               01
                 RUNNING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'START_DRIVERM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     OFF |                              000 |                              000
                T_FREDDO |                              001 |                              110
                  FREDDO |                              010 |                              100
                 T_CALDO |                              011 |                              011
                   CALDO |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSMM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                COUNTING |                              010 |                               01
                   ALARM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'alarm_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    WAIT |                               01 |                               01
                 RUNNING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'START_DRIVERC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     OFF |                              000 |                              000
                T_FREDDO |                              001 |                              110
                  FREDDO |                              010 |                              100
                 T_CALDO |                              011 |                              011
                   CALDO |                              100 |                              001
                   ALARM |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_modified'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    READ |                            00010 |                              001
                    WAIT |                            00100 |                              010
                   CHECK |                            01000 |                              101
                    SEND |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_logScreenConnection'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              010
                  STOP_1 |                              011 |                              011
                  STOP_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_t'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
              READ_REQ_1 |                          0000010 |                              001
                  READ_1 |                          0000100 |                              010
              READ_REQ_2 |                          0001000 |                              011
                  READ_2 |                          0010000 |                              100
               WRITE_REQ |                          0100000 |                              101
                   WRITE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Fsm_master_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              000 |                              000
                   WRITE |                              001 |                              001
                    FULL |                              010 |                              011
                    IDLE |                              011 |                              101
                    READ |                              100 |                              010
                   FLUSH |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     LEG |                               01 |                               01
                     MEM |                               10 |                               10
                   CLEAR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Fsm_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               00
                     UNO |                               01 |                               01
                     DUE |                               10 |                               10
                     TRE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CNT_03'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 7     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 7     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 17    
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 72    
+---RAMs : 
	              640 Bit	(32 X 20 bit)          RAMs := 3     
+---Muxes : 
	  12 Input  248 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 7     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 1     
	   5 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 39    
	   6 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 37    
	   3 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	  43 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 31    
	  26 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	  37 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 38    
	   4 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 139   
	   9 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (SCore/C_TOP/allarme/fsm_alarm/FSM_onehot_state_reg[2]) is unused and will be removed from module Top_Thermostat.
WARNING: [Synth 8-3332] Sequential element (SCore/C_TOP/allarme/fsm_alarm/FSM_onehot_state_reg[1]) is unused and will be removed from module Top_Thermostat.
WARNING: [Synth 8-3332] Sequential element (SCore/C_TOP/allarme/fsm_alarm/FSM_onehot_state_reg[0]) is unused and will be removed from module Top_Thermostat.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-------------------------------------+---------------+----------------+
|Module Name    | RTL Object                          | Depth x Width | Implemented As | 
+---------------+-------------------------------------+---------------+----------------+
|DIGIT_DECODER  | U                                   | 64x5          | LUT            | 
|CATODE_DECODER | CA                                  | 32x1          | LUT            | 
|CATODE_DECODER | CB                                  | 32x1          | LUT            | 
|CATODE_DECODER | CC                                  | 32x1          | LUT            | 
|CATODE_DECODER | CD                                  | 32x1          | LUT            | 
|CATODE_DECODER | CE                                  | 32x1          | LUT            | 
|CATODE_DECODER | CF                                  | 32x1          | LUT            | 
|CATODE_DECODER | CG                                  | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/digit_decoder_RTR/U | 64x5          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/digit_decoder_DTR/U | 64x5          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CA   | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CB   | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CC   | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CD   | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CE   | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CF   | 32x1          | LUT            | 
|Top_Thermostat | DISPLAY/SEVENSD/catode_decoder/CG   | 32x1          | LUT            | 
+---------------+-------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+---------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+---------------+-------------------------------------------+-----------+----------------------+----------------+
|Top_Thermostat | CommsDispatcher/fifo_auxiliary/u3/mem_reg | Implied   | 32 x 20              | RAM32X1S x 20  | 
|Top_Thermostat | MANOR/FIFO/u3/mem_reg                     | Implied   | 32 x 20              | RAM32X1S x 20  | 
|Top_Thermostat | CELLAR/FIFO/u3/mem_reg                    | Implied   | 32 x 20              | RAM32X1S x 20  | 
+---------------+-------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+---------------+-------------------------------------------+-----------+----------------------+----------------+
|Top_Thermostat | CommsDispatcher/fifo_auxiliary/u3/mem_reg | Implied   | 32 x 20              | RAM32X1S x 20  | 
|Top_Thermostat | MANOR/FIFO/u3/mem_reg                     | Implied   | 32 x 20              | RAM32X1S x 20  | 
|Top_Thermostat | CELLAR/FIFO/u3/mem_reg                    | Implied   | 32 x 20              | RAM32X1S x 20  | 
+---------------+-------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    87|
|3     |LUT1     |    20|
|4     |LUT2     |   316|
|5     |LUT3     |   194|
|6     |LUT4     |   156|
|7     |LUT5     |   230|
|8     |LUT6     |   381|
|9     |MUXF7    |    26|
|10    |MUXF8    |    10|
|11    |RAM32X1S |    60|
|12    |FDCE     |   897|
|13    |FDPE     |    48|
|14    |FDRE     |    60|
|15    |IBUF     |    17|
|16    |OBUF     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1432.965 ; gain = 517.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.965 ; gain = 622.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1432.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 60 instances

Synth Design complete, checksum: 32969238
INFO: [Common 17-83] Releasing license: Synthesis
290 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1432.965 ; gain = 997.527
INFO: [Common 17-1381] The checkpoint 'C:/Universit/SEA_2/Assignment_2/TopModule_Thermostat/TopModule_Thermostat.runs/synth_1/Top_Thermostat.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Thermostat_utilization_synth.rpt -pb Top_Thermostat_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 21:03:23 2023...
