// Seed: 3365862727
module module_0 ();
  task id_1(input reg id_2, input id_3);
    id_1 = id_3;
  endtask
  integer id_4;
  supply0 id_5;
  wire id_6;
  id_7(
      .id_0(id_5 == id_3), .id_1(id_4), .id_2(1'b0), .id_3(1)
  );
  always @(posedge 1 ==? id_5 or posedge id_1) if (id_2 != id_5) if (id_2) id_2 <= id_3;
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
