$date
	Sat Feb 28 22:47:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb $end
$var wire 1 # x $end
$upscope $end
$scope module tb $end
$var wire 1 $ z_ref $end
$upscope $end
$scope module tb $end
$var wire 1 % z_dut $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
1$
0#
1"
0!
$end
#5
0$
1!
#10
0!
#15
1$
1!
#20
0!
#25
0$
1!
#30
0!
#35
1$
1!
#40
0!
#45
0$
1!
#50
0!
#55
1$
1#
1!
#60
0!
#65
0"
0%
0$
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
0#
1!
#100
1#
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0#
0!
#135
1"
x%
1#
1!
#140
0!
#145
0"
0%
0#
1!
#150
1#
0!
#155
1!
#160
0#
0!
#165
1"
x%
1#
1!
#170
0#
0!
#175
0"
0%
1#
1!
#180
0#
0!
#185
1"
x%
1#
1!
#190
0!
#195
0"
0%
0#
1!
#200
1#
0!
#205
0#
1!
#210
0!
#215
1"
x%
1!
#220
1#
0!
#225
0"
0%
0#
1!
#230
1#
0!
#235
1!
#240
0!
#245
1!
#250
0#
0!
#255
x%
1"
1$
1!
#260
0!
#265
0"
0%
0$
1!
#270
1#
0!
#275
0#
1!
#280
1#
0!
#285
1!
#290
0!
#295
1!
#300
0!
#305
0#
1!
#310
0!
#315
x%
1"
1$
1#
1!
#320
0!
#325
0"
0%
0$
1!
#330
0#
0!
#335
1"
x%
1!
#340
0!
#345
0"
0%
1!
#350
0!
#355
1"
x%
1#
1!
#360
0#
0!
#365
0"
0%
1!
#370
1#
0!
#375
1!
#380
0#
0!
#385
x%
1"
1$
1!
#390
0!
#395
0"
0%
0$
1!
#400
0!
#405
x%
1"
1$
1#
1!
#410
0!
#415
0"
0%
0$
1!
#420
0!
#425
1!
#430
0#
0!
#435
x%
1"
1$
1!
#440
1#
0!
#445
0"
0%
0$
1!
#450
0!
#455
0#
1!
#460
0!
#465
x%
1"
1$
1#
1!
#470
0!
#475
0"
0%
0$
0#
1!
#480
1#
0!
#485
1!
#490
0#
0!
#495
x%
1"
1$
1#
1!
#500
0!
#505
0"
0%
0$
1!
#510
0#
0!
#515
1"
x%
1#
1!
#520
0!
#525
0"
0%
0#
1!
#530
0!
#535
x%
1"
1$
1!
#540
0!
#545
0"
0%
0$
1#
1!
#550
0!
#555
0#
1!
#560
0!
#565
1"
x%
1#
1!
#570
0!
#575
0"
0%
1!
#580
0!
#585
1!
#590
0#
0!
