C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/ethernet_1_10_25g_v2_4_0
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work ethernet_1_10_25g_v2_4_0 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/ethernet_1_10_25g_v2_4_0/.cxl.verilog.ethernet_1_10_25g_v2_4_0.ethernet_1_10_25g_v2_4_0.nt64.cmf
