# Verilog_Codes
100 days RTL challenge
