// Seed: 942452799
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri id_10,
    output tri0 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input tri1 id_17,
    input tri0 id_18
    , id_35,
    input tri0 id_19,
    input supply1 id_20,
    output tri1 id_21,
    output wor id_22,
    input uwire id_23,
    output wor id_24,
    output wor id_25,
    input supply1 id_26,
    output supply1 id_27,
    input tri id_28,
    output supply1 id_29,
    output uwire id_30,
    input wire id_31,
    input wand id_32,
    output tri id_33
);
  wire id_36;
  final begin : LABEL_0
    $unsigned(96);
    ;
  end
endmodule
module module_1 #(
    parameter id_0  = 32'd15,
    parameter id_1  = 32'd21,
    parameter id_13 = 32'd57,
    parameter id_2  = 32'd74
) (
    output wire  _id_0,
    input  wand  _id_1,
    input  wand  _id_2,
    input  uwire id_3,
    output tri   id_4 [id_0 : id_2],
    input  uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    output uwire id_9,
    input  uwire id_10
);
  wire id_12, _id_13;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_5,
      id_10,
      id_6,
      id_6,
      id_7,
      id_7,
      id_10,
      id_3,
      id_5,
      id_9,
      id_9,
      id_4,
      id_8,
      id_9,
      id_3,
      id_5,
      id_5,
      id_6,
      id_3,
      id_9,
      id_4,
      id_6,
      id_4,
      id_9,
      id_7,
      id_9,
      id_6,
      id_9,
      id_9,
      id_3,
      id_10,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire [id_1  !=  id_13 : ~^  1] id_14, id_15;
  logic id_16;
  ;
endmodule
