
L433RC_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  08009f28  08009f28  0000af28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a424  0800a424  0000c340  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a424  0800a424  0000b424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a42c  0800a42c  0000c340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a42c  0800a42c  0000b42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a430  0800a430  0000b430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000340  20000000  0800a434  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000100c  20000340  0800a774  0000c340  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000134c  0800a774  0000c34c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c340  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c4d  00000000  00000000  0000c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037e3  00000000  00000000  00021fbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  000257a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f09  00000000  00000000  00026b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000262e8  00000000  00000000  00027a81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001827e  00000000  00000000  0004dd69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1536  00000000  00000000  00065fe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014751d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000638c  00000000  00000000  00147560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0014d8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000340 	.word	0x20000340
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009f0c 	.word	0x08009f0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000344 	.word	0x20000344
 80001cc:	08009f0c 	.word	0x08009f0c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <adc_init>:
// Public
/*
	Initializes ADC peripheral, performs calibration
	@param adc: Pointer to ADC handle
*/
void adc_init(ADC_HandleTypeDef* adc) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	h_adc = adc;
 8000bb0:	4a06      	ldr	r2, [pc, #24]	@ (8000bcc <adc_init+0x24>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 8000bb6:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <adc_init+0x24>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	217f      	movs	r1, #127	@ 0x7f
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f002 fe13 	bl	80037e8 <HAL_ADCEx_Calibration_Start>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	2000035c 	.word	0x2000035c

08000bd0 <adc_set_1v2_source>:
/*
	Enables or Disconnects 1.2V rail on jig pcb
	@param mode: CONNECTED enables 1.2v
	              FLOATING disables 1.2v
*/
void adc_set_1v2_source(esc_power_mode_t mode) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN_1V2_GPIO_Port, EN_1V2_Pin, mode);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000be2:	4803      	ldr	r0, [pc, #12]	@ (8000bf0 <adc_set_1v2_source+0x20>)
 8000be4:	f003 fc76 	bl	80044d4 <HAL_GPIO_WritePin>
}
 8000be8:	bf00      	nop
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	48000400 	.word	0x48000400

08000bf4 <adc_take_measurements>:
	Takes measurements on all ADC channels of specified type
	@param measurements: Pointer to array of adc_measurement_t structs to store results, 
	use NUM_RESISTANCE_CHANNELS or NUM_VOLTAGE_CHANNELS for size.
	@param type: Type of measurement to take (RESISTANCE or VOLTAGE)
*/
void adc_take_measurements(adc_measurement_t* measurements, measurement_type_t type) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	70fb      	strb	r3, [r7, #3]
	int num_channels = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
	adc_channel_t* channels = NULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61bb      	str	r3, [r7, #24]
	if (type == RESISTANCE) {
 8000c08:	78fb      	ldrb	r3, [r7, #3]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d104      	bne.n	8000c18 <adc_take_measurements+0x24>
		num_channels = NUM_RESISTANCE_CHANNELS;
 8000c0e:	2309      	movs	r3, #9
 8000c10:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_resistance;
 8000c12:	4b31      	ldr	r3, [pc, #196]	@ (8000cd8 <adc_take_measurements+0xe4>)
 8000c14:	61bb      	str	r3, [r7, #24]
 8000c16:	e006      	b.n	8000c26 <adc_take_measurements+0x32>
	} else if (type == VOLTAGE) {
 8000c18:	78fb      	ldrb	r3, [r7, #3]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d103      	bne.n	8000c26 <adc_take_measurements+0x32>
		num_channels = NUM_VOLTAGE_CHANNELS;
 8000c1e:	2307      	movs	r3, #7
 8000c20:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_voltage;
 8000c22:	4b2e      	ldr	r3, [pc, #184]	@ (8000cdc <adc_take_measurements+0xe8>)
 8000c24:	61bb      	str	r3, [r7, #24]
	}

	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	e04c      	b.n	8000cc6 <adc_take_measurements+0xd2>
		for (int net = 0; net < num_channels; net++) {
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	e042      	b.n	8000cb8 <adc_take_measurements+0xc4>
			uint32_t raw_val = adc_read_channel_blocking(channels[net].channel);
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	00db      	lsls	r3, r3, #3
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4413      	add	r3, r2
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 f867 	bl	8000d10 <adc_read_channel_blocking>
 8000c42:	60f8      	str	r0, [r7, #12]
			measurements[net].measurement += (raw_to_volts(raw_val) / (float)NUM_SAMPLES);
 8000c44:	68f8      	ldr	r0, [r7, #12]
 8000c46:	f000 f84b 	bl	8000ce0 <raw_to_volts>
 8000c4a:	eef0 7a40 	vmov.f32	s15, s0
 8000c4e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000c52:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4613      	mov	r3, r2
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	4413      	add	r3, r2
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	461a      	mov	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	4413      	add	r3, r2
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	461a      	mov	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c7e:	edc3 7a01 	vstr	s15, [r3, #4]
			measurements[net].name = channels[net].name;
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	00db      	lsls	r3, r3, #3
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	18d1      	adds	r1, r2, r3
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4413      	add	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	461a      	mov	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	684a      	ldr	r2, [r1, #4]
 8000c9c:	601a      	str	r2, [r3, #0]
			measurements[net].type = type;
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	4413      	add	r3, r2
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	461a      	mov	r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	78fa      	ldrb	r2, [r7, #3]
 8000cb0:	721a      	strb	r2, [r3, #8]
		for (int net = 0; net < num_channels; net++) {
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	dbb8      	blt.n	8000c32 <adc_take_measurements+0x3e>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	2b09      	cmp	r3, #9
 8000cca:	ddaf      	ble.n	8000c2c <adc_take_measurements+0x38>
		}
	}


}
 8000ccc:	bf00      	nop
 8000cce:	bf00      	nop
 8000cd0:	3720      	adds	r7, #32
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	20000048 	.word	0x20000048

08000ce0 <raw_to_volts>:
	Converts raw ADC value to voltage
	@param raw: Raw ADC value
	@return Voltage corresponding to raw ADC value

*/
static float raw_to_volts(uint32_t raw) {
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	float scalar = (float)MAX_VOLTS/(float)MAX_ADC_RAW_VAL;
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <raw_to_volts+0x2c>)
 8000cea:	60fb      	str	r3, [r7, #12]
	return (float)raw * scalar;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	ee07 3a90 	vmov	s15, r3
 8000cf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cf6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000cfe:	eeb0 0a67 	vmov.f32	s0, s15
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	3a534067 	.word	0x3a534067

08000d10 <adc_read_channel_blocking>:
/*
	Reads one ADC channel (blocking)
	@param channel: ADC channel to read
	@return Raw ADC value read from channel
*/
static uint32_t adc_read_channel_blocking(uint32_t channel) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	@ 0x28
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
 8000d28:	615a      	str	r2, [r3, #20]
	sConfig.Channel = channel;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d2e:	2306      	movs	r3, #6
 8000d30:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000d32:	2307      	movs	r3, #7
 8000d34:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d36:	237f      	movs	r3, #127	@ 0x7f
 8000d38:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	623b      	str	r3, [r7, #32]
	HAL_ADC_ConfigChannel(h_adc, &sConfig);
 8000d42:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <adc_read_channel_blocking+0x7c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f107 020c 	add.w	r2, r7, #12
 8000d4a:	4611      	mov	r1, r2
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f001 ff9b 	bl	8002c88 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(h_adc);
 8000d52:	4b0e      	ldr	r3, [pc, #56]	@ (8000d8c <adc_read_channel_blocking+0x7c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f001 fe64 	bl	8002a24 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, HAL_MAX_DELAY);
 8000d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d8c <adc_read_channel_blocking+0x7c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f04f 31ff 	mov.w	r1, #4294967295
 8000d64:	4618      	mov	r0, r3
 8000d66:	f001 fef3 	bl	8002b50 <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(h_adc);
 8000d6a:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <adc_read_channel_blocking+0x7c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f001 ff7d 	bl	8002c6e <HAL_ADC_GetValue>
 8000d74:	6278      	str	r0, [r7, #36]	@ 0x24
	HAL_ADC_Stop(h_adc);
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <adc_read_channel_blocking+0x7c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f001 feb5 	bl	8002aea <HAL_ADC_Stop>

	return raw;
 8000d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3728      	adds	r7, #40	@ 0x28
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	2000035c 	.word	0x2000035c

08000d90 <test_main>:
void resistance_tests();
void voltage_tests();
void lcd_print_failed_nets(adc_measurement_t* measurements, int num_measurements);
void debug_lcd_print_measurements(adc_measurement_t* measurements);

void test_main() {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
	while(1) {
		resistance_tests();
 8000d96:	f000 f8ff 	bl	8000f98 <resistance_tests>
		Press_Type_t press_type = PRESS_TYPE_NONE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	71fb      	strb	r3, [r7, #7]
		press_type = wait_on_button(500);
 8000d9e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000da2:	f000 f943 	bl	800102c <wait_on_button>
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
		if (press_type != PRESS_TYPE_NONE) {
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d0f2      	beq.n	8000d96 <test_main+0x6>
			HAL_GPIO_TogglePin(EN_1V2_GPIO_Port, EN_1V2_Pin);
 8000db0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000db4:	4801      	ldr	r0, [pc, #4]	@ (8000dbc <test_main+0x2c>)
 8000db6:	f003 fba5 	bl	8004504 <HAL_GPIO_TogglePin>
	while(1) {
 8000dba:	e7ec      	b.n	8000d96 <test_main+0x6>
 8000dbc:	48000400 	.word	0x48000400

08000dc0 <app_init>:
		}
	}
}
void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi, I2C_HandleTypeDef* i2c) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
 8000dcc:	603b      	str	r3, [r7, #0]
	h_adc = adc;
 8000dce:	4a16      	ldr	r2, [pc, #88]	@ (8000e28 <app_init+0x68>)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	6013      	str	r3, [r2, #0]
	h_can = can;
 8000dd4:	4a15      	ldr	r2, [pc, #84]	@ (8000e2c <app_init+0x6c>)
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 8000dda:	4a15      	ldr	r2, [pc, #84]	@ (8000e30 <app_init+0x70>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6013      	str	r3, [r2, #0]
	h_i2c = i2c;
 8000de0:	4a14      	ldr	r2, [pc, #80]	@ (8000e34 <app_init+0x74>)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	6013      	str	r3, [r2, #0]

	h_config = config_init();
 8000de6:	f000 f97d 	bl	80010e4 <config_init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	4a12      	ldr	r2, [pc, #72]	@ (8000e38 <app_init+0x78>)
 8000dee:	6013      	str	r3, [r2, #0]
	link_init(spi, &pending_spi_packet, h_config);
 8000df0:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <app_init+0x78>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4911      	ldr	r1, [pc, #68]	@ (8000e3c <app_init+0x7c>)
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f000 fdab 	bl	8001954 <link_init>
	adc_init(adc);
 8000dfe:	68f8      	ldr	r0, [r7, #12]
 8000e00:	f7ff fed2 	bl	8000ba8 <adc_init>
	lcd_init(i2c);
 8000e04:	6838      	ldr	r0, [r7, #0]
 8000e06:	f000 fa09 	bl	800121c <lcd_init>
	esc_set_pwr(FLOATING);
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	f000 f98e 	bl	800112c <esc_set_pwr>
	adc_set_1v2_source(FLOATING);
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fedd 	bl	8000bd0 <adc_set_1v2_source>

	test_main();
 8000e16:	f7ff ffbb 	bl	8000d90 <test_main>

	app_main();
 8000e1a:	f000 f811 	bl	8000e40 <app_main>

}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000360 	.word	0x20000360
 8000e2c:	20000364 	.word	0x20000364
 8000e30:	20000368 	.word	0x20000368
 8000e34:	2000036c 	.word	0x2000036c
 8000e38:	20000370 	.word	0x20000370
 8000e3c:	20000374 	.word	0x20000374

08000e40 <app_main>:

void app_main(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
	establish_rpi_connection();
 8000e46:	f000 f83f 	bl	8000ec8 <establish_rpi_connection>
	
	while(1) {
		wait_for_esc_insert();
 8000e4a:	f000 f883 	bl	8000f54 <wait_for_esc_insert>

		lcd_printf(LCD_LINE_1, "Press to Start");
 8000e4e:	491c      	ldr	r1, [pc, #112]	@ (8000ec0 <app_main+0x80>)
 8000e50:	2000      	movs	r0, #0
 8000e52:	f000 f9fd 	bl	8001250 <lcd_printf>
		Press_Type_t press_type = PRESS_TYPE_NONE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	71fb      	strb	r3, [r7, #7]

		while(press_type == PRESS_TYPE_NONE) {
 8000e5a:	e00d      	b.n	8000e78 <app_main+0x38>
			press_type = wait_on_button(500);
 8000e5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e60:	f000 f8e4 	bl	800102c <wait_on_button>
 8000e64:	4603      	mov	r3, r0
 8000e66:	71fb      	strb	r3, [r7, #7]
			if (!esc_is_connected()) {
 8000e68:	f000 f958 	bl	800111c <esc_is_connected>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	f083 0301 	eor.w	r3, r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d103      	bne.n	8000e80 <app_main+0x40>
		while(press_type == PRESS_TYPE_NONE) {
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d0ee      	beq.n	8000e5c <app_main+0x1c>
 8000e7e:	e000      	b.n	8000e82 <app_main+0x42>
				break;
 8000e80:	bf00      	nop
			}
		}

		if (!esc_is_connected()) {
 8000e82:	f000 f94b 	bl	800111c <esc_is_connected>
 8000e86:	4603      	mov	r3, r0
 8000e88:	f083 0301 	eor.w	r3, r3, #1
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d113      	bne.n	8000eba <app_main+0x7a>
			continue;
		}

		if (press_type == PRESS_TYPE_SHORT) {
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d108      	bne.n	8000eaa <app_main+0x6a>
			lcd_clear_screen();
 8000e98:	f000 fa44 	bl	8001324 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "Running Tests");
 8000e9c:	4909      	ldr	r1, [pc, #36]	@ (8000ec4 <app_main+0x84>)
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f000 f9d6 	bl	8001250 <lcd_printf>
			resistance_tests();
 8000ea4:	f000 f878 	bl	8000f98 <resistance_tests>
 8000ea8:	e004      	b.n	8000eb4 <app_main+0x74>
		} else if (press_type == PRESS_TYPE_LONG) {
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d101      	bne.n	8000eb4 <app_main+0x74>
			rpi_press_power_button();
 8000eb0:	f000 fd84 	bl	80019bc <rpi_press_power_button>
		}

		lcd_clear_screen();
 8000eb4:	f000 fa36 	bl	8001324 <lcd_clear_screen>
 8000eb8:	e7c7      	b.n	8000e4a <app_main+0xa>
			continue;
 8000eba:	bf00      	nop
	while(1) {
 8000ebc:	e7c5      	b.n	8000e4a <app_main+0xa>
 8000ebe:	bf00      	nop
 8000ec0:	08009f64 	.word	0x08009f64
 8000ec4:	08009f74 	.word	0x08009f74

08000ec8 <establish_rpi_connection>:
	}
}

bool establish_rpi_connection() {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
	lcd_clear_screen();
 8000ece:	f000 fa29 	bl	8001324 <lcd_clear_screen>
	lcd_printf(LCD_LINE_1, "Waiting for RPI");
 8000ed2:	491b      	ldr	r1, [pc, #108]	@ (8000f40 <establish_rpi_connection+0x78>)
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	f000 f9bb 	bl	8001250 <lcd_printf>
	lcd_printf(LCD_LINE_2, "Press to Skip");
 8000eda:	491a      	ldr	r1, [pc, #104]	@ (8000f44 <establish_rpi_connection+0x7c>)
 8000edc:	2040      	movs	r0, #64	@ 0x40
 8000ede:	f000 f9b7 	bl	8001250 <lcd_printf>

	Press_Type_t press_type = PRESS_TYPE_NONE;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	71fb      	strb	r3, [r7, #7]

	while(press_type == PRESS_TYPE_NONE) {
 8000ee6:	e012      	b.n	8000f0e <establish_rpi_connection+0x46>
		press_type = wait_on_button(500);
 8000ee8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000eec:	f000 f89e 	bl	800102c <wait_on_button>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	71fb      	strb	r3, [r7, #7]
		if (rpi_is_awake()) {
 8000ef4:	f000 fd78 	bl	80019e8 <rpi_is_awake>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d007      	beq.n	8000f0e <establish_rpi_connection+0x46>
			lcd_clear_screen();
 8000efe:	f000 fa11 	bl	8001324 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "RPI Connected");
 8000f02:	4911      	ldr	r1, [pc, #68]	@ (8000f48 <establish_rpi_connection+0x80>)
 8000f04:	2000      	movs	r0, #0
 8000f06:	f000 f9a3 	bl	8001250 <lcd_printf>
			return true;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e013      	b.n	8000f36 <establish_rpi_connection+0x6e>
	while(press_type == PRESS_TYPE_NONE) {
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0e9      	beq.n	8000ee8 <establish_rpi_connection+0x20>
		}
	}

	lcd_clear_screen();
 8000f14:	f000 fa06 	bl	8001324 <lcd_clear_screen>
	lcd_printf(LCD_LINE_1, "RPI Connection");
 8000f18:	490c      	ldr	r1, [pc, #48]	@ (8000f4c <establish_rpi_connection+0x84>)
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f000 f998 	bl	8001250 <lcd_printf>
	lcd_printf(LCD_LINE_2, "Skipped");
 8000f20:	490b      	ldr	r1, [pc, #44]	@ (8000f50 <establish_rpi_connection+0x88>)
 8000f22:	2040      	movs	r0, #64	@ 0x40
 8000f24:	f000 f994 	bl	8001250 <lcd_printf>
	HAL_Delay(2000);
 8000f28:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f2c:	f001 f9fe 	bl	800232c <HAL_Delay>
	lcd_clear_screen();
 8000f30:	f000 f9f8 	bl	8001324 <lcd_clear_screen>
	return false;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	08009f84 	.word	0x08009f84
 8000f44:	08009f94 	.word	0x08009f94
 8000f48:	08009fa4 	.word	0x08009fa4
 8000f4c:	08009fb4 	.word	0x08009fb4
 8000f50:	08009fc4 	.word	0x08009fc4

08000f54 <wait_for_esc_insert>:

void wait_for_esc_insert() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	if (!esc_is_connected()) {
 8000f58:	f000 f8e0 	bl	800111c <esc_is_connected>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	f083 0301 	eor.w	r3, r3, #1
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d011      	beq.n	8000f8c <wait_for_esc_insert+0x38>
		lcd_clear_screen();
 8000f68:	f000 f9dc 	bl	8001324 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Insert ESC");
 8000f6c:	4909      	ldr	r1, [pc, #36]	@ (8000f94 <wait_for_esc_insert+0x40>)
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f000 f96e 	bl	8001250 <lcd_printf>

		while (!esc_is_connected()) {
 8000f74:	e002      	b.n	8000f7c <wait_for_esc_insert+0x28>
			HAL_Delay(1);
 8000f76:	2001      	movs	r0, #1
 8000f78:	f001 f9d8 	bl	800232c <HAL_Delay>
		while (!esc_is_connected()) {
 8000f7c:	f000 f8ce 	bl	800111c <esc_is_connected>
 8000f80:	4603      	mov	r3, r0
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1f4      	bne.n	8000f76 <wait_for_esc_insert+0x22>
		}
	}
	lcd_clear_screen();
 8000f8c:	f000 f9ca 	bl	8001324 <lcd_clear_screen>
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	08009fcc 	.word	0x08009fcc

08000f98 <resistance_tests>:


void resistance_tests() {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b09c      	sub	sp, #112	@ 0x70
 8000f9c:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	f000 f8c4 	bl	800112c <esc_set_pwr>
	esc_set_all_nets_mode(MEASUREMENT);
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f000 f8d2 	bl	800114e <esc_set_all_nets_mode>
	//adc_set_1v2_source(CONNECTED);


	adc_measurement_t measurements[NUM_RESISTANCE_CHANNELS] = {0};
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	226c      	movs	r2, #108	@ 0x6c
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f006 fecb 	bl	8007d4c <memset>
	adc_take_measurements(measurements, RESISTANCE);
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fe1a 	bl	8000bf4 <adc_take_measurements>

	debug_lcd_print_measurements(measurements);
 8000fc0:	1d3b      	adds	r3, r7, #4
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f804 	bl	8000fd0 <debug_lcd_print_measurements>
		}
		return;
	} else {
		voltage_tests();
	}
}
 8000fc8:	3770      	adds	r7, #112	@ 0x70
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <debug_lcd_print_measurements>:
		}
	}
	lcd_printf(LCD_LINE_2, "%s", failed_nets_buf);
}

void debug_lcd_print_measurements(adc_measurement_t* measurements) {
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af02      	add	r7, sp, #8
 8000fd6:	6078      	str	r0, [r7, #4]
	lcd_printf(LCD_LINE_1, "%s:%.7f", measurements[2].name, measurements[2].measurement);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3318      	adds	r3, #24
 8000fdc:	681c      	ldr	r4, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	3318      	adds	r3, #24
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff faaf 	bl	8000548 <__aeabi_f2d>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	e9cd 2300 	strd	r2, r3, [sp]
 8000ff2:	4622      	mov	r2, r4
 8000ff4:	490c      	ldr	r1, [pc, #48]	@ (8001028 <debug_lcd_print_measurements+0x58>)
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f000 f92a 	bl	8001250 <lcd_printf>
	lcd_printf(LCD_LINE_2, "%s:%.7f", measurements[6].name, measurements[6].measurement);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3348      	adds	r3, #72	@ 0x48
 8001000:	681c      	ldr	r4, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3348      	adds	r3, #72	@ 0x48
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fa9d 	bl	8000548 <__aeabi_f2d>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	e9cd 2300 	strd	r2, r3, [sp]
 8001016:	4622      	mov	r2, r4
 8001018:	4903      	ldr	r1, [pc, #12]	@ (8001028 <debug_lcd_print_measurements+0x58>)
 800101a:	2040      	movs	r0, #64	@ 0x40
 800101c:	f000 f918 	bl	8001250 <lcd_printf>
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	bd90      	pop	{r4, r7, pc}
 8001028:	0800a00c 	.word	0x0800a00c

0800102c <wait_on_button>:
    @param timeout: Maximum time to wait for button press (ms)
    @return PRESS_TYPE_SHORT if short press detected
            PRESS_TYPE_LONG if long press detected
            PRESS_TYPE_NONE if timeout expired before press, or if press was a glitch
*/
Press_Type_t wait_on_button(uint32_t timeout) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
    bool long_press_detected = false;
 8001034:	2300      	movs	r3, #0
 8001036:	75fb      	strb	r3, [r7, #23]

    uint32_t function_start_tick = HAL_GetTick();
 8001038:	f001 f96c 	bl	8002314 <HAL_GetTick>
 800103c:	6138      	str	r0, [r7, #16]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 800103e:	e00c      	b.n	800105a <wait_on_button+0x2e>
        // Spin and wait until button is pressed (active low)

        // Check if the timeout has expired
        if (HAL_GetTick() - function_start_tick >= timeout) {
 8001040:	f001 f968 	bl	8002314 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	429a      	cmp	r2, r3
 800104e:	d801      	bhi.n	8001054 <wait_on_button+0x28>
            return PRESS_TYPE_NONE;
 8001050:	2300      	movs	r3, #0
 8001052:	e041      	b.n	80010d8 <wait_on_button+0xac>
        }

        HAL_Delay(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f001 f969 	bl	800232c <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 800105a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800105e:	4820      	ldr	r0, [pc, #128]	@ (80010e0 <wait_on_button+0xb4>)
 8001060:	f003 fa20 	bl	80044a4 <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	2b01      	cmp	r3, #1
 8001068:	d0ea      	beq.n	8001040 <wait_on_button+0x14>
    }

    // Button is low. Start debounce timer.
    HAL_Delay(DEBOUNCE_TIME);
 800106a:	2032      	movs	r0, #50	@ 0x32
 800106c:	f001 f95e 	bl	800232c <HAL_Delay>

    // If pin is HIGH, it was a glitch.
    if (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 8001070:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001074:	481a      	ldr	r0, [pc, #104]	@ (80010e0 <wait_on_button+0xb4>)
 8001076:	f003 fa15 	bl	80044a4 <HAL_GPIO_ReadPin>
 800107a:	4603      	mov	r3, r0
 800107c:	2b01      	cmp	r3, #1
 800107e:	d101      	bne.n	8001084 <wait_on_button+0x58>
        return PRESS_TYPE_NONE;
 8001080:	2300      	movs	r3, #0
 8001082:	e029      	b.n	80010d8 <wait_on_button+0xac>
    }

    //Press is confirmed. Wait for release
    uint32_t press_start_tick = HAL_GetTick();
 8001084:	f001 f946 	bl	8002314 <HAL_GetTick>
 8001088:	60f8      	str	r0, [r7, #12]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 800108a:	e014      	b.n	80010b6 <wait_on_button+0x8a>
        // Button is still being held down

        uint32_t press_duration = HAL_GetTick() - press_start_tick;
 800108c:	f001 f942 	bl	8002314 <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	60bb      	str	r3, [r7, #8]

        if (!long_press_detected && (press_duration >= LONG_PRESS_TIME)) {
 8001098:	7dfb      	ldrb	r3, [r7, #23]
 800109a:	f083 0301 	eor.w	r3, r3, #1
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d005      	beq.n	80010b0 <wait_on_button+0x84>
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80010aa:	d301      	bcc.n	80010b0 <wait_on_button+0x84>
            long_press_detected = true;
 80010ac:	2301      	movs	r3, #1
 80010ae:	75fb      	strb	r3, [r7, #23]
        }

        HAL_Delay(1);
 80010b0:	2001      	movs	r0, #1
 80010b2:	f001 f93b 	bl	800232c <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80010b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010ba:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <wait_on_button+0xb4>)
 80010bc:	f003 f9f2 	bl	80044a4 <HAL_GPIO_ReadPin>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d0e2      	beq.n	800108c <wait_on_button+0x60>
    }

    HAL_Delay(DEBOUNCE_TIME);
 80010c6:	2032      	movs	r0, #50	@ 0x32
 80010c8:	f001 f930 	bl	800232c <HAL_Delay>

    if (long_press_detected) {
 80010cc:	7dfb      	ldrb	r3, [r7, #23]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <wait_on_button+0xaa>
        return PRESS_TYPE_LONG;
 80010d2:	2302      	movs	r3, #2
 80010d4:	e000      	b.n	80010d8 <wait_on_button+0xac>
    } else {
        return PRESS_TYPE_SHORT;
 80010d6:	2301      	movs	r3, #1
    }
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	48000800 	.word	0x48000800

080010e4 <config_init>:

/*
	Initializes config with default thresholds and tolerances
	@return Pointer to initialized config_t struct
*/
config_t* config_init() {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	memcpy(config.resistance_thresholds, res_thresholds, sizeof(res_thresholds));
 80010e8:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <config_init+0x2c>)
 80010ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001114 <config_init+0x30>)
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	2348      	movs	r3, #72	@ 0x48
 80010f2:	461a      	mov	r2, r3
 80010f4:	f006 febd 	bl	8007e72 <memcpy>
	memcpy(config.voltage_tolerances, voltage_tolerances, sizeof(voltage_tolerances));
 80010f8:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <config_init+0x2c>)
 80010fa:	4a07      	ldr	r2, [pc, #28]	@ (8001118 <config_init+0x34>)
 80010fc:	3348      	adds	r3, #72	@ 0x48
 80010fe:	4611      	mov	r1, r2
 8001100:	2254      	movs	r2, #84	@ 0x54
 8001102:	4618      	mov	r0, r3
 8001104:	f006 feb5 	bl	8007e72 <memcpy>
	return &config;
 8001108:	4b01      	ldr	r3, [pc, #4]	@ (8001110 <config_init+0x2c>)
}
 800110a:	4618      	mov	r0, r3
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000378 	.word	0x20000378
 8001114:	20000080 	.word	0x20000080
 8001118:	200000c8 	.word	0x200000c8

0800111c <esc_is_connected>:
// Public

/*
    Check if ESC is connected
*/
bool esc_is_connected() {
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
	//return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
	return true; //TODO
 8001120:	2301      	movs	r3, #1
}
 8001122:	4618      	mov	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <esc_set_pwr>:
/*
    Set ESC power mode
    @param mode: ESC power mode. CONNECTED or FLOATING

*/
void esc_set_pwr(esc_power_mode_t mode) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	461a      	mov	r2, r3
 800113a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800113e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001142:	f003 f9c7 	bl	80044d4 <HAL_GPIO_WritePin>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <esc_set_all_nets_mode>:

/*
    Set mode for all ESC nets
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
void esc_set_all_nets_mode(esc_net_mode_t mode) {
 800114e:	b580      	push	{r7, lr}
 8001150:	b084      	sub	sp, #16
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	71fb      	strb	r3, [r7, #7]
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 8001158:	2300      	movs	r3, #0
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	e008      	b.n	8001170 <esc_set_all_nets_mode+0x22>
		esc_set_net_mode(net, mode);
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	4611      	mov	r1, r2
 8001164:	4618      	mov	r0, r3
 8001166:	f000 f81d 	bl	80011a4 <esc_set_net_mode>
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	3301      	adds	r3, #1
 800116e:	73fb      	strb	r3, [r7, #15]
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2b0a      	cmp	r3, #10
 8001174:	d9f3      	bls.n	800115e <esc_set_all_nets_mode+0x10>
	}
}
 8001176:	bf00      	nop
 8001178:	bf00      	nop
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <invert>:
/*
    Invert GPIO pin state
    @param state: Current GPIO pin state
    @return Inverted GPIO pin state
*/
static GPIO_PinState invert(GPIO_PinState state) {
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
    if (state == GPIO_PIN_RESET) {
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d101      	bne.n	8001194 <invert+0x14>
        return GPIO_PIN_SET;
 8001190:	2301      	movs	r3, #1
 8001192:	e000      	b.n	8001196 <invert+0x16>
    } else {
        return GPIO_PIN_RESET;
 8001194:	2300      	movs	r3, #0
    }
}
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <esc_set_net_mode>:
/*
    Set mode for a specific ESC net
    @param net: ESC net to set mode for
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
static void esc_set_net_mode(esc_net_t net, esc_net_mode_t mode) {
 80011a4:	b5b0      	push	{r4, r5, r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	460a      	mov	r2, r1
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	4613      	mov	r3, r2
 80011b2:	71bb      	strb	r3, [r7, #6]
    if (mode == ORIGINAL) {
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d10e      	bne.n	80011d8 <esc_set_net_mode+0x34>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], esc_nets_original_modes[net]);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4a14      	ldr	r2, [pc, #80]	@ (8001210 <esc_set_net_mode+0x6c>)
 80011be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	4a13      	ldr	r2, [pc, #76]	@ (8001214 <esc_set_net_mode+0x70>)
 80011c6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4a12      	ldr	r2, [pc, #72]	@ (8001218 <esc_set_net_mode+0x74>)
 80011ce:	5cd3      	ldrb	r3, [r2, r3]
 80011d0:	461a      	mov	r2, r3
 80011d2:	f003 f97f 	bl	80044d4 <HAL_GPIO_WritePin>
	} else if (mode == MEASUREMENT) {
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
	}
}
 80011d6:	e016      	b.n	8001206 <esc_set_net_mode+0x62>
	} else if (mode == MEASUREMENT) {
 80011d8:	79bb      	ldrb	r3, [r7, #6]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d113      	bne.n	8001206 <esc_set_net_mode+0x62>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001210 <esc_set_net_mode+0x6c>)
 80011e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <esc_set_net_mode+0x70>)
 80011ea:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4a09      	ldr	r2, [pc, #36]	@ (8001218 <esc_set_net_mode+0x74>)
 80011f2:	5cd3      	ldrb	r3, [r2, r3]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ffc3 	bl	8001180 <invert>
 80011fa:	4603      	mov	r3, r0
 80011fc:	461a      	mov	r2, r3
 80011fe:	4629      	mov	r1, r5
 8001200:	4620      	mov	r0, r4
 8001202:	f003 f967 	bl	80044d4 <HAL_GPIO_WritePin>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bdb0      	pop	{r4, r5, r7, pc}
 800120e:	bf00      	nop
 8001210:	20000134 	.word	0x20000134
 8001214:	2000011c 	.word	0x2000011c
 8001218:	20000160 	.word	0x20000160

0800121c <lcd_init>:
/*
	Initialize LCD
	@param i2c: Pointer to I2C handle
*/

void lcd_init(I2C_HandleTypeDef* i2c) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	h_i2c = i2c;
 8001224:	4a09      	ldr	r2, [pc, #36]	@ (800124c <lcd_init+0x30>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6013      	str	r3, [r2, #0]

    // Wait for display to power ON
    HAL_Delay(STARTUP_DELAY);
 800122a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800122e:	f001 f87d 	bl	800232c <HAL_Delay>

    lcd_clear_screen();
 8001232:	f000 f877 	bl	8001324 <lcd_clear_screen>
    lcd_set_contrast(CONTRAST_DEFAULT);
 8001236:	2028      	movs	r0, #40	@ 0x28
 8001238:	f000 f8cb 	bl	80013d2 <lcd_set_contrast>
    lcd_set_brightness(BRIGHTNESS_DEFAULT);
 800123c:	2007      	movs	r0, #7
 800123e:	f000 f8da 	bl	80013f6 <lcd_set_brightness>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000414 	.word	0x20000414

08001250 <lcd_printf>:
	@param line: LCD line to write to (LCD_LINE_1 or LCD_LINE_2)
	@param msg: Format string (like printf)
	@note If string exceeds display width, it will scroll
*/

void lcd_printf(LCD_Line_t line, const char* msg, ...) {
 8001250:	b40e      	push	{r1, r2, r3}
 8001252:	b580      	push	{r7, lr}
 8001254:	b0a1      	sub	sp, #132	@ 0x84
 8001256:	af02      	add	r7, sp, #8
 8001258:	4603      	mov	r3, r0
 800125a:	71fb      	strb	r3, [r7, #7]
    char formatted_string[PRINTF_MAX_BUFFER];
    char frame_buffer[NUM_CHARS + 1];
    
    
	va_list args;
	va_start(args, msg);
 800125c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001260:	60bb      	str	r3, [r7, #8]
	vsnprintf(formatted_string, sizeof(formatted_string), msg, args);
 8001262:	f107 0020 	add.w	r0, r7, #32
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800126c:	2150      	movs	r1, #80	@ 0x50
 800126e:	f006 fd5f 	bl	8007d30 <vsniprintf>
	va_end(args);

    size_t len = strlen(formatted_string);
 8001272:	f107 0320 	add.w	r3, r7, #32
 8001276:	4618      	mov	r0, r3
 8001278:	f7fe fffa 	bl	8000270 <strlen>
 800127c:	6738      	str	r0, [r7, #112]	@ 0x70
    
    lcd_set_cursor(line);
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	4618      	mov	r0, r3
 8001282:	f000 f894 	bl	80013ae <lcd_set_cursor>

	if (len <= NUM_CHARS) {
 8001286:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001288:	2b10      	cmp	r3, #16
 800128a:	d811      	bhi.n	80012b0 <lcd_printf+0x60>
		snprintf(frame_buffer, sizeof(frame_buffer), "%-*.*s", NUM_CHARS, NUM_CHARS, formatted_string);
 800128c:	f107 000c 	add.w	r0, r7, #12
 8001290:	f107 0320 	add.w	r3, r7, #32
 8001294:	9301      	str	r3, [sp, #4]
 8001296:	2310      	movs	r3, #16
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	2310      	movs	r3, #16
 800129c:	4a20      	ldr	r2, [pc, #128]	@ (8001320 <lcd_printf+0xd0>)
 800129e:	2111      	movs	r1, #17
 80012a0:	f006 fc9e 	bl	8007be0 <sniprintf>
        
		lcd_write_string(frame_buffer);
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	4618      	mov	r0, r3
 80012aa:	f000 f863 	bl	8001374 <lcd_write_string>
			}
		}

		HAL_Delay(SCROLL_PAUSE_MS);
	}
}
 80012ae:	e02f      	b.n	8001310 <lcd_printf+0xc0>
		for (size_t i = 0; i <= (len - NUM_CHARS); i++) {
 80012b0:	2300      	movs	r3, #0
 80012b2:	677b      	str	r3, [r7, #116]	@ 0x74
 80012b4:	e023      	b.n	80012fe <lcd_printf+0xae>
			strncpy(frame_buffer, &formatted_string[i], NUM_CHARS);
 80012b6:	f107 0220 	add.w	r2, r7, #32
 80012ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012bc:	18d1      	adds	r1, r2, r3
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	2210      	movs	r2, #16
 80012c4:	4618      	mov	r0, r3
 80012c6:	f006 fd49 	bl	8007d5c <strncpy>
			frame_buffer[NUM_CHARS] = '\0'; 
 80012ca:	2300      	movs	r3, #0
 80012cc:	773b      	strb	r3, [r7, #28]
			lcd_set_cursor(line);
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 f86c 	bl	80013ae <lcd_set_cursor>
			lcd_write_string(frame_buffer);
 80012d6:	f107 030c 	add.w	r3, r7, #12
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f84a 	bl	8001374 <lcd_write_string>
			if (i == 0) {
 80012e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d104      	bne.n	80012f0 <lcd_printf+0xa0>
				HAL_Delay(SCROLL_PAUSE_MS); 
 80012e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ea:	f001 f81f 	bl	800232c <HAL_Delay>
 80012ee:	e003      	b.n	80012f8 <lcd_printf+0xa8>
				HAL_Delay(SCROLL_DELAY_MS);
 80012f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012f4:	f001 f81a 	bl	800232c <HAL_Delay>
		for (size_t i = 0; i <= (len - NUM_CHARS); i++) {
 80012f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012fa:	3301      	adds	r3, #1
 80012fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80012fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001300:	3b10      	subs	r3, #16
 8001302:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001304:	429a      	cmp	r2, r3
 8001306:	d9d6      	bls.n	80012b6 <lcd_printf+0x66>
		HAL_Delay(SCROLL_PAUSE_MS);
 8001308:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800130c:	f001 f80e 	bl	800232c <HAL_Delay>
}
 8001310:	bf00      	nop
 8001312:	377c      	adds	r7, #124	@ 0x7c
 8001314:	46bd      	mov	sp, r7
 8001316:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800131a:	b003      	add	sp, #12
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	0800a050 	.word	0x0800a050

08001324 <lcd_clear_screen>:


/*
	Clear LCD screen
*/
void lcd_clear_screen() {
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
	lcd_prefix();
 8001328:	f000 f83a 	bl	80013a0 <lcd_prefix>
	lcd_write_byte(CLEAR_SCREEN_CMD);
 800132c:	2051      	movs	r0, #81	@ 0x51
 800132e:	f000 f805 	bl	800133c <lcd_write_byte>
	HAL_Delay(2);
 8001332:	2002      	movs	r0, #2
 8001334:	f000 fffa 	bl	800232c <HAL_Delay>
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}

0800133c <lcd_write_byte>:

/*
	Write a byte to the LCD
	@param data: Byte to write
*/
static void lcd_write_byte(uint8_t data) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af02      	add	r7, sp, #8
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
    uint8_t pData[1];
    pData[0] = data;
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	733b      	strb	r3, [r7, #12]

    uint16_t dev_addr = I2C_ADDR << 1;
 800134a:	2350      	movs	r3, #80	@ 0x50
 800134c:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(h_i2c, dev_addr, pData, 1, I2C_TIMEOUT);
 800134e:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <lcd_write_byte+0x34>)
 8001350:	6818      	ldr	r0, [r3, #0]
 8001352:	f107 020c 	add.w	r2, r7, #12
 8001356:	89f9      	ldrh	r1, [r7, #14]
 8001358:	230a      	movs	r3, #10
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2301      	movs	r3, #1
 800135e:	f003 f9a9 	bl	80046b4 <HAL_I2C_Master_Transmit>

    HAL_Delay(2);
 8001362:	2002      	movs	r0, #2
 8001364:	f000 ffe2 	bl	800232c <HAL_Delay>
}
 8001368:	bf00      	nop
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000414 	.word	0x20000414

08001374 <lcd_write_string>:

/*
	Write a string to the LCD
	@param str: String to write
*/
static void lcd_write_string(char* str) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 800137c:	e007      	b.n	800138e <lcd_write_string+0x1a>
    	lcd_write_byte((uint8_t)*str);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff ffda 	bl	800133c <lcd_write_byte>
        str++;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3301      	adds	r3, #1
 800138c:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f3      	bne.n	800137e <lcd_write_string+0xa>
    }
}
 8001396:	bf00      	nop
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <lcd_prefix>:

/*
	Write the prefix byte to the LCD
*/
static void lcd_prefix() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
    lcd_write_byte(PREFIX);
 80013a4:	20fe      	movs	r0, #254	@ 0xfe
 80013a6:	f7ff ffc9 	bl	800133c <lcd_write_byte>
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}

080013ae <lcd_set_cursor>:

/*
	Set cursor position on LCD
	@param position: Position to set cursor to (0-15 for line 1, 64-79 for line 2)
*/
static void lcd_set_cursor(uint8_t position) {
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 80013b8:	f7ff fff2 	bl	80013a0 <lcd_prefix>
	lcd_write_byte(SET_CURSOR_CMD);
 80013bc:	2045      	movs	r0, #69	@ 0x45
 80013be:	f7ff ffbd 	bl	800133c <lcd_write_byte>
	lcd_write_byte(position);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ffb9 	bl	800133c <lcd_write_byte>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <lcd_set_contrast>:

/*
	Set contrast on LCD
	@param contrast: Contrast level (1-50)
*/
static void lcd_set_contrast(uint8_t contrast) {
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 80013dc:	f7ff ffe0 	bl	80013a0 <lcd_prefix>
	lcd_write_byte(CONTRAST_CMD);
 80013e0:	2052      	movs	r0, #82	@ 0x52
 80013e2:	f7ff ffab 	bl	800133c <lcd_write_byte>
	lcd_write_byte(contrast);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ffa7 	bl	800133c <lcd_write_byte>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <lcd_set_brightness>:

/*
	Set brightness on LCD
	@param brightness: Brightness level (1-8)
*/
static void lcd_set_brightness(uint8_t brightness) {
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	4603      	mov	r3, r0
 80013fe:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001400:	f7ff ffce 	bl	80013a0 <lcd_prefix>
	lcd_write_byte(BRIGHTNESS_CMD);
 8001404:	2053      	movs	r0, #83	@ 0x53
 8001406:	f7ff ff99 	bl	800133c <lcd_write_byte>
	lcd_write_byte(brightness);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ff95 	bl	800133c <lcd_write_byte>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001420:	f000 ff0f 	bl	8002242 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001424:	f000 f81c 	bl	8001460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001428:	f000 f9a4 	bl	8001774 <MX_GPIO_Init>
  MX_DMA_Init();
 800142c:	f000 f97c 	bl	8001728 <MX_DMA_Init>
  MX_ADC1_Init();
 8001430:	f000 f86a 	bl	8001508 <MX_ADC1_Init>
  MX_CAN1_Init();
 8001434:	f000 f8cc 	bl	80015d0 <MX_CAN1_Init>
  MX_SPI1_Init();
 8001438:	f000 f93e 	bl	80016b8 <MX_SPI1_Init>
  MX_I2C1_Init();
 800143c:	f000 f8fc 	bl	8001638 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hadc1, &hcan1, &hspi1, &hi2c1);
 8001440:	4b03      	ldr	r3, [pc, #12]	@ (8001450 <main+0x34>)
 8001442:	4a04      	ldr	r2, [pc, #16]	@ (8001454 <main+0x38>)
 8001444:	4904      	ldr	r1, [pc, #16]	@ (8001458 <main+0x3c>)
 8001446:	4805      	ldr	r0, [pc, #20]	@ (800145c <main+0x40>)
 8001448:	f7ff fcba 	bl	8000dc0 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <main+0x30>
 8001450:	200004a4 	.word	0x200004a4
 8001454:	200004f8 	.word	0x200004f8
 8001458:	2000047c 	.word	0x2000047c
 800145c:	20000418 	.word	0x20000418

08001460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b096      	sub	sp, #88	@ 0x58
 8001464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	2244      	movs	r2, #68	@ 0x44
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f006 fc6c 	bl	8007d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001474:	463b      	mov	r3, r7
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
 8001480:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001482:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001486:	f003 fced 	bl	8004e64 <HAL_PWREx_ControlVoltageScaling>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001490:	f000 fa5a 	bl	8001948 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001494:	2310      	movs	r3, #16
 8001496:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001498:	2301      	movs	r3, #1
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014a0:	2360      	movs	r3, #96	@ 0x60
 80014a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a4:	2302      	movs	r3, #2
 80014a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014a8:	2301      	movs	r3, #1
 80014aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ac:	2301      	movs	r3, #1
 80014ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80014b0:	2328      	movs	r3, #40	@ 0x28
 80014b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014b4:	2307      	movs	r3, #7
 80014b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014b8:	2302      	movs	r3, #2
 80014ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014bc:	2302      	movs	r3, #2
 80014be:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 fd23 	bl	8004f10 <HAL_RCC_OscConfig>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80014d0:	f000 fa3a 	bl	8001948 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d4:	230f      	movs	r3, #15
 80014d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d8:	2303      	movs	r3, #3
 80014da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014e0:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80014e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80014e6:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80014ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014ec:	463b      	mov	r3, r7
 80014ee:	2104      	movs	r1, #4
 80014f0:	4618      	mov	r0, r3
 80014f2:	f004 f921 	bl	8005738 <HAL_RCC_ClockConfig>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80014fc:	f000 fa24 	bl	8001948 <Error_Handler>
  }
}
 8001500:	bf00      	nop
 8001502:	3758      	adds	r7, #88	@ 0x58
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800150e:	463b      	mov	r3, r7
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]
 800151c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800151e:	4b29      	ldr	r3, [pc, #164]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001520:	4a29      	ldr	r2, [pc, #164]	@ (80015c8 <MX_ADC1_Init+0xc0>)
 8001522:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001524:	4b27      	ldr	r3, [pc, #156]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001526:	2200      	movs	r2, #0
 8001528:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800152a:	4b26      	ldr	r3, [pc, #152]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001530:	4b24      	ldr	r3, [pc, #144]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001536:	4b23      	ldr	r3, [pc, #140]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800153c:	4b21      	ldr	r3, [pc, #132]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 800153e:	2204      	movs	r2, #4
 8001540:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001542:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001544:	2200      	movs	r2, #0
 8001546:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001548:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 800154a:	2200      	movs	r2, #0
 800154c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800154e:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001550:	2201      	movs	r2, #1
 8001552:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001554:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800155c:	4b19      	ldr	r3, [pc, #100]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 800155e:	2200      	movs	r2, #0
 8001560:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001562:	4b18      	ldr	r3, [pc, #96]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001564:	2200      	movs	r2, #0
 8001566:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001568:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 800156a:	2200      	movs	r2, #0
 800156c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001570:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001572:	2200      	movs	r2, #0
 8001574:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001576:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800157e:	4811      	ldr	r0, [pc, #68]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 8001580:	f001 f90e 	bl	80027a0 <HAL_ADC_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800158a:	f000 f9dd 	bl	8001948 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800158e:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <MX_ADC1_Init+0xc4>)
 8001590:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001592:	2306      	movs	r3, #6
 8001594:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001596:	2307      	movs	r3, #7
 8001598:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800159a:	237f      	movs	r3, #127	@ 0x7f
 800159c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800159e:	2304      	movs	r3, #4
 80015a0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a6:	463b      	mov	r3, r7
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <MX_ADC1_Init+0xbc>)
 80015ac:	f001 fb6c 	bl	8002c88 <HAL_ADC_ConfigChannel>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80015b6:	f000 f9c7 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000418 	.word	0x20000418
 80015c8:	50040000 	.word	0x50040000
 80015cc:	04300002 	.word	0x04300002

080015d0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80015d4:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015d6:	4a17      	ldr	r2, [pc, #92]	@ (8001634 <MX_CAN1_Init+0x64>)
 80015d8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80015da:	4b15      	ldr	r3, [pc, #84]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015dc:	2210      	movs	r2, #16
 80015de:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80015e6:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80015ec:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80015f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80015f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <MX_CAN1_Init+0x60>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80015fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <MX_CAN1_Init+0x60>)
 8001600:	2200      	movs	r2, #0
 8001602:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001604:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <MX_CAN1_Init+0x60>)
 8001606:	2200      	movs	r2, #0
 8001608:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <MX_CAN1_Init+0x60>)
 800160c:	2200      	movs	r2, #0
 800160e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001610:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <MX_CAN1_Init+0x60>)
 8001612:	2200      	movs	r2, #0
 8001614:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001616:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <MX_CAN1_Init+0x60>)
 8001618:	2200      	movs	r2, #0
 800161a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800161c:	4804      	ldr	r0, [pc, #16]	@ (8001630 <MX_CAN1_Init+0x60>)
 800161e:	f002 f943 	bl	80038a8 <HAL_CAN_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001628:	f000 f98e 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	2000047c 	.word	0x2000047c
 8001634:	40006400 	.word	0x40006400

08001638 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800163c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <MX_I2C1_Init+0x74>)
 800163e:	4a1c      	ldr	r2, [pc, #112]	@ (80016b0 <MX_I2C1_Init+0x78>)
 8001640:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060E9FF;
 8001642:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001644:	4a1b      	ldr	r2, [pc, #108]	@ (80016b4 <MX_I2C1_Init+0x7c>)
 8001646:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <MX_I2C1_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800164e:	4b17      	ldr	r3, [pc, #92]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001650:	2201      	movs	r2, #1
 8001652:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001654:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001656:	2200      	movs	r2, #0
 8001658:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800165a:	4b14      	ldr	r3, [pc, #80]	@ (80016ac <MX_I2C1_Init+0x74>)
 800165c:	2200      	movs	r2, #0
 800165e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001666:	4b11      	ldr	r3, [pc, #68]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800166c:	4b0f      	ldr	r3, [pc, #60]	@ (80016ac <MX_I2C1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001672:	480e      	ldr	r0, [pc, #56]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001674:	f002 ff83 	bl	800457e <HAL_I2C_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800167e:	f000 f963 	bl	8001948 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001682:	2100      	movs	r1, #0
 8001684:	4809      	ldr	r0, [pc, #36]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001686:	f003 fb47 	bl	8004d18 <HAL_I2CEx_ConfigAnalogFilter>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001690:	f000 f95a 	bl	8001948 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001694:	2100      	movs	r1, #0
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_I2C1_Init+0x74>)
 8001698:	f003 fb89 	bl	8004dae <HAL_I2CEx_ConfigDigitalFilter>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016a2:	f000 f951 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200004a4 	.word	0x200004a4
 80016b0:	40005400 	.word	0x40005400
 80016b4:	0060e9ff 	.word	0x0060e9ff

080016b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016bc:	4b18      	ldr	r3, [pc, #96]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016be:	4a19      	ldr	r2, [pc, #100]	@ (8001724 <MX_SPI1_Init+0x6c>)
 80016c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80016c2:	4b17      	ldr	r3, [pc, #92]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016c8:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016ce:	4b14      	ldr	r3, [pc, #80]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016d0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016d6:	4b12      	ldr	r3, [pc, #72]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016d8:	2200      	movs	r2, #0
 80016da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016dc:	4b10      	ldr	r3, [pc, #64]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016de:	2200      	movs	r2, #0
 80016e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80016e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80016fa:	4b09      	ldr	r3, [pc, #36]	@ (8001720 <MX_SPI1_Init+0x68>)
 80016fc:	2207      	movs	r2, #7
 80016fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001700:	4b07      	ldr	r3, [pc, #28]	@ (8001720 <MX_SPI1_Init+0x68>)
 8001702:	2200      	movs	r2, #0
 8001704:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001706:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <MX_SPI1_Init+0x68>)
 8001708:	2200      	movs	r2, #0
 800170a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	@ (8001720 <MX_SPI1_Init+0x68>)
 800170e:	f004 fd3b 	bl	8006188 <HAL_SPI_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001718:	f000 f916 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200004f8 	.word	0x200004f8
 8001724:	40013000 	.word	0x40013000

08001728 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <MX_DMA_Init+0x48>)
 8001730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001732:	4a0f      	ldr	r2, [pc, #60]	@ (8001770 <MX_DMA_Init+0x48>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6493      	str	r3, [r2, #72]	@ 0x48
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <MX_DMA_Init+0x48>)
 800173c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001746:	2200      	movs	r2, #0
 8001748:	2100      	movs	r1, #0
 800174a:	200c      	movs	r0, #12
 800174c:	f002 fa83 	bl	8003c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001750:	200c      	movs	r0, #12
 8001752:	f002 fa9c 	bl	8003c8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001756:	2200      	movs	r2, #0
 8001758:	2100      	movs	r1, #0
 800175a:	200d      	movs	r0, #13
 800175c:	f002 fa7b 	bl	8003c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001760:	200d      	movs	r0, #13
 8001762:	f002 fa94 	bl	8003c8e <HAL_NVIC_EnableIRQ>

}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000

08001774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800178a:	4b6a      	ldr	r3, [pc, #424]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	4a69      	ldr	r2, [pc, #420]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 8001790:	f043 0304 	orr.w	r3, r3, #4
 8001794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001796:	4b67      	ldr	r3, [pc, #412]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	f003 0304 	and.w	r3, r3, #4
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017a2:	4b64      	ldr	r3, [pc, #400]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	4a63      	ldr	r2, [pc, #396]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ae:	4b61      	ldr	r3, [pc, #388]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	4b5e      	ldr	r3, [pc, #376]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	4a5d      	ldr	r2, [pc, #372]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b58      	ldr	r3, [pc, #352]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d6:	4a57      	ldr	r2, [pc, #348]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017de:	4b55      	ldr	r3, [pc, #340]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ea:	4b52      	ldr	r3, [pc, #328]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	4a51      	ldr	r2, [pc, #324]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017f0:	f043 0308 	orr.w	r3, r3, #8
 80017f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f6:	4b4f      	ldr	r3, [pc, #316]	@ (8001934 <MX_GPIO_Init+0x1c0>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001802:	2200      	movs	r2, #0
 8001804:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8001808:	484b      	ldr	r0, [pc, #300]	@ (8001938 <MX_GPIO_Init+0x1c4>)
 800180a:	f002 fe63 	bl	80044d4 <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 800180e:	2200      	movs	r2, #0
 8001810:	2103      	movs	r1, #3
 8001812:	484a      	ldr	r0, [pc, #296]	@ (800193c <MX_GPIO_Init+0x1c8>)
 8001814:	f002 fe5e 	bl	80044d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001818:	2200      	movs	r2, #0
 800181a:	f24f 4184 	movw	r1, #62596	@ 0xf484
 800181e:	4848      	ldr	r0, [pc, #288]	@ (8001940 <MX_GPIO_Init+0x1cc>)
 8001820:	f002 fe58 	bl	80044d4 <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8001824:	2200      	movs	r2, #0
 8001826:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800182a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182e:	f002 fe51 	bl	80044d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001832:	2200      	movs	r2, #0
 8001834:	2104      	movs	r1, #4
 8001836:	4843      	ldr	r0, [pc, #268]	@ (8001944 <MX_GPIO_Init+0x1d0>)
 8001838:	f002 fe4c 	bl	80044d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 800183c:	f44f 4376 	mov.w	r3, #62976	@ 0xf600
 8001840:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin|SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001842:	2301      	movs	r3, #1
 8001844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184a:	2300      	movs	r3, #0
 800184c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	4838      	ldr	r0, [pc, #224]	@ (8001938 <MX_GPIO_Init+0x1c4>)
 8001856:	f002 fcab 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 800185a:	2303      	movs	r3, #3
 800185c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	2301      	movs	r3, #1
 8001860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4832      	ldr	r0, [pc, #200]	@ (800193c <MX_GPIO_Init+0x1c8>)
 8001872:	f002 fc9d 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001876:	f24f 4384 	movw	r3, #62596	@ 0xf484
 800187a:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187c:	2301      	movs	r3, #1
 800187e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	482c      	ldr	r0, [pc, #176]	@ (8001940 <MX_GPIO_Init+0x1cc>)
 8001890:	f002 fc8e 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8001894:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b0:	f002 fc7e 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 80018b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	481b      	ldr	r0, [pc, #108]	@ (8001938 <MX_GPIO_Init+0x1c4>)
 80018ca:	f002 fc71 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 80018ce:	2304      	movs	r3, #4
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4817      	ldr	r0, [pc, #92]	@ (8001944 <MX_GPIO_Init+0x1d0>)
 80018e6:	f002 fc63 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 80018ea:	2310      	movs	r3, #16
 80018ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	4810      	ldr	r0, [pc, #64]	@ (8001940 <MX_GPIO_Init+0x1cc>)
 80018fe:	f002 fc57 	bl	80041b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 8001902:	2360      	movs	r3, #96	@ 0x60
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001906:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	480a      	ldr	r0, [pc, #40]	@ (8001940 <MX_GPIO_Init+0x1cc>)
 8001918:	f002 fc4a 	bl	80041b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2100      	movs	r1, #0
 8001920:	2017      	movs	r0, #23
 8001922:	f002 f998 	bl	8003c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001926:	2017      	movs	r0, #23
 8001928:	f002 f9b1 	bl	8003c8e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800192c:	bf00      	nop
 800192e:	3728      	adds	r7, #40	@ 0x28
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40021000 	.word	0x40021000
 8001938:	48000800 	.word	0x48000800
 800193c:	48001c00 	.word	0x48001c00
 8001940:	48000400 	.word	0x48000400
 8001944:	48000c00 	.word	0x48000c00

08001948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800194c:	b672      	cpsid	i
}
 800194e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <Error_Handler+0x8>

08001954 <link_init>:
    Initializes RPi SPI link
    @param spi: Pointer to initialized SPI_HandleTypeDef
    @param packet_recieved: Pointer to boolean flag set when packet is recieved
    @param config: Pointer to current config_t struct
*/
void link_init(SPI_HandleTypeDef *spi, bool* packet_recieved, config_t* config) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
	h_config = config;
 8001960:	4a10      	ldr	r2, [pc, #64]	@ (80019a4 <link_init+0x50>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6013      	str	r3, [r2, #0]
    h_spi = spi;
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <link_init+0x54>)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6013      	str	r3, [r2, #0]
    h_packet_recieved = packet_recieved;
 800196c:	4a0f      	ldr	r2, [pc, #60]	@ (80019ac <link_init+0x58>)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	6013      	str	r3, [r2, #0]

    memset(spi_tx_buf, 0, BUFFER_SIZE);
 8001972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001976:	2100      	movs	r1, #0
 8001978:	480d      	ldr	r0, [pc, #52]	@ (80019b0 <link_init+0x5c>)
 800197a:	f006 f9e7 	bl	8007d4c <memset>
    memset(spi_rx_buf, 0, BUFFER_SIZE);
 800197e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001982:	2100      	movs	r1, #0
 8001984:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <link_init+0x60>)
 8001986:	f006 f9e1 	bl	8007d4c <memset>
    memset(rx_copy_buffer, 0, BUFFER_SIZE);
 800198a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800198e:	2100      	movs	r1, #0
 8001990:	4809      	ldr	r0, [pc, #36]	@ (80019b8 <link_init+0x64>)
 8001992:	f006 f9db 	bl	8007d4c <memset>

    start_listening();
 8001996:	f000 f867 	bl	8001a68 <start_listening>
}
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200011f4 	.word	0x200011f4
 80019a8:	200011ec 	.word	0x200011ec
 80019ac:	200011f0 	.word	0x200011f0
 80019b0:	200005ec 	.word	0x200005ec
 80019b4:	200009ec 	.word	0x200009ec
 80019b8:	20000dec 	.word	0x20000dec

080019bc <rpi_press_power_button>:
}

/*
    Simulates pressing the RPi power button to turn it on or off
*/
void rpi_press_power_button(void) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019c6:	4807      	ldr	r0, [pc, #28]	@ (80019e4 <rpi_press_power_button+0x28>)
 80019c8:	f002 fd84 	bl	80044d4 <HAL_GPIO_WritePin>
    HAL_Delay(300);
 80019cc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80019d0:	f000 fcac 	bl	800232c <HAL_Delay>
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 80019d4:	2201      	movs	r2, #1
 80019d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019da:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <rpi_press_power_button+0x28>)
 80019dc:	f002 fd7a 	bl	80044d4 <HAL_GPIO_WritePin>
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	48000800 	.word	0x48000800

080019e8 <rpi_is_awake>:

/*
    Pings the RPi to check if it is awake
    @return bool: true if RPi responded, false otherwise
*/
bool rpi_is_awake(void) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
	const char* text = "ping";
 80019ee:	4b10      	ldr	r3, [pc, #64]	@ (8001a30 <rpi_is_awake+0x48>)
 80019f0:	607b      	str	r3, [r7, #4]
	send_packet_to_pi(PING, (const uint8_t*)text, strlen(text));
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7fe fc3c 	bl	8000270 <strlen>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	461a      	mov	r2, r3
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	2080      	movs	r0, #128	@ 0x80
 8001a02:	f000 f849 	bl	8001a98 <send_packet_to_pi>
	HAL_Delay(10);
 8001a06:	200a      	movs	r0, #10
 8001a08:	f000 fc90 	bl	800232c <HAL_Delay>
	if (*h_packet_recieved) {
 8001a0c:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <rpi_is_awake+0x4c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <rpi_is_awake+0x3c>
		*h_packet_recieved = false;
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <rpi_is_awake+0x4c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
		return true;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e000      	b.n	8001a26 <rpi_is_awake+0x3e>
	}
	return false;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	0800a058 	.word	0x0800a058
 8001a34:	200011f0 	.word	0x200011f0

08001a38 <spi_int_assert>:
// Private

/*
    Asserts the SPI interrupt line to notify RPi of incoming data
*/
void spi_int_assert(void) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2104      	movs	r1, #4
 8001a40:	4802      	ldr	r0, [pc, #8]	@ (8001a4c <spi_int_assert+0x14>)
 8001a42:	f002 fd47 	bl	80044d4 <HAL_GPIO_WritePin>
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	48000c00 	.word	0x48000c00

08001a50 <spi_int_deassert>:

/*
    Deasserts the SPI interrupt line
*/
void spi_int_deassert(void) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2104      	movs	r1, #4
 8001a58:	4802      	ldr	r0, [pc, #8]	@ (8001a64 <spi_int_deassert+0x14>)
 8001a5a:	f002 fd3b 	bl	80044d4 <HAL_GPIO_WritePin>
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	48000c00 	.word	0x48000c00

08001a68 <start_listening>:

/*
    Starts listening for incoming SPI data from RPi using DMA (Non-blocki)
*/
void start_listening(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	while (HAL_SPI_TransmitReceive_DMA(h_spi, spi_tx_buf, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {}
 8001a6c:	bf00      	nop
 8001a6e:	4b07      	ldr	r3, [pc, #28]	@ (8001a8c <start_listening+0x24>)
 8001a70:	6818      	ldr	r0, [r3, #0]
 8001a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a76:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <start_listening+0x28>)
 8001a78:	4906      	ldr	r1, [pc, #24]	@ (8001a94 <start_listening+0x2c>)
 8001a7a:	f004 fc29 	bl	80062d0 <HAL_SPI_TransmitReceive_DMA>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1f4      	bne.n	8001a6e <start_listening+0x6>
}
 8001a84:	bf00      	nop
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200011ec 	.word	0x200011ec
 8001a90:	200009ec 	.word	0x200009ec
 8001a94:	200005ec 	.word	0x200005ec

08001a98 <send_packet_to_pi>:
    Sends packet to RPi over SPI
    @param command: Command type to send
    @param payload: Pointer to payload data
    @param length: Length of payload data
*/
void send_packet_to_pi(tx_commands_t command, const uint8_t* payload, uint16_t length) {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	6039      	str	r1, [r7, #0]
 8001aa2:	71fb      	strb	r3, [r7, #7]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	80bb      	strh	r3, [r7, #4]
    if ((length + 3) > BUFFER_SIZE) {
 8001aa8:	88bb      	ldrh	r3, [r7, #4]
 8001aaa:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d902      	bls.n	8001ab8 <send_packet_to_pi+0x20>
       Error_Handler();
 8001ab2:	f7ff ff49 	bl	8001948 <Error_Handler>
       return;
 8001ab6:	e014      	b.n	8001ae2 <send_packet_to_pi+0x4a>
    }

    spi_tx_buf[0] = command;
 8001ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ae8 <send_packet_to_pi+0x50>)
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	7013      	strb	r3, [r2, #0]
    spi_tx_buf[1] = (length >> 8) & 0xFF;
 8001abe:	88bb      	ldrh	r3, [r7, #4]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <send_packet_to_pi+0x50>)
 8001ac8:	705a      	strb	r2, [r3, #1]
    spi_tx_buf[2] = length & 0xFF;
 8001aca:	88bb      	ldrh	r3, [r7, #4]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <send_packet_to_pi+0x50>)
 8001ad0:	709a      	strb	r2, [r3, #2]


    memcpy(&spi_tx_buf[3], payload, length);
 8001ad2:	88bb      	ldrh	r3, [r7, #4]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	6839      	ldr	r1, [r7, #0]
 8001ad8:	4804      	ldr	r0, [pc, #16]	@ (8001aec <send_packet_to_pi+0x54>)
 8001ada:	f006 f9ca 	bl	8007e72 <memcpy>

    spi_int_assert();
 8001ade:	f7ff ffab 	bl	8001a38 <spi_int_assert>
}
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	200005ec 	.word	0x200005ec
 8001aec:	200005ef 	.word	0x200005ef

08001af0 <HAL_SPI_TxRxCpltCallback>:

// STM32 HAL_SPI CALLBACKS
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *spi) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
	spi_int_deassert();
 8001af8:	f7ff ffaa 	bl	8001a50 <spi_int_deassert>
	*h_packet_recieved = true;
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <HAL_SPI_TxRxCpltCallback+0x30>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2201      	movs	r2, #1
 8001b02:	701a      	strb	r2, [r3, #0]
	memcpy(rx_copy_buffer, spi_rx_buf, BUFFER_SIZE);
 8001b04:	4a07      	ldr	r2, [pc, #28]	@ (8001b24 <HAL_SPI_TxRxCpltCallback+0x34>)
 8001b06:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001b08:	4610      	mov	r0, r2
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b10:	461a      	mov	r2, r3
 8001b12:	f006 f9ae 	bl	8007e72 <memcpy>

}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200011f0 	.word	0x200011f0
 8001b24:	20000dec 	.word	0x20000dec
 8001b28:	200009ec 	.word	0x200009ec

08001b2c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f004 fd51 	bl	80065dc <HAL_SPI_Abort>
	start_listening();
 8001b3a:	f7ff ff95 	bl	8001a68 <start_listening>
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <HAL_MspInit+0x44>)
 8001b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b52:	4a0e      	ldr	r2, [pc, #56]	@ (8001b8c <HAL_MspInit+0x44>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <HAL_MspInit+0x44>)
 8001b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <HAL_MspInit+0x44>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6a:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <HAL_MspInit+0x44>)
 8001b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b72:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <HAL_MspInit+0x44>)
 8001b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000

08001b90 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b0a4      	sub	sp, #144	@ 0x90
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	2260      	movs	r2, #96	@ 0x60
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f006 f8cb 	bl	8007d4c <memset>
  if(hadc->Instance==ADC1)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a40      	ldr	r2, [pc, #256]	@ (8001cbc <HAL_ADC_MspInit+0x12c>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d179      	bne.n	8001cb4 <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bc4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001bc6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001bca:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001bd4:	2310      	movs	r3, #16
 8001bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001bd8:	2307      	movs	r3, #7
 8001bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001be0:	2302      	movs	r3, #2
 8001be2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001be4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001be8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bea:	f107 031c 	add.w	r3, r7, #28
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f003 ff8e 	bl	8005b10 <HAL_RCCEx_PeriphCLKConfig>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001bfa:	f7ff fea5 	bl	8001948 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001bfe:	4b30      	ldr	r3, [pc, #192]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c04:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c12:	61bb      	str	r3, [r7, #24]
 8001c14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c16:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	4a29      	ldr	r2, [pc, #164]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c1c:	f043 0304 	orr.w	r3, r3, #4
 8001c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c22:	4b27      	ldr	r3, [pc, #156]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2e:	4b24      	ldr	r3, [pc, #144]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a23      	ldr	r2, [pc, #140]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b21      	ldr	r3, [pc, #132]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c46:	4b1e      	ldr	r3, [pc, #120]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c52:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc0 <HAL_ADC_MspInit+0x130>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c5e:	233f      	movs	r3, #63	@ 0x3f
 8001c60:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c62:	230b      	movs	r3, #11
 8001c64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c6e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001c72:	4619      	mov	r1, r3
 8001c74:	4813      	ldr	r0, [pc, #76]	@ (8001cc4 <HAL_ADC_MspInit+0x134>)
 8001c76:	f002 fa9b 	bl	80041b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c7a:	23ff      	movs	r3, #255	@ 0xff
 8001c7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c7e:	230b      	movs	r3, #11
 8001c80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c94:	f002 fa8c 	bl	80041b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c9c:	230b      	movs	r3, #11
 8001c9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001cac:	4619      	mov	r1, r3
 8001cae:	4806      	ldr	r0, [pc, #24]	@ (8001cc8 <HAL_ADC_MspInit+0x138>)
 8001cb0:	f002 fa7e 	bl	80041b0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001cb4:	bf00      	nop
 8001cb6:	3790      	adds	r7, #144	@ 0x90
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	50040000 	.word	0x50040000
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	48000800 	.word	0x48000800
 8001cc8:	48000400 	.word	0x48000400

08001ccc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a17      	ldr	r2, [pc, #92]	@ (8001d48 <HAL_CAN_MspInit+0x7c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d128      	bne.n	8001d40 <HAL_CAN_MspInit+0x74>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cee:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <HAL_CAN_MspInit+0x80>)
 8001cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf2:	4a16      	ldr	r2, [pc, #88]	@ (8001d4c <HAL_CAN_MspInit+0x80>)
 8001cf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cfa:	4b14      	ldr	r3, [pc, #80]	@ (8001d4c <HAL_CAN_MspInit+0x80>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_CAN_MspInit+0x80>)
 8001d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_CAN_MspInit+0x80>)
 8001d0c:	f043 0302 	orr.w	r3, r3, #2
 8001d10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_CAN_MspInit+0x80>)
 8001d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d30:	2309      	movs	r3, #9
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <HAL_CAN_MspInit+0x84>)
 8001d3c:	f002 fa38 	bl	80041b0 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001d40:	bf00      	nop
 8001d42:	3728      	adds	r7, #40	@ 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40006400 	.word	0x40006400
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	48000400 	.word	0x48000400

08001d54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b0a2      	sub	sp, #136	@ 0x88
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2260      	movs	r2, #96	@ 0x60
 8001d72:	2100      	movs	r1, #0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f005 ffe9 	bl	8007d4c <memset>
  if(hi2c->Instance==I2C1)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a20      	ldr	r2, [pc, #128]	@ (8001e00 <HAL_I2C_MspInit+0xac>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d139      	bne.n	8001df8 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d84:	2340      	movs	r3, #64	@ 0x40
 8001d86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	4618      	mov	r0, r3
 8001d92:	f003 febd 	bl	8005b10 <HAL_RCCEx_PeriphCLKConfig>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d9c:	f7ff fdd4 	bl	8001948 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da0:	4b18      	ldr	r3, [pc, #96]	@ (8001e04 <HAL_I2C_MspInit+0xb0>)
 8001da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da4:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <HAL_I2C_MspInit+0xb0>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dac:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <HAL_I2C_MspInit+0xb0>)
 8001dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001db8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001dbc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dbe:	2312      	movs	r3, #18
 8001dc0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dcc:	2304      	movs	r3, #4
 8001dce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ddc:	f002 f9e8 	bl	80041b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001de0:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <HAL_I2C_MspInit+0xb0>)
 8001de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de4:	4a07      	ldr	r2, [pc, #28]	@ (8001e04 <HAL_I2C_MspInit+0xb0>)
 8001de6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dea:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dec:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HAL_I2C_MspInit+0xb0>)
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001df8:	bf00      	nop
 8001dfa:	3788      	adds	r7, #136	@ 0x88
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40005400 	.word	0x40005400
 8001e04:	40021000 	.word	0x40021000

08001e08 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08a      	sub	sp, #40	@ 0x28
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e10:	f107 0314 	add.w	r3, r7, #20
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a53      	ldr	r2, [pc, #332]	@ (8001f74 <HAL_SPI_MspInit+0x16c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	f040 80a0 	bne.w	8001f6c <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e2c:	4b52      	ldr	r3, [pc, #328]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e30:	4a51      	ldr	r2, [pc, #324]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e36:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e38:	4b4f      	ldr	r3, [pc, #316]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e44:	4b4c      	ldr	r3, [pc, #304]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e48:	4a4b      	ldr	r2, [pc, #300]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e50:	4b49      	ldr	r3, [pc, #292]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5c:	4b46      	ldr	r3, [pc, #280]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e60:	4a45      	ldr	r2, [pc, #276]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e62:	f043 0302 	orr.w	r3, r3, #2
 8001e66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e68:	4b43      	ldr	r3, [pc, #268]	@ (8001f78 <HAL_SPI_MspInit+0x170>)
 8001e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6c:	f003 0302 	and.w	r3, r3, #2
 8001e70:	60bb      	str	r3, [r7, #8]
 8001e72:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001e74:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8001e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e82:	2303      	movs	r3, #3
 8001e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e86:	2305      	movs	r3, #5
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e94:	f002 f98c 	bl	80041b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e98:	2308      	movs	r3, #8
 8001e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ea8:	2305      	movs	r3, #5
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4832      	ldr	r0, [pc, #200]	@ (8001f7c <HAL_SPI_MspInit+0x174>)
 8001eb4:	f002 f97c 	bl	80041b0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001eb8:	4b31      	ldr	r3, [pc, #196]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001eba:	4a32      	ldr	r2, [pc, #200]	@ (8001f84 <HAL_SPI_MspInit+0x17c>)
 8001ebc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001ebe:	4b30      	ldr	r3, [pc, #192]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eca:	4b2d      	ldr	r3, [pc, #180]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ed2:	2280      	movs	r2, #128	@ 0x80
 8001ed4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001edc:	4b28      	ldr	r3, [pc, #160]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001ee2:	4b27      	ldr	r3, [pc, #156]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ee8:	4b25      	ldr	r3, [pc, #148]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001eee:	4824      	ldr	r0, [pc, #144]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001ef0:	f001 fee8 	bl	8003cc4 <HAL_DMA_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 8001efa:	f7ff fd25 	bl	8001948 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a1f      	ldr	r2, [pc, #124]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001f02:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f04:	4a1e      	ldr	r2, [pc, #120]	@ (8001f80 <HAL_SPI_MspInit+0x178>)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8001f8c <HAL_SPI_MspInit+0x184>)
 8001f0e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001f10:	4b1d      	ldr	r3, [pc, #116]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f16:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f18:	2210      	movs	r2, #16
 8001f1a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f22:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f24:	2280      	movs	r2, #128	@ 0x80
 8001f26:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f28:	4b17      	ldr	r3, [pc, #92]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f2e:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001f34:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f36:	2220      	movs	r2, #32
 8001f38:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f3a:	4b13      	ldr	r3, [pc, #76]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001f40:	4811      	ldr	r0, [pc, #68]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f42:	f001 febf 	bl	8003cc4 <HAL_DMA_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 8001f4c:	f7ff fcfc 	bl	8001948 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a0d      	ldr	r2, [pc, #52]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f54:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f56:	4a0c      	ldr	r2, [pc, #48]	@ (8001f88 <HAL_SPI_MspInit+0x180>)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2100      	movs	r1, #0
 8001f60:	2023      	movs	r0, #35	@ 0x23
 8001f62:	f001 fe78 	bl	8003c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001f66:	2023      	movs	r0, #35	@ 0x23
 8001f68:	f001 fe91 	bl	8003c8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f6c:	bf00      	nop
 8001f6e:	3728      	adds	r7, #40	@ 0x28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40013000 	.word	0x40013000
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	48000400 	.word	0x48000400
 8001f80:	2000055c 	.word	0x2000055c
 8001f84:	4002001c 	.word	0x4002001c
 8001f88:	200005a4 	.word	0x200005a4
 8001f8c:	40020030 	.word	0x40020030

08001f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <NMI_Handler+0x4>

08001f98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <HardFault_Handler+0x4>

08001fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <MemManage_Handler+0x4>

08001fa8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <BusFault_Handler+0x4>

08001fb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <UsageFault_Handler+0x4>

08001fb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe6:	f000 f981 	bl	80022ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001ff4:	4802      	ldr	r0, [pc, #8]	@ (8002000 <DMA1_Channel2_IRQHandler+0x10>)
 8001ff6:	f001 fffc 	bl	8003ff2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	2000055c 	.word	0x2000055c

08002004 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002008:	4802      	ldr	r0, [pc, #8]	@ (8002014 <DMA1_Channel3_IRQHandler+0x10>)
 800200a:	f001 fff2 	bl	8003ff2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200005a4 	.word	0x200005a4

08002018 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 800201c:	2020      	movs	r0, #32
 800201e:	f002 fa8b 	bl	8004538 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 8002022:	2040      	movs	r0, #64	@ 0x40
 8002024:	f002 fa88 	bl	8004538 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}

0800202c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002030:	4802      	ldr	r0, [pc, #8]	@ (800203c <SPI1_IRQHandler+0x10>)
 8002032:	f004 fbf3 	bl	800681c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200004f8 	.word	0x200004f8

08002040 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return 1;
 8002044:	2301      	movs	r3, #1
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_kill>:

int _kill(int pid, int sig)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800205a:	f005 fedd 	bl	8007e18 <__errno>
 800205e:	4603      	mov	r3, r0
 8002060:	2216      	movs	r2, #22
 8002062:	601a      	str	r2, [r3, #0]
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_exit>:

void _exit (int status)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002078:	f04f 31ff 	mov.w	r1, #4294967295
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ffe7 	bl	8002050 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002082:	bf00      	nop
 8002084:	e7fd      	b.n	8002082 <_exit+0x12>

08002086 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e00a      	b.n	80020ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002098:	f3af 8000 	nop.w
 800209c:	4601      	mov	r1, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	60ba      	str	r2, [r7, #8]
 80020a4:	b2ca      	uxtb	r2, r1
 80020a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	3301      	adds	r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	dbf0      	blt.n	8002098 <_read+0x12>
  }

  return len;
 80020b6:	687b      	ldr	r3, [r7, #4]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	e009      	b.n	80020e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1c5a      	adds	r2, r3, #1
 80020d6:	60ba      	str	r2, [r7, #8]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf1      	blt.n	80020d2 <_write+0x12>
  }
  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_close>:

int _close(int file)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002120:	605a      	str	r2, [r3, #4]
  return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_isatty>:

int _isatty(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002168:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <_sbrk+0x5c>)
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <_sbrk+0x60>)
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002174:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <_sbrk+0x64>)
 800217e:	4a12      	ldr	r2, [pc, #72]	@ (80021c8 <_sbrk+0x68>)
 8002180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <_sbrk+0x64>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	429a      	cmp	r2, r3
 800218e:	d207      	bcs.n	80021a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002190:	f005 fe42 	bl	8007e18 <__errno>
 8002194:	4603      	mov	r3, r0
 8002196:	220c      	movs	r2, #12
 8002198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	e009      	b.n	80021b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a0:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <_sbrk+0x64>)
 80021b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	2000c000 	.word	0x2000c000
 80021c0:	00000400 	.word	0x00000400
 80021c4:	200011f8 	.word	0x200011f8
 80021c8:	20001350 	.word	0x20001350

080021cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <SystemInit+0x20>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <SystemInit+0x20>)
 80021d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80021f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002228 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021f4:	f7ff ffea 	bl	80021cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f8:	480c      	ldr	r0, [pc, #48]	@ (800222c <LoopForever+0x6>)
  ldr r1, =_edata
 80021fa:	490d      	ldr	r1, [pc, #52]	@ (8002230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002234 <LoopForever+0xe>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002210:	4c0a      	ldr	r4, [pc, #40]	@ (800223c <LoopForever+0x16>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800221e:	f005 fe01 	bl	8007e24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002222:	f7ff f8fb 	bl	800141c <main>

08002226 <LoopForever>:

LoopForever:
    b LoopForever
 8002226:	e7fe      	b.n	8002226 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002228:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800222c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002230:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 8002234:	0800a434 	.word	0x0800a434
  ldr r2, =_sbss
 8002238:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 800223c:	2000134c 	.word	0x2000134c

08002240 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002240:	e7fe      	b.n	8002240 <ADC1_IRQHandler>

08002242 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f001 fcf7 	bl	8003c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002252:	200f      	movs	r0, #15
 8002254:	f000 f80e 	bl	8002274 <HAL_InitTick>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	71fb      	strb	r3, [r7, #7]
 8002262:	e001      	b.n	8002268 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002264:	f7ff fc70 	bl	8001b48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002268:	79fb      	ldrb	r3, [r7, #7]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002280:	4b17      	ldr	r3, [pc, #92]	@ (80022e0 <HAL_InitTick+0x6c>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d023      	beq.n	80022d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002288:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <HAL_InitTick+0x70>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <HAL_InitTick+0x6c>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002296:	fbb3 f3f1 	udiv	r3, r3, r1
 800229a:	fbb2 f3f3 	udiv	r3, r2, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	f001 fd03 	bl	8003caa <HAL_SYSTICK_Config>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10f      	bne.n	80022ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b0f      	cmp	r3, #15
 80022ae:	d809      	bhi.n	80022c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022b0:	2200      	movs	r2, #0
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295
 80022b8:	f001 fccd 	bl	8003c56 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022bc:	4a0a      	ldr	r2, [pc, #40]	@ (80022e8 <HAL_InitTick+0x74>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e007      	b.n	80022d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	73fb      	strb	r3, [r7, #15]
 80022c8:	e004      	b.n	80022d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	73fb      	strb	r3, [r7, #15]
 80022ce:	e001      	b.n	80022d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000174 	.word	0x20000174
 80022e4:	2000016c 	.word	0x2000016c
 80022e8:	20000170 	.word	0x20000170

080022ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <HAL_IncTick+0x20>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_IncTick+0x24>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4413      	add	r3, r2
 80022fc:	4a04      	ldr	r2, [pc, #16]	@ (8002310 <HAL_IncTick+0x24>)
 80022fe:	6013      	str	r3, [r2, #0]
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	20000174 	.word	0x20000174
 8002310:	200011fc 	.word	0x200011fc

08002314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return uwTick;
 8002318:	4b03      	ldr	r3, [pc, #12]	@ (8002328 <HAL_GetTick+0x14>)
 800231a:	681b      	ldr	r3, [r3, #0]
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	200011fc 	.word	0x200011fc

0800232c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002334:	f7ff ffee 	bl	8002314 <HAL_GetTick>
 8002338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d005      	beq.n	8002352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002346:	4b0a      	ldr	r3, [pc, #40]	@ (8002370 <HAL_Delay+0x44>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4413      	add	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002352:	bf00      	nop
 8002354:	f7ff ffde 	bl	8002314 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	429a      	cmp	r2, r3
 8002362:	d8f7      	bhi.n	8002354 <HAL_Delay+0x28>
  {
  }
}
 8002364:	bf00      	nop
 8002366:	bf00      	nop
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000174 	.word	0x20000174

08002374 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	431a      	orrs	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	609a      	str	r2, [r3, #8]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
 80023a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	609a      	str	r2, [r3, #8]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	3360      	adds	r3, #96	@ 0x60
 80023ee:	461a      	mov	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <LL_ADC_SetOffset+0x44>)
 80023fe:	4013      	ands	r3, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	4313      	orrs	r3, r2
 800240c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	03fff000 	.word	0x03fff000

08002424 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3360      	adds	r3, #96	@ 0x60
 8002432:	461a      	mov	r2, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002444:	4618      	mov	r0, r3
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	3360      	adds	r3, #96	@ 0x60
 8002460:	461a      	mov	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	431a      	orrs	r2, r3
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800247a:	bf00      	nop
 800247c:	371c      	adds	r7, #28
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b087      	sub	sp, #28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	3330      	adds	r3, #48	@ 0x30
 80024bc:	461a      	mov	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	0a1b      	lsrs	r3, r3, #8
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	f003 030c 	and.w	r3, r3, #12
 80024c8:	4413      	add	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	211f      	movs	r1, #31
 80024d8:	fa01 f303 	lsl.w	r3, r1, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	401a      	ands	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	0e9b      	lsrs	r3, r3, #26
 80024e4:	f003 011f 	and.w	r1, r3, #31
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	f003 031f 	and.w	r3, r3, #31
 80024ee:	fa01 f303 	lsl.w	r3, r1, r3
 80024f2:	431a      	orrs	r2, r3
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	3314      	adds	r3, #20
 8002514:	461a      	mov	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	0e5b      	lsrs	r3, r3, #25
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	4413      	add	r3, r2
 8002522:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	0d1b      	lsrs	r3, r3, #20
 800252c:	f003 031f 	and.w	r3, r3, #31
 8002530:	2107      	movs	r1, #7
 8002532:	fa01 f303 	lsl.w	r3, r1, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	401a      	ands	r2, r3
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	0d1b      	lsrs	r3, r3, #20
 800253e:	f003 031f 	and.w	r3, r3, #31
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	fa01 f303 	lsl.w	r3, r1, r3
 8002548:	431a      	orrs	r2, r3
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800254e:	bf00      	nop
 8002550:	371c      	adds	r7, #28
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002574:	43db      	mvns	r3, r3
 8002576:	401a      	ands	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0318 	and.w	r3, r3, #24
 800257e:	4908      	ldr	r1, [pc, #32]	@ (80025a0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002580:	40d9      	lsrs	r1, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	400b      	ands	r3, r1
 8002586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258a:	431a      	orrs	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	0007ffff 	.word	0x0007ffff

080025a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80025b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6093      	str	r3, [r2, #8]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025dc:	d101      	bne.n	80025e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002600:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002604:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002628:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800262c:	d101      	bne.n	8002632 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800262e:	2301      	movs	r3, #1
 8002630:	e000      	b.n	8002634 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002650:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002654:	f043 0201 	orr.w	r2, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002678:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800267c:	f043 0202 	orr.w	r2, r3, #2
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <LL_ADC_IsEnabled+0x18>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <LL_ADC_IsEnabled+0x1a>
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d101      	bne.n	80026ce <LL_ADC_IsDisableOngoing+0x18>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <LL_ADC_IsDisableOngoing+0x1a>
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026f0:	f043 0204 	orr.w	r2, r3, #4
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002714:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002718:	f043 0210 	orr.w	r2, r3, #16
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b04      	cmp	r3, #4
 800273e:	d101      	bne.n	8002744 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002740:	2301      	movs	r3, #1
 8002742:	e000      	b.n	8002746 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002762:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002766:	f043 0220 	orr.w	r2, r3, #32
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b08      	cmp	r3, #8
 800278c:	d101      	bne.n	8002792 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027a8:	2300      	movs	r3, #0
 80027aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e126      	b.n	8002a08 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d109      	bne.n	80027dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff f9e1 	bl	8001b90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fef1 	bl	80025c8 <LL_ADC_IsDeepPowerDownEnabled>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d004      	beq.n	80027f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fed7 	bl	80025a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ff0c 	bl	8002618 <LL_ADC_IsInternalRegulatorEnabled>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d115      	bne.n	8002832 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fef0 	bl	80025f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002810:	4b7f      	ldr	r3, [pc, #508]	@ (8002a10 <HAL_ADC_Init+0x270>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	099b      	lsrs	r3, r3, #6
 8002816:	4a7f      	ldr	r2, [pc, #508]	@ (8002a14 <HAL_ADC_Init+0x274>)
 8002818:	fba2 2303 	umull	r2, r3, r2, r3
 800281c:	099b      	lsrs	r3, r3, #6
 800281e:	3301      	adds	r3, #1
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002824:	e002      	b.n	800282c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3b01      	subs	r3, #1
 800282a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f9      	bne.n	8002826 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff feee 	bl	8002618 <LL_ADC_IsInternalRegulatorEnabled>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10d      	bne.n	800285e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002846:	f043 0210 	orr.w	r2, r3, #16
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff62 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002868:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	f040 80bf 	bne.w	80029f6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f040 80bb 	bne.w	80029f6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002884:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002888:	f043 0202 	orr.w	r2, r3, #2
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fefb 	bl	8002690 <LL_ADC_IsEnabled>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10b      	bne.n	80028b8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028a0:	485d      	ldr	r0, [pc, #372]	@ (8002a18 <HAL_ADC_Init+0x278>)
 80028a2:	f7ff fef5 	bl	8002690 <LL_ADC_IsEnabled>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d105      	bne.n	80028b8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4619      	mov	r1, r3
 80028b2:	485a      	ldr	r0, [pc, #360]	@ (8002a1c <HAL_ADC_Init+0x27c>)
 80028b4:	f7ff fd5e 	bl	8002374 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	7e5b      	ldrb	r3, [r3, #25]
 80028bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d106      	bne.n	80028f4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	3b01      	subs	r3, #1
 80028ec:	045b      	lsls	r3, r3, #17
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d009      	beq.n	8002910 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002900:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002908:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	4b42      	ldr	r3, [pc, #264]	@ (8002a20 <HAL_ADC_Init+0x280>)
 8002918:	4013      	ands	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	69b9      	ldr	r1, [r7, #24]
 8002920:	430b      	orrs	r3, r1
 8002922:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff26 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 800292e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d13d      	bne.n	80029b2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d13a      	bne.n	80029b2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002940:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002948:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002958:	f023 0302 	bic.w	r3, r3, #2
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	6812      	ldr	r2, [r2, #0]
 8002960:	69b9      	ldr	r1, [r7, #24]
 8002962:	430b      	orrs	r3, r1
 8002964:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800296c:	2b01      	cmp	r3, #1
 800296e:	d118      	bne.n	80029a2 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800297a:	f023 0304 	bic.w	r3, r3, #4
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002986:	4311      	orrs	r1, r2
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800298c:	4311      	orrs	r1, r2
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002992:	430a      	orrs	r2, r1
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	611a      	str	r2, [r3, #16]
 80029a0:	e007      	b.n	80029b2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	691a      	ldr	r2, [r3, #16]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0201 	bic.w	r2, r2, #1
 80029b0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d10c      	bne.n	80029d4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	f023 010f 	bic.w	r1, r3, #15
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	1e5a      	subs	r2, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80029d2:	e007      	b.n	80029e4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 020f 	bic.w	r2, r2, #15
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e8:	f023 0303 	bic.w	r3, r3, #3
 80029ec:	f043 0201 	orr.w	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
 80029f4:	e007      	b.n	8002a06 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fa:	f043 0210 	orr.w	r2, r3, #16
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a06:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3720      	adds	r7, #32
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	2000016c 	.word	0x2000016c
 8002a14:	053e2d63 	.word	0x053e2d63
 8002a18:	50040000 	.word	0x50040000
 8002a1c:	50040300 	.word	0x50040300
 8002a20:	fff0c007 	.word	0xfff0c007

08002a24 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fe7b 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d14f      	bne.n	8002adc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d101      	bne.n	8002a4a <HAL_ADC_Start+0x26>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e04b      	b.n	8002ae2 <HAL_ADC_Start+0xbe>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 fdb6 	bl	80035c4 <ADC_Enable>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d137      	bne.n	8002ad2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a66:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a6a:	f023 0301 	bic.w	r3, r3, #1
 8002a6e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a82:	d106      	bne.n	8002a92 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a88:	f023 0206 	bic.w	r2, r3, #6
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a90:	e002      	b.n	8002a98 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	221c      	movs	r2, #28
 8002a9e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002abe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff fe06 	bl	80026dc <LL_ADC_REG_StartConversion>
 8002ad0:	e006      	b.n	8002ae0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002ada:	e001      	b.n	8002ae0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002adc:	2302      	movs	r3, #2
 8002ade:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_ADC_Stop+0x16>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e023      	b.n	8002b48 <HAL_ADC_Stop+0x5e>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002b08:	2103      	movs	r1, #3
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 fc9e 	bl	800344c <ADC_ConversionStop>
 8002b10:	4603      	mov	r3, r0
 8002b12:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d111      	bne.n	8002b3e <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 fdd8 	bl	80036d0 <ADC_Disable>
 8002b20:	4603      	mov	r3, r0
 8002b22:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d109      	bne.n	8002b3e <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b32:	f023 0301 	bic.w	r3, r3, #1
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d102      	bne.n	8002b68 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002b62:	2308      	movs	r3, #8
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	e010      	b.n	8002b8a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d007      	beq.n	8002b86 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b7a:	f043 0220 	orr.w	r2, r3, #32
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e06f      	b.n	8002c66 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002b86:	2304      	movs	r3, #4
 8002b88:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b8a:	f7ff fbc3 	bl	8002314 <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b90:	e021      	b.n	8002bd6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b98:	d01d      	beq.n	8002bd6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b9a:	f7ff fbbb 	bl	8002314 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d302      	bcc.n	8002bb0 <HAL_ADC_PollForConversion+0x60>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d112      	bne.n	8002bd6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10b      	bne.n	8002bd6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc2:	f043 0204 	orr.w	r2, r3, #4
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e047      	b.n	8002c66 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0d6      	beq.n	8002b92 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff fc46 	bl	8002486 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d01c      	beq.n	8002c3a <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7e5b      	ldrb	r3, [r3, #25]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d118      	bne.n	8002c3a <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	d111      	bne.n	8002c3a <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d105      	bne.n	8002c3a <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c32:	f043 0201 	orr.w	r2, r3, #1
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	2b08      	cmp	r3, #8
 8002c46:	d104      	bne.n	8002c52 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2208      	movs	r2, #8
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	e008      	b.n	8002c64 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d103      	bne.n	8002c64 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	220c      	movs	r2, #12
 8002c62:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b0b6      	sub	sp, #216	@ 0xd8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x22>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e3bb      	b.n	8003422 <HAL_ADC_ConfigChannel+0x79a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff fd38 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f040 83a0 	bne.w	8003404 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b05      	cmp	r3, #5
 8002cd2:	d824      	bhi.n	8002d1e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	3b02      	subs	r3, #2
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	d81b      	bhi.n	8002d16 <HAL_ADC_ConfigChannel+0x8e>
 8002cde:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce4 <HAL_ADC_ConfigChannel+0x5c>)
 8002ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce4:	08002cf5 	.word	0x08002cf5
 8002ce8:	08002cfd 	.word	0x08002cfd
 8002cec:	08002d05 	.word	0x08002d05
 8002cf0:	08002d0d 	.word	0x08002d0d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002cf4:	230c      	movs	r3, #12
 8002cf6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002cfa:	e010      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002cfc:	2312      	movs	r3, #18
 8002cfe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d02:	e00c      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002d04:	2318      	movs	r3, #24
 8002d06:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d0a:	e008      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002d0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d14:	e003      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002d16:	2306      	movs	r3, #6
 8002d18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d1c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6818      	ldr	r0, [r3, #0]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002d2c:	f7ff fbbe 	bl	80024ac <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff fcf9 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8002d3a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fd19 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 8002d48:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f040 81a4 	bne.w	800309e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f040 819f 	bne.w	800309e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6818      	ldr	r0, [r3, #0]
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	6819      	ldr	r1, [r3, #0]
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	f7ff fbc9 	bl	8002504 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	695a      	ldr	r2, [r3, #20]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	08db      	lsrs	r3, r3, #3
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	2b04      	cmp	r3, #4
 8002d92:	d00a      	beq.n	8002daa <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6818      	ldr	r0, [r3, #0]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	6919      	ldr	r1, [r3, #16]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002da4:	f7ff fb1a 	bl	80023dc <LL_ADC_SetOffset>
 8002da8:	e179      	b.n	800309e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2100      	movs	r1, #0
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fb37 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10a      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x14e>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff fb2c 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	0e9b      	lsrs	r3, r3, #26
 8002dd0:	f003 021f 	and.w	r2, r3, #31
 8002dd4:	e01e      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x18c>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2100      	movs	r1, #0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fb21 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002de2:	4603      	mov	r3, r0
 8002de4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002dec:	fa93 f3a3 	rbit	r3, r3
 8002df0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002df4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002df8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002e04:	2320      	movs	r3, #32
 8002e06:	e004      	b.n	8002e12 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002e08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e0c:	fab3 f383 	clz	r3, r3
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d105      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x1a4>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	0e9b      	lsrs	r3, r3, #26
 8002e26:	f003 031f 	and.w	r3, r3, #31
 8002e2a:	e018      	b.n	8002e5e <HAL_ADC_ConfigChannel+0x1d6>
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e38:	fa93 f3a3 	rbit	r3, r3
 8002e3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002e40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002e48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002e50:	2320      	movs	r3, #32
 8002e52:	e004      	b.n	8002e5e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002e54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e58:	fab3 f383 	clz	r3, r3
 8002e5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d106      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2200      	movs	r2, #0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff faf0 	bl	8002450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2101      	movs	r1, #1
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff fad4 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10a      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x214>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff fac9 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002e92:	4603      	mov	r3, r0
 8002e94:	0e9b      	lsrs	r3, r3, #26
 8002e96:	f003 021f 	and.w	r2, r3, #31
 8002e9a:	e01e      	b.n	8002eda <HAL_ADC_ConfigChannel+0x252>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff fabe 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002eb2:	fa93 f3a3 	rbit	r3, r3
 8002eb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002eba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ebe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002ec2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002eca:	2320      	movs	r3, #32
 8002ecc:	e004      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002ece:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ed2:	fab3 f383 	clz	r3, r3
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d105      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x26a>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	0e9b      	lsrs	r3, r3, #26
 8002eec:	f003 031f 	and.w	r3, r3, #31
 8002ef0:	e018      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x29c>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002f06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002f0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002f16:	2320      	movs	r3, #32
 8002f18:	e004      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002f1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d106      	bne.n	8002f36 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	2101      	movs	r1, #1
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fa8d 	bl	8002450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2102      	movs	r1, #2
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fa71 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002f42:	4603      	mov	r3, r0
 8002f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10a      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x2da>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2102      	movs	r1, #2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fa66 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	0e9b      	lsrs	r3, r3, #26
 8002f5c:	f003 021f 	and.w	r2, r3, #31
 8002f60:	e01e      	b.n	8002fa0 <HAL_ADC_ConfigChannel+0x318>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2102      	movs	r1, #2
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff fa5b 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f78:	fa93 f3a3 	rbit	r3, r3
 8002f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002f80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002f90:	2320      	movs	r3, #32
 8002f92:	e004      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f98:	fab3 f383 	clz	r3, r3
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d105      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x330>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	0e9b      	lsrs	r3, r3, #26
 8002fb2:	f003 031f 	and.w	r3, r3, #31
 8002fb6:	e014      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x35a>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fc0:	fa93 f3a3 	rbit	r3, r3
 8002fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002fc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002fcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	e004      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002fd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fdc:	fab3 f383 	clz	r3, r3
 8002fe0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d106      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2200      	movs	r2, #0
 8002fec:	2102      	movs	r1, #2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fa2e 	bl	8002450 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2103      	movs	r1, #3
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fa12 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8003000:	4603      	mov	r3, r0
 8003002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10a      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x398>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2103      	movs	r1, #3
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff fa07 	bl	8002424 <LL_ADC_GetOffsetChannel>
 8003016:	4603      	mov	r3, r0
 8003018:	0e9b      	lsrs	r3, r3, #26
 800301a:	f003 021f 	and.w	r2, r3, #31
 800301e:	e017      	b.n	8003050 <HAL_ADC_ConfigChannel+0x3c8>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2103      	movs	r1, #3
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff f9fc 	bl	8002424 <LL_ADC_GetOffsetChannel>
 800302c:	4603      	mov	r3, r0
 800302e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003030:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003032:	fa93 f3a3 	rbit	r3, r3
 8003036:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003038:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800303a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800303c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003042:	2320      	movs	r3, #32
 8003044:	e003      	b.n	800304e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003048:	fab3 f383 	clz	r3, r3
 800304c:	b2db      	uxtb	r3, r3
 800304e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003058:	2b00      	cmp	r3, #0
 800305a:	d105      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x3e0>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	0e9b      	lsrs	r3, r3, #26
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	e011      	b.n	800308c <HAL_ADC_ConfigChannel+0x404>
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003070:	fa93 f3a3 	rbit	r3, r3
 8003074:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003076:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003078:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800307a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003080:	2320      	movs	r3, #32
 8003082:	e003      	b.n	800308c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003084:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003086:	fab3 f383 	clz	r3, r3
 800308a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800308c:	429a      	cmp	r2, r3
 800308e:	d106      	bne.n	800309e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2200      	movs	r2, #0
 8003096:	2103      	movs	r1, #3
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff f9d9 	bl	8002450 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff faf4 	bl	8002690 <LL_ADC_IsEnabled>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f040 8140 	bne.w	8003330 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	6819      	ldr	r1, [r3, #0]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	461a      	mov	r2, r3
 80030be:	f7ff fa4d 	bl	800255c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	4a8f      	ldr	r2, [pc, #572]	@ (8003304 <HAL_ADC_ConfigChannel+0x67c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	f040 8131 	bne.w	8003330 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d10b      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x46e>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	0e9b      	lsrs	r3, r3, #26
 80030e4:	3301      	adds	r3, #1
 80030e6:	f003 031f 	and.w	r3, r3, #31
 80030ea:	2b09      	cmp	r3, #9
 80030ec:	bf94      	ite	ls
 80030ee:	2301      	movls	r3, #1
 80030f0:	2300      	movhi	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	e019      	b.n	800312a <HAL_ADC_ConfigChannel+0x4a2>
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030fe:	fa93 f3a3 	rbit	r3, r3
 8003102:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003104:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003106:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003108:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800310e:	2320      	movs	r3, #32
 8003110:	e003      	b.n	800311a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003114:	fab3 f383 	clz	r3, r3
 8003118:	b2db      	uxtb	r3, r3
 800311a:	3301      	adds	r3, #1
 800311c:	f003 031f 	and.w	r3, r3, #31
 8003120:	2b09      	cmp	r3, #9
 8003122:	bf94      	ite	ls
 8003124:	2301      	movls	r3, #1
 8003126:	2300      	movhi	r3, #0
 8003128:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800312a:	2b00      	cmp	r3, #0
 800312c:	d079      	beq.n	8003222 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003136:	2b00      	cmp	r3, #0
 8003138:	d107      	bne.n	800314a <HAL_ADC_ConfigChannel+0x4c2>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	0e9b      	lsrs	r3, r3, #26
 8003140:	3301      	adds	r3, #1
 8003142:	069b      	lsls	r3, r3, #26
 8003144:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003148:	e015      	b.n	8003176 <HAL_ADC_ConfigChannel+0x4ee>
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003152:	fa93 f3a3 	rbit	r3, r3
 8003156:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800315a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800315c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003162:	2320      	movs	r3, #32
 8003164:	e003      	b.n	800316e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003166:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003168:	fab3 f383 	clz	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	3301      	adds	r3, #1
 8003170:	069b      	lsls	r3, r3, #26
 8003172:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <HAL_ADC_ConfigChannel+0x50e>
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	0e9b      	lsrs	r3, r3, #26
 8003188:	3301      	adds	r3, #1
 800318a:	f003 031f 	and.w	r3, r3, #31
 800318e:	2101      	movs	r1, #1
 8003190:	fa01 f303 	lsl.w	r3, r1, r3
 8003194:	e017      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x53e>
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800319e:	fa93 f3a3 	rbit	r3, r3
 80031a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80031a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031a6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80031a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80031ae:	2320      	movs	r3, #32
 80031b0:	e003      	b.n	80031ba <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80031b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031b4:	fab3 f383 	clz	r3, r3
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	3301      	adds	r3, #1
 80031bc:	f003 031f 	and.w	r3, r3, #31
 80031c0:	2101      	movs	r1, #1
 80031c2:	fa01 f303 	lsl.w	r3, r1, r3
 80031c6:	ea42 0103 	orr.w	r1, r2, r3
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10a      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x564>
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	0e9b      	lsrs	r3, r3, #26
 80031dc:	3301      	adds	r3, #1
 80031de:	f003 021f 	and.w	r2, r3, #31
 80031e2:	4613      	mov	r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	4413      	add	r3, r2
 80031e8:	051b      	lsls	r3, r3, #20
 80031ea:	e018      	b.n	800321e <HAL_ADC_ConfigChannel+0x596>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f4:	fa93 f3a3 	rbit	r3, r3
 80031f8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80031fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80031fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003204:	2320      	movs	r3, #32
 8003206:	e003      	b.n	8003210 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800320a:	fab3 f383 	clz	r3, r3
 800320e:	b2db      	uxtb	r3, r3
 8003210:	3301      	adds	r3, #1
 8003212:	f003 021f 	and.w	r2, r3, #31
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800321e:	430b      	orrs	r3, r1
 8003220:	e081      	b.n	8003326 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800322a:	2b00      	cmp	r3, #0
 800322c:	d107      	bne.n	800323e <HAL_ADC_ConfigChannel+0x5b6>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	0e9b      	lsrs	r3, r3, #26
 8003234:	3301      	adds	r3, #1
 8003236:	069b      	lsls	r3, r3, #26
 8003238:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800323c:	e015      	b.n	800326a <HAL_ADC_ConfigChannel+0x5e2>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800324c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e003      	b.n	8003262 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800325a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	3301      	adds	r3, #1
 8003264:	069b      	lsls	r3, r3, #26
 8003266:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003272:	2b00      	cmp	r3, #0
 8003274:	d109      	bne.n	800328a <HAL_ADC_ConfigChannel+0x602>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	0e9b      	lsrs	r3, r3, #26
 800327c:	3301      	adds	r3, #1
 800327e:	f003 031f 	and.w	r3, r3, #31
 8003282:	2101      	movs	r1, #1
 8003284:	fa01 f303 	lsl.w	r3, r1, r3
 8003288:	e017      	b.n	80032ba <HAL_ADC_ConfigChannel+0x632>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	fa93 f3a3 	rbit	r3, r3
 8003296:	61bb      	str	r3, [r7, #24]
  return result;
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800329c:	6a3b      	ldr	r3, [r7, #32]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80032a2:	2320      	movs	r3, #32
 80032a4:	e003      	b.n	80032ae <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	fab3 f383 	clz	r3, r3
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	3301      	adds	r3, #1
 80032b0:	f003 031f 	and.w	r3, r3, #31
 80032b4:	2101      	movs	r1, #1
 80032b6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ba:	ea42 0103 	orr.w	r1, r2, r3
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10d      	bne.n	80032e6 <HAL_ADC_ConfigChannel+0x65e>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	0e9b      	lsrs	r3, r3, #26
 80032d0:	3301      	adds	r3, #1
 80032d2:	f003 021f 	and.w	r2, r3, #31
 80032d6:	4613      	mov	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	4413      	add	r3, r2
 80032dc:	3b1e      	subs	r3, #30
 80032de:	051b      	lsls	r3, r3, #20
 80032e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032e4:	e01e      	b.n	8003324 <HAL_ADC_ConfigChannel+0x69c>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	fa93 f3a3 	rbit	r3, r3
 80032f2:	60fb      	str	r3, [r7, #12]
  return result;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d104      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80032fe:	2320      	movs	r3, #32
 8003300:	e006      	b.n	8003310 <HAL_ADC_ConfigChannel+0x688>
 8003302:	bf00      	nop
 8003304:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	fab3 f383 	clz	r3, r3
 800330e:	b2db      	uxtb	r3, r3
 8003310:	3301      	adds	r3, #1
 8003312:	f003 021f 	and.w	r2, r3, #31
 8003316:	4613      	mov	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	4413      	add	r3, r2
 800331c:	3b1e      	subs	r3, #30
 800331e:	051b      	lsls	r3, r3, #20
 8003320:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003324:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800332a:	4619      	mov	r1, r3
 800332c:	f7ff f8ea 	bl	8002504 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	4b3d      	ldr	r3, [pc, #244]	@ (800342c <HAL_ADC_ConfigChannel+0x7a4>)
 8003336:	4013      	ands	r3, r2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d06c      	beq.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800333c:	483c      	ldr	r0, [pc, #240]	@ (8003430 <HAL_ADC_ConfigChannel+0x7a8>)
 800333e:	f7ff f83f 	bl	80023c0 <LL_ADC_GetCommonPathInternalCh>
 8003342:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a3a      	ldr	r2, [pc, #232]	@ (8003434 <HAL_ADC_ConfigChannel+0x7ac>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d127      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003350:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003354:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d121      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a35      	ldr	r2, [pc, #212]	@ (8003438 <HAL_ADC_ConfigChannel+0x7b0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d157      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003366:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800336a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800336e:	4619      	mov	r1, r3
 8003370:	482f      	ldr	r0, [pc, #188]	@ (8003430 <HAL_ADC_ConfigChannel+0x7a8>)
 8003372:	f7ff f812 	bl	800239a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003376:	4b31      	ldr	r3, [pc, #196]	@ (800343c <HAL_ADC_ConfigChannel+0x7b4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	099b      	lsrs	r3, r3, #6
 800337c:	4a30      	ldr	r2, [pc, #192]	@ (8003440 <HAL_ADC_ConfigChannel+0x7b8>)
 800337e:	fba2 2303 	umull	r2, r3, r2, r3
 8003382:	099b      	lsrs	r3, r3, #6
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	4613      	mov	r3, r2
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	4413      	add	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003390:	e002      	b.n	8003398 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3b01      	subs	r3, #1
 8003396:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f9      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800339e:	e03a      	b.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a27      	ldr	r2, [pc, #156]	@ (8003444 <HAL_ADC_ConfigChannel+0x7bc>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d113      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10d      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003438 <HAL_ADC_ConfigChannel+0x7b0>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d12a      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033c8:	4619      	mov	r1, r3
 80033ca:	4819      	ldr	r0, [pc, #100]	@ (8003430 <HAL_ADC_ConfigChannel+0x7a8>)
 80033cc:	f7fe ffe5 	bl	800239a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033d0:	e021      	b.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003448 <HAL_ADC_ConfigChannel+0x7c0>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d11c      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d116      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a12      	ldr	r2, [pc, #72]	@ (8003438 <HAL_ADC_ConfigChannel+0x7b0>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d111      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033fa:	4619      	mov	r1, r3
 80033fc:	480c      	ldr	r0, [pc, #48]	@ (8003430 <HAL_ADC_ConfigChannel+0x7a8>)
 80033fe:	f7fe ffcc 	bl	800239a <LL_ADC_SetCommonPathInternalCh>
 8003402:	e008      	b.n	8003416 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003408:	f043 0220 	orr.w	r2, r3, #32
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800341e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003422:	4618      	mov	r0, r3
 8003424:	37d8      	adds	r7, #216	@ 0xd8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	80080000 	.word	0x80080000
 8003430:	50040300 	.word	0x50040300
 8003434:	c7520000 	.word	0xc7520000
 8003438:	50040000 	.word	0x50040000
 800343c:	2000016c 	.word	0x2000016c
 8003440:	053e2d63 	.word	0x053e2d63
 8003444:	cb840000 	.word	0xcb840000
 8003448:	80000001 	.word	0x80000001

0800344c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003456:	2300      	movs	r3, #0
 8003458:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff f962 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 8003468:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f983 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 8003474:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d103      	bne.n	8003484 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 8098 	beq.w	80035b4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d02a      	beq.n	80034e8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	7e5b      	ldrb	r3, [r3, #25]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d126      	bne.n	80034e8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	7e1b      	ldrb	r3, [r3, #24]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d122      	bne.n	80034e8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80034a2:	2301      	movs	r3, #1
 80034a4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80034a6:	e014      	b.n	80034d2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	4a45      	ldr	r2, [pc, #276]	@ (80035c0 <ADC_ConversionStop+0x174>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d90d      	bls.n	80034cc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b4:	f043 0210 	orr.w	r2, r3, #16
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c0:	f043 0201 	orr.w	r2, r3, #1
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e074      	b.n	80035b6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	3301      	adds	r3, #1
 80034d0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034dc:	2b40      	cmp	r3, #64	@ 0x40
 80034de:	d1e3      	bne.n	80034a8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2240      	movs	r2, #64	@ 0x40
 80034e6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d014      	beq.n	8003518 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff f91a 	bl	800272c <LL_ADC_REG_IsConversionOngoing>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00c      	beq.n	8003518 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff f8d7 	bl	80026b6 <LL_ADC_IsDisableOngoing>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d104      	bne.n	8003518 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff f8f6 	bl	8002704 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d014      	beq.n	8003548 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff f929 	bl	800277a <LL_ADC_INJ_IsConversionOngoing>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00c      	beq.n	8003548 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff f8bf 	bl	80026b6 <LL_ADC_IsDisableOngoing>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d104      	bne.n	8003548 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff f905 	bl	8002752 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d005      	beq.n	800355a <ADC_ConversionStop+0x10e>
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	2b03      	cmp	r3, #3
 8003552:	d105      	bne.n	8003560 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003554:	230c      	movs	r3, #12
 8003556:	617b      	str	r3, [r7, #20]
        break;
 8003558:	e005      	b.n	8003566 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800355a:	2308      	movs	r3, #8
 800355c:	617b      	str	r3, [r7, #20]
        break;
 800355e:	e002      	b.n	8003566 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003560:	2304      	movs	r3, #4
 8003562:	617b      	str	r3, [r7, #20]
        break;
 8003564:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003566:	f7fe fed5 	bl	8002314 <HAL_GetTick>
 800356a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800356c:	e01b      	b.n	80035a6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800356e:	f7fe fed1 	bl	8002314 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b05      	cmp	r3, #5
 800357a:	d914      	bls.n	80035a6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	4013      	ands	r3, r2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00d      	beq.n	80035a6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358e:	f043 0210 	orr.w	r2, r3, #16
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359a:	f043 0201 	orr.w	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e007      	b.n	80035b6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1dc      	bne.n	800356e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3720      	adds	r7, #32
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	a33fffff 	.word	0xa33fffff

080035c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80035cc:	2300      	movs	r3, #0
 80035ce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff f85b 	bl	8002690 <LL_ADC_IsEnabled>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d169      	bne.n	80036b4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	4b36      	ldr	r3, [pc, #216]	@ (80036c0 <ADC_Enable+0xfc>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00d      	beq.n	800360a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f2:	f043 0210 	orr.w	r2, r3, #16
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fe:	f043 0201 	orr.w	r2, r3, #1
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e055      	b.n	80036b6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff f816 	bl	8002640 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003614:	482b      	ldr	r0, [pc, #172]	@ (80036c4 <ADC_Enable+0x100>)
 8003616:	f7fe fed3 	bl	80023c0 <LL_ADC_GetCommonPathInternalCh>
 800361a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800361c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003620:	2b00      	cmp	r3, #0
 8003622:	d013      	beq.n	800364c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003624:	4b28      	ldr	r3, [pc, #160]	@ (80036c8 <ADC_Enable+0x104>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	099b      	lsrs	r3, r3, #6
 800362a:	4a28      	ldr	r2, [pc, #160]	@ (80036cc <ADC_Enable+0x108>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	099b      	lsrs	r3, r3, #6
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	4613      	mov	r3, r2
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800363e:	e002      	b.n	8003646 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	3b01      	subs	r3, #1
 8003644:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1f9      	bne.n	8003640 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800364c:	f7fe fe62 	bl	8002314 <HAL_GetTick>
 8003650:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003652:	e028      	b.n	80036a6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff f819 	bl	8002690 <LL_ADC_IsEnabled>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d104      	bne.n	800366e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f7fe ffe9 	bl	8002640 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800366e:	f7fe fe51 	bl	8002314 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d914      	bls.n	80036a6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b01      	cmp	r3, #1
 8003688:	d00d      	beq.n	80036a6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368e:	f043 0210 	orr.w	r2, r3, #16
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	f043 0201 	orr.w	r2, r3, #1
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e007      	b.n	80036b6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d1cf      	bne.n	8003654 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	8000003f 	.word	0x8000003f
 80036c4:	50040300 	.word	0x50040300
 80036c8:	2000016c 	.word	0x2000016c
 80036cc:	053e2d63 	.word	0x053e2d63

080036d0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fe ffea 	bl	80026b6 <LL_ADC_IsDisableOngoing>
 80036e2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7fe ffd1 	bl	8002690 <LL_ADC_IsEnabled>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d047      	beq.n	8003784 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d144      	bne.n	8003784 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 030d 	and.w	r3, r3, #13
 8003704:	2b01      	cmp	r3, #1
 8003706:	d10c      	bne.n	8003722 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4618      	mov	r0, r3
 800370e:	f7fe ffab 	bl	8002668 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2203      	movs	r2, #3
 8003718:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800371a:	f7fe fdfb 	bl	8002314 <HAL_GetTick>
 800371e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003720:	e029      	b.n	8003776 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003726:	f043 0210 	orr.w	r2, r3, #16
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003732:	f043 0201 	orr.w	r2, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e023      	b.n	8003786 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800373e:	f7fe fde9 	bl	8002314 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d914      	bls.n	8003776 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00d      	beq.n	8003776 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375e:	f043 0210 	orr.w	r2, r3, #16
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376a:	f043 0201 	orr.w	r2, r3, #1
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e007      	b.n	8003786 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1dc      	bne.n	800373e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <LL_ADC_StartCalibration>:
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
 8003796:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80037a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	609a      	str	r2, [r3, #8]
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <LL_ADC_IsCalibrationOnGoing>:
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80037d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80037d4:	d101      	bne.n	80037da <LL_ADC_IsCalibrationOnGoing+0x1a>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d101      	bne.n	8003804 <HAL_ADCEx_Calibration_Start+0x1c>
 8003800:	2302      	movs	r3, #2
 8003802:	e04d      	b.n	80038a0 <HAL_ADCEx_Calibration_Start+0xb8>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff ff5f 	bl	80036d0 <ADC_Disable>
 8003812:	4603      	mov	r3, r0
 8003814:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003816:	7bfb      	ldrb	r3, [r7, #15]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d136      	bne.n	800388a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003820:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003824:	f023 0302 	bic.w	r3, r3, #2
 8003828:	f043 0202 	orr.w	r2, r3, #2
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6839      	ldr	r1, [r7, #0]
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff ffa9 	bl	800378e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800383c:	e014      	b.n	8003868 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	3301      	adds	r3, #1
 8003842:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800384a:	d30d      	bcc.n	8003868 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003850:	f023 0312 	bic.w	r3, r3, #18
 8003854:	f043 0210 	orr.w	r2, r3, #16
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e01b      	b.n	80038a0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4618      	mov	r0, r3
 800386e:	f7ff ffa7 	bl	80037c0 <LL_ADC_IsCalibrationOnGoing>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e2      	bne.n	800383e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800387c:	f023 0303 	bic.w	r3, r3, #3
 8003880:	f043 0201 	orr.w	r2, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	655a      	str	r2, [r3, #84]	@ 0x54
 8003888:	e005      	b.n	8003896 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388e:	f043 0210 	orr.w	r2, r3, #16
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800389e:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e0ed      	b.n	8003a96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d102      	bne.n	80038cc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7fe fa00 	bl	8001ccc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038dc:	f7fe fd1a 	bl	8002314 <HAL_GetTick>
 80038e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80038e2:	e012      	b.n	800390a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80038e4:	f7fe fd16 	bl	8002314 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b0a      	cmp	r3, #10
 80038f0:	d90b      	bls.n	800390a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2205      	movs	r2, #5
 8003902:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e0c5      	b.n	8003a96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0e5      	beq.n	80038e4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0202 	bic.w	r2, r2, #2
 8003926:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003928:	f7fe fcf4 	bl	8002314 <HAL_GetTick>
 800392c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800392e:	e012      	b.n	8003956 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003930:	f7fe fcf0 	bl	8002314 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b0a      	cmp	r3, #10
 800393c:	d90b      	bls.n	8003956 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003942:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2205      	movs	r2, #5
 800394e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e09f      	b.n	8003a96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1e5      	bne.n	8003930 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	7e1b      	ldrb	r3, [r3, #24]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d108      	bne.n	800397e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	e007      	b.n	800398e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800398c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	7e5b      	ldrb	r3, [r3, #25]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d108      	bne.n	80039a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	e007      	b.n	80039b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	7e9b      	ldrb	r3, [r3, #26]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d108      	bne.n	80039d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0220 	orr.w	r2, r2, #32
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	e007      	b.n	80039e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0220 	bic.w	r2, r2, #32
 80039e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	7edb      	ldrb	r3, [r3, #27]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d108      	bne.n	80039fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0210 	bic.w	r2, r2, #16
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e007      	b.n	8003a0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0210 	orr.w	r2, r2, #16
 8003a0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	7f1b      	ldrb	r3, [r3, #28]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d108      	bne.n	8003a26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0208 	orr.w	r2, r2, #8
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	e007      	b.n	8003a36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0208 	bic.w	r2, r2, #8
 8003a34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	7f5b      	ldrb	r3, [r3, #29]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d108      	bne.n	8003a50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0204 	orr.w	r2, r2, #4
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e007      	b.n	8003a60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0204 	bic.w	r2, r2, #4
 8003a5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	ea42 0103 	orr.w	r1, r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	1e5a      	subs	r2, r3, #1
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
	...

08003aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ab6:	68ba      	ldr	r2, [r7, #8]
 8003ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003abc:	4013      	ands	r3, r2
 8003abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ad2:	4a04      	ldr	r2, [pc, #16]	@ (8003ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	60d3      	str	r3, [r2, #12]
}
 8003ad8:	bf00      	nop
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003aec:	4b04      	ldr	r3, [pc, #16]	@ (8003b00 <__NVIC_GetPriorityGrouping+0x18>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	0a1b      	lsrs	r3, r3, #8
 8003af2:	f003 0307 	and.w	r3, r3, #7
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	e000ed00 	.word	0xe000ed00

08003b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	db0b      	blt.n	8003b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	f003 021f 	and.w	r2, r3, #31
 8003b1c:	4907      	ldr	r1, [pc, #28]	@ (8003b3c <__NVIC_EnableIRQ+0x38>)
 8003b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	2001      	movs	r0, #1
 8003b26:	fa00 f202 	lsl.w	r2, r0, r2
 8003b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	e000e100 	.word	0xe000e100

08003b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4603      	mov	r3, r0
 8003b48:	6039      	str	r1, [r7, #0]
 8003b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	db0a      	blt.n	8003b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	490c      	ldr	r1, [pc, #48]	@ (8003b8c <__NVIC_SetPriority+0x4c>)
 8003b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5e:	0112      	lsls	r2, r2, #4
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	440b      	add	r3, r1
 8003b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b68:	e00a      	b.n	8003b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	4908      	ldr	r1, [pc, #32]	@ (8003b90 <__NVIC_SetPriority+0x50>)
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	3b04      	subs	r3, #4
 8003b78:	0112      	lsls	r2, r2, #4
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	440b      	add	r3, r1
 8003b7e:	761a      	strb	r2, [r3, #24]
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	e000e100 	.word	0xe000e100
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b089      	sub	sp, #36	@ 0x24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	f1c3 0307 	rsb	r3, r3, #7
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	bf28      	it	cs
 8003bb2:	2304      	movcs	r3, #4
 8003bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	3304      	adds	r3, #4
 8003bba:	2b06      	cmp	r3, #6
 8003bbc:	d902      	bls.n	8003bc4 <NVIC_EncodePriority+0x30>
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	3b03      	subs	r3, #3
 8003bc2:	e000      	b.n	8003bc6 <NVIC_EncodePriority+0x32>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd2:	43da      	mvns	r2, r3
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	401a      	ands	r2, r3
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	fa01 f303 	lsl.w	r3, r1, r3
 8003be6:	43d9      	mvns	r1, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bec:	4313      	orrs	r3, r2
         );
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3724      	adds	r7, #36	@ 0x24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
	...

08003bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3b01      	subs	r3, #1
 8003c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c0c:	d301      	bcc.n	8003c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e00f      	b.n	8003c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c12:	4a0a      	ldr	r2, [pc, #40]	@ (8003c3c <SysTick_Config+0x40>)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c1a:	210f      	movs	r1, #15
 8003c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c20:	f7ff ff8e 	bl	8003b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c24:	4b05      	ldr	r3, [pc, #20]	@ (8003c3c <SysTick_Config+0x40>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c2a:	4b04      	ldr	r3, [pc, #16]	@ (8003c3c <SysTick_Config+0x40>)
 8003c2c:	2207      	movs	r2, #7
 8003c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	e000e010 	.word	0xe000e010

08003c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f7ff ff29 	bl	8003aa0 <__NVIC_SetPriorityGrouping>
}
 8003c4e:	bf00      	nop
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b086      	sub	sp, #24
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	60b9      	str	r1, [r7, #8]
 8003c60:	607a      	str	r2, [r7, #4]
 8003c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c64:	2300      	movs	r3, #0
 8003c66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c68:	f7ff ff3e 	bl	8003ae8 <__NVIC_GetPriorityGrouping>
 8003c6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	68b9      	ldr	r1, [r7, #8]
 8003c72:	6978      	ldr	r0, [r7, #20]
 8003c74:	f7ff ff8e 	bl	8003b94 <NVIC_EncodePriority>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c7e:	4611      	mov	r1, r2
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff ff5d 	bl	8003b40 <__NVIC_SetPriority>
}
 8003c86:	bf00      	nop
 8003c88:	3718      	adds	r7, #24
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b082      	sub	sp, #8
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	4603      	mov	r3, r0
 8003c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff ff31 	bl	8003b04 <__NVIC_EnableIRQ>
}
 8003ca2:	bf00      	nop
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b082      	sub	sp, #8
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7ff ffa2 	bl	8003bfc <SysTick_Config>
 8003cb8:	4603      	mov	r3, r0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e098      	b.n	8003e08 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	4b4d      	ldr	r3, [pc, #308]	@ (8003e14 <HAL_DMA_Init+0x150>)
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d80f      	bhi.n	8003d02 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8003e18 <HAL_DMA_Init+0x154>)
 8003cea:	4413      	add	r3, r2
 8003cec:	4a4b      	ldr	r2, [pc, #300]	@ (8003e1c <HAL_DMA_Init+0x158>)
 8003cee:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf2:	091b      	lsrs	r3, r3, #4
 8003cf4:	009a      	lsls	r2, r3, #2
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a48      	ldr	r2, [pc, #288]	@ (8003e20 <HAL_DMA_Init+0x15c>)
 8003cfe:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d00:	e00e      	b.n	8003d20 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	4b46      	ldr	r3, [pc, #280]	@ (8003e24 <HAL_DMA_Init+0x160>)
 8003d0a:	4413      	add	r3, r2
 8003d0c:	4a43      	ldr	r2, [pc, #268]	@ (8003e1c <HAL_DMA_Init+0x158>)
 8003d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	009a      	lsls	r2, r3, #2
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a42      	ldr	r2, [pc, #264]	@ (8003e28 <HAL_DMA_Init+0x164>)
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d7a:	d039      	beq.n	8003df0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d80:	4a27      	ldr	r2, [pc, #156]	@ (8003e20 <HAL_DMA_Init+0x15c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d11a      	bne.n	8003dbc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d86:	4b29      	ldr	r3, [pc, #164]	@ (8003e2c <HAL_DMA_Init+0x168>)
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8e:	f003 031c 	and.w	r3, r3, #28
 8003d92:	210f      	movs	r1, #15
 8003d94:	fa01 f303 	lsl.w	r3, r1, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	4924      	ldr	r1, [pc, #144]	@ (8003e2c <HAL_DMA_Init+0x168>)
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003da0:	4b22      	ldr	r3, [pc, #136]	@ (8003e2c <HAL_DMA_Init+0x168>)
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6859      	ldr	r1, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dac:	f003 031c 	and.w	r3, r3, #28
 8003db0:	fa01 f303 	lsl.w	r3, r1, r3
 8003db4:	491d      	ldr	r1, [pc, #116]	@ (8003e2c <HAL_DMA_Init+0x168>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]
 8003dba:	e019      	b.n	8003df0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8003e30 <HAL_DMA_Init+0x16c>)
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc4:	f003 031c 	and.w	r3, r3, #28
 8003dc8:	210f      	movs	r1, #15
 8003dca:	fa01 f303 	lsl.w	r3, r1, r3
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	4917      	ldr	r1, [pc, #92]	@ (8003e30 <HAL_DMA_Init+0x16c>)
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003dd6:	4b16      	ldr	r3, [pc, #88]	@ (8003e30 <HAL_DMA_Init+0x16c>)
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6859      	ldr	r1, [r3, #4]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de2:	f003 031c 	and.w	r3, r3, #28
 8003de6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dea:	4911      	ldr	r1, [pc, #68]	@ (8003e30 <HAL_DMA_Init+0x16c>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	40020407 	.word	0x40020407
 8003e18:	bffdfff8 	.word	0xbffdfff8
 8003e1c:	cccccccd 	.word	0xcccccccd
 8003e20:	40020000 	.word	0x40020000
 8003e24:	bffdfbf8 	.word	0xbffdfbf8
 8003e28:	40020400 	.word	0x40020400
 8003e2c:	400200a8 	.word	0x400200a8
 8003e30:	400204a8 	.word	0x400204a8

08003e34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b086      	sub	sp, #24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
 8003e40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d101      	bne.n	8003e54 <HAL_DMA_Start_IT+0x20>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e04b      	b.n	8003eec <HAL_DMA_Start_IT+0xb8>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d13a      	bne.n	8003ede <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 0201 	bic.w	r2, r2, #1
 8003e84:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	68b9      	ldr	r1, [r7, #8]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f95f 	bl	8004150 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d008      	beq.n	8003eac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f042 020e 	orr.w	r2, r2, #14
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e00f      	b.n	8003ecc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f022 0204 	bic.w	r2, r2, #4
 8003eba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 020a 	orr.w	r2, r2, #10
 8003eca:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f042 0201 	orr.w	r2, r2, #1
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	e005      	b.n	8003eea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d008      	beq.n	8003f1e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2204      	movs	r2, #4
 8003f10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e022      	b.n	8003f64 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 020e 	bic.w	r2, r2, #14
 8003f2c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0201 	bic.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	f003 021c 	and.w	r2, r3, #28
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f50:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3714      	adds	r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d005      	beq.n	8003f94 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2204      	movs	r2, #4
 8003f8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	73fb      	strb	r3, [r7, #15]
 8003f92:	e029      	b.n	8003fe8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 020e 	bic.w	r2, r2, #14
 8003fa2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0201 	bic.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb8:	f003 021c 	and.w	r2, r3, #28
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	fa01 f202 	lsl.w	r2, r1, r2
 8003fc6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
    }
  }
  return status;
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400e:	f003 031c 	and.w	r3, r3, #28
 8004012:	2204      	movs	r2, #4
 8004014:	409a      	lsls	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	4013      	ands	r3, r2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d026      	beq.n	800406c <HAL_DMA_IRQHandler+0x7a>
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	f003 0304 	and.w	r3, r3, #4
 8004024:	2b00      	cmp	r3, #0
 8004026:	d021      	beq.n	800406c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0320 	and.w	r3, r3, #32
 8004032:	2b00      	cmp	r3, #0
 8004034:	d107      	bne.n	8004046 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0204 	bic.w	r2, r2, #4
 8004044:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800404a:	f003 021c 	and.w	r2, r3, #28
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	2104      	movs	r1, #4
 8004054:	fa01 f202 	lsl.w	r2, r1, r2
 8004058:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	2b00      	cmp	r3, #0
 8004060:	d071      	beq.n	8004146 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800406a:	e06c      	b.n	8004146 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004070:	f003 031c 	and.w	r3, r3, #28
 8004074:	2202      	movs	r2, #2
 8004076:	409a      	lsls	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d02e      	beq.n	80040de <HAL_DMA_IRQHandler+0xec>
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d029      	beq.n	80040de <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0320 	and.w	r3, r3, #32
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10b      	bne.n	80040b0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 020a 	bic.w	r2, r2, #10
 80040a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b4:	f003 021c 	and.w	r2, r3, #28
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	2102      	movs	r1, #2
 80040be:	fa01 f202 	lsl.w	r2, r1, r2
 80040c2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d038      	beq.n	8004146 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80040dc:	e033      	b.n	8004146 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e2:	f003 031c 	and.w	r3, r3, #28
 80040e6:	2208      	movs	r2, #8
 80040e8:	409a      	lsls	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d02a      	beq.n	8004148 <HAL_DMA_IRQHandler+0x156>
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f003 0308 	and.w	r3, r3, #8
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d025      	beq.n	8004148 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 020e 	bic.w	r2, r2, #14
 800410a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004110:	f003 021c 	and.w	r2, r3, #28
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004118:	2101      	movs	r1, #1
 800411a:	fa01 f202 	lsl.w	r2, r1, r2
 800411e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413a:	2b00      	cmp	r3, #0
 800413c:	d004      	beq.n	8004148 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004146:	bf00      	nop
 8004148:	bf00      	nop
}
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
 800415c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004162:	f003 021c 	and.w	r2, r3, #28
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	2101      	movs	r1, #1
 800416c:	fa01 f202 	lsl.w	r2, r1, r2
 8004170:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	2b10      	cmp	r3, #16
 8004180:	d108      	bne.n	8004194 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004192:	e007      	b.n	80041a4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68ba      	ldr	r2, [r7, #8]
 800419a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	60da      	str	r2, [r3, #12]
}
 80041a4:	bf00      	nop
 80041a6:	3714      	adds	r7, #20
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041be:	e154      	b.n	800446a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	2101      	movs	r1, #1
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	fa01 f303 	lsl.w	r3, r1, r3
 80041cc:	4013      	ands	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 8146 	beq.w	8004464 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f003 0303 	and.w	r3, r3, #3
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d005      	beq.n	80041f0 <HAL_GPIO_Init+0x40>
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 0303 	and.w	r3, r3, #3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d130      	bne.n	8004252 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	2203      	movs	r2, #3
 80041fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004200:	43db      	mvns	r3, r3
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	4013      	ands	r3, r2
 8004206:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4313      	orrs	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004226:	2201      	movs	r2, #1
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	fa02 f303 	lsl.w	r3, r2, r3
 800422e:	43db      	mvns	r3, r3
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	4013      	ands	r3, r2
 8004234:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	091b      	lsrs	r3, r3, #4
 800423c:	f003 0201 	and.w	r2, r3, #1
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	4313      	orrs	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	2b03      	cmp	r3, #3
 800425c:	d017      	beq.n	800428e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	2203      	movs	r2, #3
 800426a:	fa02 f303 	lsl.w	r3, r2, r3
 800426e:	43db      	mvns	r3, r3
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4013      	ands	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	689a      	ldr	r2, [r3, #8]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d123      	bne.n	80042e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	08da      	lsrs	r2, r3, #3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3208      	adds	r2, #8
 80042a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	220f      	movs	r2, #15
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	43db      	mvns	r3, r3
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	4013      	ands	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	691a      	ldr	r2, [r3, #16]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	08da      	lsrs	r2, r3, #3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3208      	adds	r2, #8
 80042dc:	6939      	ldr	r1, [r7, #16]
 80042de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	005b      	lsls	r3, r3, #1
 80042ec:	2203      	movs	r2, #3
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	43db      	mvns	r3, r3
 80042f4:	693a      	ldr	r2, [r7, #16]
 80042f6:	4013      	ands	r3, r2
 80042f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f003 0203 	and.w	r2, r3, #3
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	4313      	orrs	r3, r2
 800430e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800431e:	2b00      	cmp	r3, #0
 8004320:	f000 80a0 	beq.w	8004464 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004324:	4b58      	ldr	r3, [pc, #352]	@ (8004488 <HAL_GPIO_Init+0x2d8>)
 8004326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004328:	4a57      	ldr	r2, [pc, #348]	@ (8004488 <HAL_GPIO_Init+0x2d8>)
 800432a:	f043 0301 	orr.w	r3, r3, #1
 800432e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004330:	4b55      	ldr	r3, [pc, #340]	@ (8004488 <HAL_GPIO_Init+0x2d8>)
 8004332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800433c:	4a53      	ldr	r2, [pc, #332]	@ (800448c <HAL_GPIO_Init+0x2dc>)
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	089b      	lsrs	r3, r3, #2
 8004342:	3302      	adds	r3, #2
 8004344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004348:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	220f      	movs	r2, #15
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4013      	ands	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004366:	d019      	beq.n	800439c <HAL_GPIO_Init+0x1ec>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a49      	ldr	r2, [pc, #292]	@ (8004490 <HAL_GPIO_Init+0x2e0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d013      	beq.n	8004398 <HAL_GPIO_Init+0x1e8>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a48      	ldr	r2, [pc, #288]	@ (8004494 <HAL_GPIO_Init+0x2e4>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d00d      	beq.n	8004394 <HAL_GPIO_Init+0x1e4>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a47      	ldr	r2, [pc, #284]	@ (8004498 <HAL_GPIO_Init+0x2e8>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d007      	beq.n	8004390 <HAL_GPIO_Init+0x1e0>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a46      	ldr	r2, [pc, #280]	@ (800449c <HAL_GPIO_Init+0x2ec>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d101      	bne.n	800438c <HAL_GPIO_Init+0x1dc>
 8004388:	2304      	movs	r3, #4
 800438a:	e008      	b.n	800439e <HAL_GPIO_Init+0x1ee>
 800438c:	2307      	movs	r3, #7
 800438e:	e006      	b.n	800439e <HAL_GPIO_Init+0x1ee>
 8004390:	2303      	movs	r3, #3
 8004392:	e004      	b.n	800439e <HAL_GPIO_Init+0x1ee>
 8004394:	2302      	movs	r3, #2
 8004396:	e002      	b.n	800439e <HAL_GPIO_Init+0x1ee>
 8004398:	2301      	movs	r3, #1
 800439a:	e000      	b.n	800439e <HAL_GPIO_Init+0x1ee>
 800439c:	2300      	movs	r3, #0
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	f002 0203 	and.w	r2, r2, #3
 80043a4:	0092      	lsls	r2, r2, #2
 80043a6:	4093      	lsls	r3, r2
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043ae:	4937      	ldr	r1, [pc, #220]	@ (800448c <HAL_GPIO_Init+0x2dc>)
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	089b      	lsrs	r3, r3, #2
 80043b4:	3302      	adds	r3, #2
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043bc:	4b38      	ldr	r3, [pc, #224]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	43db      	mvns	r3, r3
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4013      	ands	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043e0:	4a2f      	ldr	r2, [pc, #188]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80043e6:	4b2e      	ldr	r3, [pc, #184]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	43db      	mvns	r3, r3
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4013      	ands	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004402:	693a      	ldr	r2, [r7, #16]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800440a:	4a25      	ldr	r2, [pc, #148]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004410:	4b23      	ldr	r3, [pc, #140]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	43db      	mvns	r3, r3
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4013      	ands	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d003      	beq.n	8004434 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	4313      	orrs	r3, r2
 8004432:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004434:	4a1a      	ldr	r2, [pc, #104]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800443a:	4b19      	ldr	r3, [pc, #100]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	43db      	mvns	r3, r3
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	4013      	ands	r3, r2
 8004448:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800445e:	4a10      	ldr	r2, [pc, #64]	@ (80044a0 <HAL_GPIO_Init+0x2f0>)
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	3301      	adds	r3, #1
 8004468:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	f47f aea3 	bne.w	80041c0 <HAL_GPIO_Init+0x10>
  }
}
 800447a:	bf00      	nop
 800447c:	bf00      	nop
 800447e:	371c      	adds	r7, #28
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr
 8004488:	40021000 	.word	0x40021000
 800448c:	40010000 	.word	0x40010000
 8004490:	48000400 	.word	0x48000400
 8004494:	48000800 	.word	0x48000800
 8004498:	48000c00 	.word	0x48000c00
 800449c:	48001000 	.word	0x48001000
 80044a0:	40010400 	.word	0x40010400

080044a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	691a      	ldr	r2, [r3, #16]
 80044b4:	887b      	ldrh	r3, [r7, #2]
 80044b6:	4013      	ands	r3, r2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044bc:	2301      	movs	r3, #1
 80044be:	73fb      	strb	r3, [r7, #15]
 80044c0:	e001      	b.n	80044c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044c2:	2300      	movs	r3, #0
 80044c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3714      	adds	r7, #20
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	807b      	strh	r3, [r7, #2]
 80044e0:	4613      	mov	r3, r2
 80044e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044e4:	787b      	ldrb	r3, [r7, #1]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80044ea:	887a      	ldrh	r2, [r7, #2]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044f0:	e002      	b.n	80044f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044f2:	887a      	ldrh	r2, [r7, #2]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	460b      	mov	r3, r1
 800450e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004516:	887a      	ldrh	r2, [r7, #2]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4013      	ands	r3, r2
 800451c:	041a      	lsls	r2, r3, #16
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	43d9      	mvns	r1, r3
 8004522:	887b      	ldrh	r3, [r7, #2]
 8004524:	400b      	ands	r3, r1
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	619a      	str	r2, [r3, #24]
}
 800452c:	bf00      	nop
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004542:	4b08      	ldr	r3, [pc, #32]	@ (8004564 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	88fb      	ldrh	r3, [r7, #6]
 8004548:	4013      	ands	r3, r2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d006      	beq.n	800455c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800454e:	4a05      	ldr	r2, [pc, #20]	@ (8004564 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004550:	88fb      	ldrh	r3, [r7, #6]
 8004552:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004554:	88fb      	ldrh	r3, [r7, #6]
 8004556:	4618      	mov	r0, r3
 8004558:	f000 f806 	bl	8004568 <HAL_GPIO_EXTI_Callback>
  }
}
 800455c:	bf00      	nop
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	40010400 	.word	0x40010400

08004568 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	4603      	mov	r3, r0
 8004570:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b082      	sub	sp, #8
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e08d      	b.n	80046ac <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	d106      	bne.n	80045aa <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f7fd fbd5 	bl	8001d54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2224      	movs	r2, #36	@ 0x24
 80045ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 0201 	bic.w	r2, r2, #1
 80045c0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80045ce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689a      	ldr	r2, [r3, #8]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045de:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d107      	bne.n	80045f8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045f4:	609a      	str	r2, [r3, #8]
 80045f6:	e006      	b.n	8004606 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004604:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d108      	bne.n	8004620 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800461c:	605a      	str	r2, [r3, #4]
 800461e:	e007      	b.n	8004630 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800462e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6812      	ldr	r2, [r2, #0]
 800463a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800463e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004642:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68da      	ldr	r2, [r3, #12]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004652:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691a      	ldr	r2, [r3, #16]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	430a      	orrs	r2, r1
 800466c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69d9      	ldr	r1, [r3, #28]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a1a      	ldr	r2, [r3, #32]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 0201 	orr.w	r2, r2, #1
 800468c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2220      	movs	r2, #32
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	607a      	str	r2, [r7, #4]
 80046be:	461a      	mov	r2, r3
 80046c0:	460b      	mov	r3, r1
 80046c2:	817b      	strh	r3, [r7, #10]
 80046c4:	4613      	mov	r3, r2
 80046c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2b20      	cmp	r3, #32
 80046d2:	f040 80fd 	bne.w	80048d0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d101      	bne.n	80046e4 <HAL_I2C_Master_Transmit+0x30>
 80046e0:	2302      	movs	r3, #2
 80046e2:	e0f6      	b.n	80048d2 <HAL_I2C_Master_Transmit+0x21e>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80046ec:	f7fd fe12 	bl	8002314 <HAL_GetTick>
 80046f0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	2319      	movs	r3, #25
 80046f8:	2201      	movs	r2, #1
 80046fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 f914 	bl	800492c <I2C_WaitOnFlagUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e0e1      	b.n	80048d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2221      	movs	r2, #33	@ 0x21
 8004712:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2210      	movs	r2, #16
 800471a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	893a      	ldrh	r2, [r7, #8]
 800472e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800473a:	b29b      	uxth	r3, r3
 800473c:	2bff      	cmp	r3, #255	@ 0xff
 800473e:	d906      	bls.n	800474e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	22ff      	movs	r2, #255	@ 0xff
 8004744:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004746:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	e007      	b.n	800475e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004758:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800475c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004762:	2b00      	cmp	r3, #0
 8004764:	d024      	beq.n	80047b0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476a:	781a      	ldrb	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479a:	b2db      	uxtb	r3, r3
 800479c:	3301      	adds	r3, #1
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	8979      	ldrh	r1, [r7, #10]
 80047a2:	4b4e      	ldr	r3, [pc, #312]	@ (80048dc <HAL_I2C_Master_Transmit+0x228>)
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 fa83 	bl	8004cb4 <I2C_TransferConfig>
 80047ae:	e066      	b.n	800487e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	8979      	ldrh	r1, [r7, #10]
 80047b8:	4b48      	ldr	r3, [pc, #288]	@ (80048dc <HAL_I2C_Master_Transmit+0x228>)
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f000 fa78 	bl	8004cb4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80047c4:	e05b      	b.n	800487e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	6a39      	ldr	r1, [r7, #32]
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 f907 	bl	80049de <I2C_WaitOnTXISFlagUntilTimeout>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e07b      	b.n	80048d2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047de:	781a      	ldrb	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ea:	1c5a      	adds	r2, r3, #1
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	3b01      	subs	r3, #1
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004802:	3b01      	subs	r3, #1
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480e:	b29b      	uxth	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d034      	beq.n	800487e <HAL_I2C_Master_Transmit+0x1ca>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004818:	2b00      	cmp	r3, #0
 800481a:	d130      	bne.n	800487e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	2200      	movs	r2, #0
 8004824:	2180      	movs	r1, #128	@ 0x80
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f880 	bl	800492c <I2C_WaitOnFlagUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e04d      	b.n	80048d2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483a:	b29b      	uxth	r3, r3
 800483c:	2bff      	cmp	r3, #255	@ 0xff
 800483e:	d90e      	bls.n	800485e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	22ff      	movs	r2, #255	@ 0xff
 8004844:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484a:	b2da      	uxtb	r2, r3
 800484c:	8979      	ldrh	r1, [r7, #10]
 800484e:	2300      	movs	r3, #0
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 fa2c 	bl	8004cb4 <I2C_TransferConfig>
 800485c:	e00f      	b.n	800487e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004862:	b29a      	uxth	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486c:	b2da      	uxtb	r2, r3
 800486e:	8979      	ldrh	r1, [r7, #10]
 8004870:	2300      	movs	r3, #0
 8004872:	9300      	str	r3, [sp, #0]
 8004874:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004878:	68f8      	ldr	r0, [r7, #12]
 800487a:	f000 fa1b 	bl	8004cb4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004882:	b29b      	uxth	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	d19e      	bne.n	80047c6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	6a39      	ldr	r1, [r7, #32]
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 f8ed 	bl	8004a6c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e01a      	b.n	80048d2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2220      	movs	r2, #32
 80048a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6859      	ldr	r1, [r3, #4]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	4b0c      	ldr	r3, [pc, #48]	@ (80048e0 <HAL_I2C_Master_Transmit+0x22c>)
 80048b0:	400b      	ands	r3, r1
 80048b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	e000      	b.n	80048d2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80048d0:	2302      	movs	r3, #2
  }
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3718      	adds	r7, #24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	80002000 	.word	0x80002000
 80048e0:	fe00e800 	.word	0xfe00e800

080048e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d103      	bne.n	8004902 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2200      	movs	r2, #0
 8004900:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b01      	cmp	r3, #1
 800490e:	d007      	beq.n	8004920 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	619a      	str	r2, [r3, #24]
  }
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	603b      	str	r3, [r7, #0]
 8004938:	4613      	mov	r3, r2
 800493a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800493c:	e03b      	b.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800493e:	69ba      	ldr	r2, [r7, #24]
 8004940:	6839      	ldr	r1, [r7, #0]
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f000 f8d6 	bl	8004af4 <I2C_IsErrorOccurred>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e041      	b.n	80049d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004958:	d02d      	beq.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800495a:	f7fd fcdb 	bl	8002314 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d302      	bcc.n	8004970 <I2C_WaitOnFlagUntilTimeout+0x44>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d122      	bne.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699a      	ldr	r2, [r3, #24]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	4013      	ands	r3, r2
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	429a      	cmp	r2, r3
 800497e:	bf0c      	ite	eq
 8004980:	2301      	moveq	r3, #1
 8004982:	2300      	movne	r3, #0
 8004984:	b2db      	uxtb	r3, r3
 8004986:	461a      	mov	r2, r3
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	429a      	cmp	r2, r3
 800498c:	d113      	bne.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004992:	f043 0220 	orr.w	r2, r3, #32
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2220      	movs	r2, #32
 800499e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e00f      	b.n	80049d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699a      	ldr	r2, [r3, #24]
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	4013      	ands	r3, r2
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	bf0c      	ite	eq
 80049c6:	2301      	moveq	r3, #1
 80049c8:	2300      	movne	r3, #0
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	461a      	mov	r2, r3
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d0b4      	beq.n	800493e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049ea:	e033      	b.n	8004a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	68b9      	ldr	r1, [r7, #8]
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f000 f87f 	bl	8004af4 <I2C_IsErrorOccurred>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e031      	b.n	8004a64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a06:	d025      	beq.n	8004a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a08:	f7fd fc84 	bl	8002314 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d302      	bcc.n	8004a1e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d11a      	bne.n	8004a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d013      	beq.n	8004a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a30:	f043 0220 	orr.w	r2, r3, #32
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e007      	b.n	8004a64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	f003 0302 	and.w	r3, r3, #2
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d1c4      	bne.n	80049ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a78:	e02f      	b.n	8004ada <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	68b9      	ldr	r1, [r7, #8]
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f838 	bl	8004af4 <I2C_IsErrorOccurred>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e02d      	b.n	8004aea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8e:	f7fd fc41 	bl	8002314 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d302      	bcc.n	8004aa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d11a      	bne.n	8004ada <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f003 0320 	and.w	r3, r3, #32
 8004aae:	2b20      	cmp	r3, #32
 8004ab0:	d013      	beq.n	8004ada <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab6:	f043 0220 	orr.w	r2, r3, #32
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e007      	b.n	8004aea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	f003 0320 	and.w	r3, r3, #32
 8004ae4:	2b20      	cmp	r3, #32
 8004ae6:	d1c8      	bne.n	8004a7a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	@ 0x28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b00:	2300      	movs	r3, #0
 8004b02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	f003 0310 	and.w	r3, r3, #16
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d068      	beq.n	8004bf2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2210      	movs	r2, #16
 8004b26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004b28:	e049      	b.n	8004bbe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b30:	d045      	beq.n	8004bbe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b32:	f7fd fbef 	bl	8002314 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d302      	bcc.n	8004b48 <I2C_IsErrorOccurred+0x54>
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d13a      	bne.n	8004bbe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b6a:	d121      	bne.n	8004bb0 <I2C_IsErrorOccurred+0xbc>
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b72:	d01d      	beq.n	8004bb0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004b74:	7cfb      	ldrb	r3, [r7, #19]
 8004b76:	2b20      	cmp	r3, #32
 8004b78:	d01a      	beq.n	8004bb0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b88:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004b8a:	f7fd fbc3 	bl	8002314 <HAL_GetTick>
 8004b8e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b90:	e00e      	b.n	8004bb0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004b92:	f7fd fbbf 	bl	8002314 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b19      	cmp	r3, #25
 8004b9e:	d907      	bls.n	8004bb0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	f043 0320 	orr.w	r3, r3, #32
 8004ba6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004bae:	e006      	b.n	8004bbe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	f003 0320 	and.w	r3, r3, #32
 8004bba:	2b20      	cmp	r3, #32
 8004bbc:	d1e9      	bne.n	8004b92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	f003 0320 	and.w	r3, r3, #32
 8004bc8:	2b20      	cmp	r3, #32
 8004bca:	d003      	beq.n	8004bd4 <I2C_IsErrorOccurred+0xe0>
 8004bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d0aa      	beq.n	8004b2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d103      	bne.n	8004be4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2220      	movs	r2, #32
 8004be2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	f043 0304 	orr.w	r3, r3, #4
 8004bea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00b      	beq.n	8004c1c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004c04:	6a3b      	ldr	r3, [r7, #32]
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00b      	beq.n	8004c3e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	f043 0308 	orr.w	r3, r3, #8
 8004c2c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00b      	beq.n	8004c60 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	f043 0302 	orr.w	r3, r3, #2
 8004c4e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004c60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01c      	beq.n	8004ca2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f7ff fe3b 	bl	80048e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6859      	ldr	r1, [r3, #4]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb0 <I2C_IsErrorOccurred+0x1bc>)
 8004c7a:	400b      	ands	r3, r1
 8004c7c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	431a      	orrs	r2, r3
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2220      	movs	r2, #32
 8004c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3728      	adds	r7, #40	@ 0x28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	fe00e800 	.word	0xfe00e800

08004cb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	607b      	str	r3, [r7, #4]
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	817b      	strh	r3, [r7, #10]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cc6:	897b      	ldrh	r3, [r7, #10]
 8004cc8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ccc:	7a7b      	ldrb	r3, [r7, #9]
 8004cce:	041b      	lsls	r3, r3, #16
 8004cd0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cd4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ce2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	6a3b      	ldr	r3, [r7, #32]
 8004cec:	0d5b      	lsrs	r3, r3, #21
 8004cee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004cf2:	4b08      	ldr	r3, [pc, #32]	@ (8004d14 <I2C_TransferConfig+0x60>)
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	ea02 0103 	and.w	r1, r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004d06:	bf00      	nop
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	03ff63ff 	.word	0x03ff63ff

08004d18 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b20      	cmp	r3, #32
 8004d2c:	d138      	bne.n	8004da0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d101      	bne.n	8004d3c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d38:	2302      	movs	r3, #2
 8004d3a:	e032      	b.n	8004da2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2224      	movs	r2, #36	@ 0x24
 8004d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f022 0201 	bic.w	r2, r2, #1
 8004d5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d6a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6819      	ldr	r1, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f042 0201 	orr.w	r2, r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	e000      	b.n	8004da2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004da0:	2302      	movs	r3, #2
  }
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b085      	sub	sp, #20
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
 8004db6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b20      	cmp	r3, #32
 8004dc2:	d139      	bne.n	8004e38 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d101      	bne.n	8004dd2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e033      	b.n	8004e3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2224      	movs	r2, #36	@ 0x24
 8004dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 0201 	bic.w	r2, r2, #1
 8004df0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e00:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	021b      	lsls	r3, r3, #8
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f042 0201 	orr.w	r2, r2, #1
 8004e22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2220      	movs	r2, #32
 8004e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e34:	2300      	movs	r3, #0
 8004e36:	e000      	b.n	8004e3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e38:	2302      	movs	r3, #2
  }
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
	...

08004e48 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004e4c:	4b04      	ldr	r3, [pc, #16]	@ (8004e60 <HAL_PWREx_GetVoltageRange+0x18>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40007000 	.word	0x40007000

08004e64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e72:	d130      	bne.n	8004ed6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e74:	4b23      	ldr	r3, [pc, #140]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e80:	d038      	beq.n	8004ef4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e82:	4b20      	ldr	r3, [pc, #128]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e90:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e92:	4b1d      	ldr	r3, [pc, #116]	@ (8004f08 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2232      	movs	r2, #50	@ 0x32
 8004e98:	fb02 f303 	mul.w	r3, r2, r3
 8004e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004f0c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea2:	0c9b      	lsrs	r3, r3, #18
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ea8:	e002      	b.n	8004eb0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	3b01      	subs	r3, #1
 8004eae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eb0:	4b14      	ldr	r3, [pc, #80]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ebc:	d102      	bne.n	8004ec4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1f2      	bne.n	8004eaa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed0:	d110      	bne.n	8004ef4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e00f      	b.n	8004ef6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee2:	d007      	beq.n	8004ef4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ee4:	4b07      	ldr	r3, [pc, #28]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004eec:	4a05      	ldr	r2, [pc, #20]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ef2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	40007000 	.word	0x40007000
 8004f08:	2000016c 	.word	0x2000016c
 8004f0c:	431bde83 	.word	0x431bde83

08004f10 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d102      	bne.n	8004f24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	f000 bc02 	b.w	8005728 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f24:	4b96      	ldr	r3, [pc, #600]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f003 030c 	and.w	r3, r3, #12
 8004f2c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f2e:	4b94      	ldr	r3, [pc, #592]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	f003 0303 	and.w	r3, r3, #3
 8004f36:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0310 	and.w	r3, r3, #16
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 80e4 	beq.w	800510e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <HAL_RCC_OscConfig+0x4c>
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	f040 808b 	bne.w	800506a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	f040 8087 	bne.w	800506a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f5c:	4b88      	ldr	r3, [pc, #544]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d005      	beq.n	8004f74 <HAL_RCC_OscConfig+0x64>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d101      	bne.n	8004f74 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e3d9      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1a      	ldr	r2, [r3, #32]
 8004f78:	4b81      	ldr	r3, [pc, #516]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0308 	and.w	r3, r3, #8
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d004      	beq.n	8004f8e <HAL_RCC_OscConfig+0x7e>
 8004f84:	4b7e      	ldr	r3, [pc, #504]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f8c:	e005      	b.n	8004f9a <HAL_RCC_OscConfig+0x8a>
 8004f8e:	4b7c      	ldr	r3, [pc, #496]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004f90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f94:	091b      	lsrs	r3, r3, #4
 8004f96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d223      	bcs.n	8004fe6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 fd54 	bl	8005a50 <RCC_SetFlashLatencyFromMSIRange>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e3ba      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fb2:	4b73      	ldr	r3, [pc, #460]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a72      	ldr	r2, [pc, #456]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fb8:	f043 0308 	orr.w	r3, r3, #8
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	4b70      	ldr	r3, [pc, #448]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	496d      	ldr	r1, [pc, #436]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fd0:	4b6b      	ldr	r3, [pc, #428]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	021b      	lsls	r3, r3, #8
 8004fde:	4968      	ldr	r1, [pc, #416]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	604b      	str	r3, [r1, #4]
 8004fe4:	e025      	b.n	8005032 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fe6:	4b66      	ldr	r3, [pc, #408]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a65      	ldr	r2, [pc, #404]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004fec:	f043 0308 	orr.w	r3, r3, #8
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	4b63      	ldr	r3, [pc, #396]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	4960      	ldr	r1, [pc, #384]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005000:	4313      	orrs	r3, r2
 8005002:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005004:	4b5e      	ldr	r3, [pc, #376]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69db      	ldr	r3, [r3, #28]
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	495b      	ldr	r1, [pc, #364]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005014:	4313      	orrs	r3, r2
 8005016:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	4618      	mov	r0, r3
 8005024:	f000 fd14 	bl	8005a50 <RCC_SetFlashLatencyFromMSIRange>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e37a      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005032:	f000 fc81 	bl	8005938 <HAL_RCC_GetSysClockFreq>
 8005036:	4602      	mov	r2, r0
 8005038:	4b51      	ldr	r3, [pc, #324]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	091b      	lsrs	r3, r3, #4
 800503e:	f003 030f 	and.w	r3, r3, #15
 8005042:	4950      	ldr	r1, [pc, #320]	@ (8005184 <HAL_RCC_OscConfig+0x274>)
 8005044:	5ccb      	ldrb	r3, [r1, r3]
 8005046:	f003 031f 	and.w	r3, r3, #31
 800504a:	fa22 f303 	lsr.w	r3, r2, r3
 800504e:	4a4e      	ldr	r2, [pc, #312]	@ (8005188 <HAL_RCC_OscConfig+0x278>)
 8005050:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005052:	4b4e      	ldr	r3, [pc, #312]	@ (800518c <HAL_RCC_OscConfig+0x27c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4618      	mov	r0, r3
 8005058:	f7fd f90c 	bl	8002274 <HAL_InitTick>
 800505c:	4603      	mov	r3, r0
 800505e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005060:	7bfb      	ldrb	r3, [r7, #15]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d052      	beq.n	800510c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005066:	7bfb      	ldrb	r3, [r7, #15]
 8005068:	e35e      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d032      	beq.n	80050d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005072:	4b43      	ldr	r3, [pc, #268]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a42      	ldr	r2, [pc, #264]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800507e:	f7fd f949 	bl	8002314 <HAL_GetTick>
 8005082:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005084:	e008      	b.n	8005098 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005086:	f7fd f945 	bl	8002314 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e347      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005098:	4b39      	ldr	r3, [pc, #228]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0f0      	beq.n	8005086 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050a4:	4b36      	ldr	r3, [pc, #216]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a35      	ldr	r2, [pc, #212]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050aa:	f043 0308 	orr.w	r3, r3, #8
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	4b33      	ldr	r3, [pc, #204]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	4930      	ldr	r1, [pc, #192]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050c2:	4b2f      	ldr	r3, [pc, #188]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	021b      	lsls	r3, r3, #8
 80050d0:	492b      	ldr	r1, [pc, #172]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	604b      	str	r3, [r1, #4]
 80050d6:	e01a      	b.n	800510e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80050d8:	4b29      	ldr	r3, [pc, #164]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a28      	ldr	r2, [pc, #160]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 80050de:	f023 0301 	bic.w	r3, r3, #1
 80050e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80050e4:	f7fd f916 	bl	8002314 <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80050ec:	f7fd f912 	bl	8002314 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e314      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80050fe:	4b20      	ldr	r3, [pc, #128]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f0      	bne.n	80050ec <HAL_RCC_OscConfig+0x1dc>
 800510a:	e000      	b.n	800510e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800510c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d073      	beq.n	8005202 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	2b08      	cmp	r3, #8
 800511e:	d005      	beq.n	800512c <HAL_RCC_OscConfig+0x21c>
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b0c      	cmp	r3, #12
 8005124:	d10e      	bne.n	8005144 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	2b03      	cmp	r3, #3
 800512a:	d10b      	bne.n	8005144 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800512c:	4b14      	ldr	r3, [pc, #80]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d063      	beq.n	8005200 <HAL_RCC_OscConfig+0x2f0>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d15f      	bne.n	8005200 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e2f1      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800514c:	d106      	bne.n	800515c <HAL_RCC_OscConfig+0x24c>
 800514e:	4b0c      	ldr	r3, [pc, #48]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a0b      	ldr	r2, [pc, #44]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	e025      	b.n	80051a8 <HAL_RCC_OscConfig+0x298>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005164:	d114      	bne.n	8005190 <HAL_RCC_OscConfig+0x280>
 8005166:	4b06      	ldr	r3, [pc, #24]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a05      	ldr	r2, [pc, #20]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 800516c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005170:	6013      	str	r3, [r2, #0]
 8005172:	4b03      	ldr	r3, [pc, #12]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a02      	ldr	r2, [pc, #8]	@ (8005180 <HAL_RCC_OscConfig+0x270>)
 8005178:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800517c:	6013      	str	r3, [r2, #0]
 800517e:	e013      	b.n	80051a8 <HAL_RCC_OscConfig+0x298>
 8005180:	40021000 	.word	0x40021000
 8005184:	0800a070 	.word	0x0800a070
 8005188:	2000016c 	.word	0x2000016c
 800518c:	20000170 	.word	0x20000170
 8005190:	4ba0      	ldr	r3, [pc, #640]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a9f      	ldr	r2, [pc, #636]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005196:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	4b9d      	ldr	r3, [pc, #628]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a9c      	ldr	r2, [pc, #624]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80051a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d013      	beq.n	80051d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b0:	f7fd f8b0 	bl	8002314 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051b8:	f7fd f8ac 	bl	8002314 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b64      	cmp	r3, #100	@ 0x64
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e2ae      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051ca:	4b92      	ldr	r3, [pc, #584]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0f0      	beq.n	80051b8 <HAL_RCC_OscConfig+0x2a8>
 80051d6:	e014      	b.n	8005202 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d8:	f7fd f89c 	bl	8002314 <HAL_GetTick>
 80051dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051e0:	f7fd f898 	bl	8002314 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b64      	cmp	r3, #100	@ 0x64
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e29a      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051f2:	4b88      	ldr	r3, [pc, #544]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1f0      	bne.n	80051e0 <HAL_RCC_OscConfig+0x2d0>
 80051fe:	e000      	b.n	8005202 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d060      	beq.n	80052d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	2b04      	cmp	r3, #4
 8005212:	d005      	beq.n	8005220 <HAL_RCC_OscConfig+0x310>
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	2b0c      	cmp	r3, #12
 8005218:	d119      	bne.n	800524e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2b02      	cmp	r3, #2
 800521e:	d116      	bne.n	800524e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005220:	4b7c      	ldr	r3, [pc, #496]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005228:	2b00      	cmp	r3, #0
 800522a:	d005      	beq.n	8005238 <HAL_RCC_OscConfig+0x328>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e277      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005238:	4b76      	ldr	r3, [pc, #472]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	061b      	lsls	r3, r3, #24
 8005246:	4973      	ldr	r1, [pc, #460]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005248:	4313      	orrs	r3, r2
 800524a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800524c:	e040      	b.n	80052d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d023      	beq.n	800529e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005256:	4b6f      	ldr	r3, [pc, #444]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a6e      	ldr	r2, [pc, #440]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800525c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005260:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005262:	f7fd f857 	bl	8002314 <HAL_GetTick>
 8005266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005268:	e008      	b.n	800527c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800526a:	f7fd f853 	bl	8002314 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d901      	bls.n	800527c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e255      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800527c:	4b65      	ldr	r3, [pc, #404]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005284:	2b00      	cmp	r3, #0
 8005286:	d0f0      	beq.n	800526a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005288:	4b62      	ldr	r3, [pc, #392]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	061b      	lsls	r3, r3, #24
 8005296:	495f      	ldr	r1, [pc, #380]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005298:	4313      	orrs	r3, r2
 800529a:	604b      	str	r3, [r1, #4]
 800529c:	e018      	b.n	80052d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800529e:	4b5d      	ldr	r3, [pc, #372]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a5c      	ldr	r2, [pc, #368]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80052a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052aa:	f7fd f833 	bl	8002314 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b2:	f7fd f82f 	bl	8002314 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e231      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052c4:	4b53      	ldr	r3, [pc, #332]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1f0      	bne.n	80052b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d03c      	beq.n	8005356 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01c      	beq.n	800531e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e4:	4b4b      	ldr	r3, [pc, #300]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80052e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052ea:	4a4a      	ldr	r2, [pc, #296]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80052ec:	f043 0301 	orr.w	r3, r3, #1
 80052f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f4:	f7fd f80e 	bl	8002314 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052fc:	f7fd f80a 	bl	8002314 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e20c      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800530e:	4b41      	ldr	r3, [pc, #260]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005310:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0ef      	beq.n	80052fc <HAL_RCC_OscConfig+0x3ec>
 800531c:	e01b      	b.n	8005356 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800531e:	4b3d      	ldr	r3, [pc, #244]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005320:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005324:	4a3b      	ldr	r2, [pc, #236]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005326:	f023 0301 	bic.w	r3, r3, #1
 800532a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800532e:	f7fc fff1 	bl	8002314 <HAL_GetTick>
 8005332:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005334:	e008      	b.n	8005348 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005336:	f7fc ffed 	bl	8002314 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	2b02      	cmp	r3, #2
 8005342:	d901      	bls.n	8005348 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e1ef      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005348:	4b32      	ldr	r3, [pc, #200]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800534a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800534e:	f003 0302 	and.w	r3, r3, #2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1ef      	bne.n	8005336 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0304 	and.w	r3, r3, #4
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 80a6 	beq.w	80054b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005364:	2300      	movs	r3, #0
 8005366:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005368:	4b2a      	ldr	r3, [pc, #168]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800536a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800536c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10d      	bne.n	8005390 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005374:	4b27      	ldr	r3, [pc, #156]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005378:	4a26      	ldr	r2, [pc, #152]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 800537a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800537e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005380:	4b24      	ldr	r3, [pc, #144]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005384:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005388:	60bb      	str	r3, [r7, #8]
 800538a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800538c:	2301      	movs	r3, #1
 800538e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005390:	4b21      	ldr	r3, [pc, #132]	@ (8005418 <HAL_RCC_OscConfig+0x508>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005398:	2b00      	cmp	r3, #0
 800539a:	d118      	bne.n	80053ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800539c:	4b1e      	ldr	r3, [pc, #120]	@ (8005418 <HAL_RCC_OscConfig+0x508>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005418 <HAL_RCC_OscConfig+0x508>)
 80053a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053a8:	f7fc ffb4 	bl	8002314 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b0:	f7fc ffb0 	bl	8002314 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e1b2      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053c2:	4b15      	ldr	r3, [pc, #84]	@ (8005418 <HAL_RCC_OscConfig+0x508>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0f0      	beq.n	80053b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d108      	bne.n	80053e8 <HAL_RCC_OscConfig+0x4d8>
 80053d6:	4b0f      	ldr	r3, [pc, #60]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80053d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80053de:	f043 0301 	orr.w	r3, r3, #1
 80053e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80053e6:	e029      	b.n	800543c <HAL_RCC_OscConfig+0x52c>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	2b05      	cmp	r3, #5
 80053ee:	d115      	bne.n	800541c <HAL_RCC_OscConfig+0x50c>
 80053f0:	4b08      	ldr	r3, [pc, #32]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80053f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f6:	4a07      	ldr	r2, [pc, #28]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 80053f8:	f043 0304 	orr.w	r3, r3, #4
 80053fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005400:	4b04      	ldr	r3, [pc, #16]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005406:	4a03      	ldr	r2, [pc, #12]	@ (8005414 <HAL_RCC_OscConfig+0x504>)
 8005408:	f043 0301 	orr.w	r3, r3, #1
 800540c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005410:	e014      	b.n	800543c <HAL_RCC_OscConfig+0x52c>
 8005412:	bf00      	nop
 8005414:	40021000 	.word	0x40021000
 8005418:	40007000 	.word	0x40007000
 800541c:	4b9a      	ldr	r3, [pc, #616]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 800541e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005422:	4a99      	ldr	r2, [pc, #612]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005424:	f023 0301 	bic.w	r3, r3, #1
 8005428:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800542c:	4b96      	ldr	r3, [pc, #600]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 800542e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005432:	4a95      	ldr	r2, [pc, #596]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005434:	f023 0304 	bic.w	r3, r3, #4
 8005438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d016      	beq.n	8005472 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005444:	f7fc ff66 	bl	8002314 <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800544a:	e00a      	b.n	8005462 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800544c:	f7fc ff62 	bl	8002314 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800545a:	4293      	cmp	r3, r2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e162      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005462:	4b89      	ldr	r3, [pc, #548]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d0ed      	beq.n	800544c <HAL_RCC_OscConfig+0x53c>
 8005470:	e015      	b.n	800549e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005472:	f7fc ff4f 	bl	8002314 <HAL_GetTick>
 8005476:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005478:	e00a      	b.n	8005490 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800547a:	f7fc ff4b 	bl	8002314 <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005488:	4293      	cmp	r3, r2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e14b      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005490:	4b7d      	ldr	r3, [pc, #500]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005496:	f003 0302 	and.w	r3, r3, #2
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1ed      	bne.n	800547a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800549e:	7ffb      	ldrb	r3, [r7, #31]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d105      	bne.n	80054b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a4:	4b78      	ldr	r3, [pc, #480]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80054a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a8:	4a77      	ldr	r2, [pc, #476]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80054aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0320 	and.w	r3, r3, #32
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d03c      	beq.n	8005536 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01c      	beq.n	80054fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80054c4:	4b70      	ldr	r3, [pc, #448]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80054c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054ca:	4a6f      	ldr	r2, [pc, #444]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80054cc:	f043 0301 	orr.w	r3, r3, #1
 80054d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d4:	f7fc ff1e 	bl	8002314 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054dc:	f7fc ff1a 	bl	8002314 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e11c      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054ee:	4b66      	ldr	r3, [pc, #408]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80054f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0ef      	beq.n	80054dc <HAL_RCC_OscConfig+0x5cc>
 80054fc:	e01b      	b.n	8005536 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80054fe:	4b62      	ldr	r3, [pc, #392]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005500:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005504:	4a60      	ldr	r2, [pc, #384]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005506:	f023 0301 	bic.w	r3, r3, #1
 800550a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800550e:	f7fc ff01 	bl	8002314 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005516:	f7fc fefd 	bl	8002314 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e0ff      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005528:	4b57      	ldr	r3, [pc, #348]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 800552a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800552e:	f003 0302 	and.w	r3, r3, #2
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1ef      	bne.n	8005516 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553a:	2b00      	cmp	r3, #0
 800553c:	f000 80f3 	beq.w	8005726 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005544:	2b02      	cmp	r3, #2
 8005546:	f040 80c9 	bne.w	80056dc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800554a:	4b4f      	ldr	r3, [pc, #316]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f003 0203 	and.w	r2, r3, #3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555a:	429a      	cmp	r2, r3
 800555c:	d12c      	bne.n	80055b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005568:	3b01      	subs	r3, #1
 800556a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800556c:	429a      	cmp	r2, r3
 800556e:	d123      	bne.n	80055b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800557a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800557c:	429a      	cmp	r2, r3
 800557e:	d11b      	bne.n	80055b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800558c:	429a      	cmp	r2, r3
 800558e:	d113      	bne.n	80055b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559a:	085b      	lsrs	r3, r3, #1
 800559c:	3b01      	subs	r3, #1
 800559e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d109      	bne.n	80055b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	085b      	lsrs	r3, r3, #1
 80055b0:	3b01      	subs	r3, #1
 80055b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d06b      	beq.n	8005690 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	2b0c      	cmp	r3, #12
 80055bc:	d062      	beq.n	8005684 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80055be:	4b32      	ldr	r3, [pc, #200]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e0ac      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80055ce:	4b2e      	ldr	r3, [pc, #184]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a2d      	ldr	r2, [pc, #180]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80055d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055da:	f7fc fe9b 	bl	8002314 <HAL_GetTick>
 80055de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055e0:	e008      	b.n	80055f4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055e2:	f7fc fe97 	bl	8002314 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d901      	bls.n	80055f4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e099      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055f4:	4b24      	ldr	r3, [pc, #144]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d1f0      	bne.n	80055e2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005600:	4b21      	ldr	r3, [pc, #132]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005602:	68da      	ldr	r2, [r3, #12]
 8005604:	4b21      	ldr	r3, [pc, #132]	@ (800568c <HAL_RCC_OscConfig+0x77c>)
 8005606:	4013      	ands	r3, r2
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005610:	3a01      	subs	r2, #1
 8005612:	0112      	lsls	r2, r2, #4
 8005614:	4311      	orrs	r1, r2
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800561a:	0212      	lsls	r2, r2, #8
 800561c:	4311      	orrs	r1, r2
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005622:	0852      	lsrs	r2, r2, #1
 8005624:	3a01      	subs	r2, #1
 8005626:	0552      	lsls	r2, r2, #21
 8005628:	4311      	orrs	r1, r2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800562e:	0852      	lsrs	r2, r2, #1
 8005630:	3a01      	subs	r2, #1
 8005632:	0652      	lsls	r2, r2, #25
 8005634:	4311      	orrs	r1, r2
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800563a:	06d2      	lsls	r2, r2, #27
 800563c:	430a      	orrs	r2, r1
 800563e:	4912      	ldr	r1, [pc, #72]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005640:	4313      	orrs	r3, r2
 8005642:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005644:	4b10      	ldr	r3, [pc, #64]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a0f      	ldr	r2, [pc, #60]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 800564a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800564e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005650:	4b0d      	ldr	r3, [pc, #52]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	4a0c      	ldr	r2, [pc, #48]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005656:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800565a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800565c:	f7fc fe5a 	bl	8002314 <HAL_GetTick>
 8005660:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005662:	e008      	b.n	8005676 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005664:	f7fc fe56 	bl	8002314 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e058      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005676:	4b04      	ldr	r3, [pc, #16]	@ (8005688 <HAL_RCC_OscConfig+0x778>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d0f0      	beq.n	8005664 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005682:	e050      	b.n	8005726 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e04f      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
 8005688:	40021000 	.word	0x40021000
 800568c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005690:	4b27      	ldr	r3, [pc, #156]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d144      	bne.n	8005726 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800569c:	4b24      	ldr	r3, [pc, #144]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a23      	ldr	r2, [pc, #140]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 80056a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056a8:	4b21      	ldr	r3, [pc, #132]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	4a20      	ldr	r2, [pc, #128]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 80056ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80056b4:	f7fc fe2e 	bl	8002314 <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ba:	e008      	b.n	80056ce <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056bc:	f7fc fe2a 	bl	8002314 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e02c      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ce:	4b18      	ldr	r3, [pc, #96]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d0f0      	beq.n	80056bc <HAL_RCC_OscConfig+0x7ac>
 80056da:	e024      	b.n	8005726 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	2b0c      	cmp	r3, #12
 80056e0:	d01f      	beq.n	8005722 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e2:	4b13      	ldr	r3, [pc, #76]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a12      	ldr	r2, [pc, #72]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 80056e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ee:	f7fc fe11 	bl	8002314 <HAL_GetTick>
 80056f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056f4:	e008      	b.n	8005708 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056f6:	f7fc fe0d 	bl	8002314 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e00f      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005708:	4b09      	ldr	r3, [pc, #36]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1f0      	bne.n	80056f6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005714:	4b06      	ldr	r3, [pc, #24]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	4905      	ldr	r1, [pc, #20]	@ (8005730 <HAL_RCC_OscConfig+0x820>)
 800571a:	4b06      	ldr	r3, [pc, #24]	@ (8005734 <HAL_RCC_OscConfig+0x824>)
 800571c:	4013      	ands	r3, r2
 800571e:	60cb      	str	r3, [r1, #12]
 8005720:	e001      	b.n	8005726 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e000      	b.n	8005728 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3720      	adds	r7, #32
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	40021000 	.word	0x40021000
 8005734:	feeefffc 	.word	0xfeeefffc

08005738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e0e7      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800574c:	4b75      	ldr	r3, [pc, #468]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0307 	and.w	r3, r3, #7
 8005754:	683a      	ldr	r2, [r7, #0]
 8005756:	429a      	cmp	r2, r3
 8005758:	d910      	bls.n	800577c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800575a:	4b72      	ldr	r3, [pc, #456]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f023 0207 	bic.w	r2, r3, #7
 8005762:	4970      	ldr	r1, [pc, #448]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	4313      	orrs	r3, r2
 8005768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800576a:	4b6e      	ldr	r3, [pc, #440]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0cf      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d010      	beq.n	80057aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	4b66      	ldr	r3, [pc, #408]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005794:	429a      	cmp	r2, r3
 8005796:	d908      	bls.n	80057aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005798:	4b63      	ldr	r3, [pc, #396]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	4960      	ldr	r1, [pc, #384]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d04c      	beq.n	8005850 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	2b03      	cmp	r3, #3
 80057bc:	d107      	bne.n	80057ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057be:	4b5a      	ldr	r3, [pc, #360]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d121      	bne.n	800580e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e0a6      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d107      	bne.n	80057e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057d6:	4b54      	ldr	r3, [pc, #336]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d115      	bne.n	800580e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e09a      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d107      	bne.n	80057fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057ee:	4b4e      	ldr	r3, [pc, #312]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d109      	bne.n	800580e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e08e      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005806:	2b00      	cmp	r3, #0
 8005808:	d101      	bne.n	800580e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e086      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800580e:	4b46      	ldr	r3, [pc, #280]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f023 0203 	bic.w	r2, r3, #3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	4943      	ldr	r1, [pc, #268]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 800581c:	4313      	orrs	r3, r2
 800581e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005820:	f7fc fd78 	bl	8002314 <HAL_GetTick>
 8005824:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005826:	e00a      	b.n	800583e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005828:	f7fc fd74 	bl	8002314 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005836:	4293      	cmp	r3, r2
 8005838:	d901      	bls.n	800583e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e06e      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800583e:	4b3a      	ldr	r3, [pc, #232]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 020c 	and.w	r2, r3, #12
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	429a      	cmp	r2, r3
 800584e:	d1eb      	bne.n	8005828 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d010      	beq.n	800587e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	4b31      	ldr	r3, [pc, #196]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005868:	429a      	cmp	r2, r3
 800586a:	d208      	bcs.n	800587e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800586c:	4b2e      	ldr	r3, [pc, #184]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	492b      	ldr	r1, [pc, #172]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 800587a:	4313      	orrs	r3, r2
 800587c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800587e:	4b29      	ldr	r3, [pc, #164]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d210      	bcs.n	80058ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800588c:	4b25      	ldr	r3, [pc, #148]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f023 0207 	bic.w	r2, r3, #7
 8005894:	4923      	ldr	r1, [pc, #140]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	4313      	orrs	r3, r2
 800589a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800589c:	4b21      	ldr	r3, [pc, #132]	@ (8005924 <HAL_RCC_ClockConfig+0x1ec>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0307 	and.w	r3, r3, #7
 80058a4:	683a      	ldr	r2, [r7, #0]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d001      	beq.n	80058ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e036      	b.n	800591c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0304 	and.w	r3, r3, #4
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d008      	beq.n	80058cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	4918      	ldr	r1, [pc, #96]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d009      	beq.n	80058ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058d8:	4b13      	ldr	r3, [pc, #76]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	4910      	ldr	r1, [pc, #64]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058ec:	f000 f824 	bl	8005938 <HAL_RCC_GetSysClockFreq>
 80058f0:	4602      	mov	r2, r0
 80058f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005928 <HAL_RCC_ClockConfig+0x1f0>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	091b      	lsrs	r3, r3, #4
 80058f8:	f003 030f 	and.w	r3, r3, #15
 80058fc:	490b      	ldr	r1, [pc, #44]	@ (800592c <HAL_RCC_ClockConfig+0x1f4>)
 80058fe:	5ccb      	ldrb	r3, [r1, r3]
 8005900:	f003 031f 	and.w	r3, r3, #31
 8005904:	fa22 f303 	lsr.w	r3, r2, r3
 8005908:	4a09      	ldr	r2, [pc, #36]	@ (8005930 <HAL_RCC_ClockConfig+0x1f8>)
 800590a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800590c:	4b09      	ldr	r3, [pc, #36]	@ (8005934 <HAL_RCC_ClockConfig+0x1fc>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4618      	mov	r0, r3
 8005912:	f7fc fcaf 	bl	8002274 <HAL_InitTick>
 8005916:	4603      	mov	r3, r0
 8005918:	72fb      	strb	r3, [r7, #11]

  return status;
 800591a:	7afb      	ldrb	r3, [r7, #11]
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40022000 	.word	0x40022000
 8005928:	40021000 	.word	0x40021000
 800592c:	0800a070 	.word	0x0800a070
 8005930:	2000016c 	.word	0x2000016c
 8005934:	20000170 	.word	0x20000170

08005938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005938:	b480      	push	{r7}
 800593a:	b089      	sub	sp, #36	@ 0x24
 800593c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800593e:	2300      	movs	r3, #0
 8005940:	61fb      	str	r3, [r7, #28]
 8005942:	2300      	movs	r3, #0
 8005944:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005946:	4b3e      	ldr	r3, [pc, #248]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f003 030c 	and.w	r3, r3, #12
 800594e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005950:	4b3b      	ldr	r3, [pc, #236]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f003 0303 	and.w	r3, r3, #3
 8005958:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d005      	beq.n	800596c <HAL_RCC_GetSysClockFreq+0x34>
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	2b0c      	cmp	r3, #12
 8005964:	d121      	bne.n	80059aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2b01      	cmp	r3, #1
 800596a:	d11e      	bne.n	80059aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800596c:	4b34      	ldr	r3, [pc, #208]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	d107      	bne.n	8005988 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005978:	4b31      	ldr	r3, [pc, #196]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 800597a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800597e:	0a1b      	lsrs	r3, r3, #8
 8005980:	f003 030f 	and.w	r3, r3, #15
 8005984:	61fb      	str	r3, [r7, #28]
 8005986:	e005      	b.n	8005994 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005988:	4b2d      	ldr	r3, [pc, #180]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	f003 030f 	and.w	r3, r3, #15
 8005992:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005994:	4a2b      	ldr	r2, [pc, #172]	@ (8005a44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800599c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10d      	bne.n	80059c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059a8:	e00a      	b.n	80059c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	2b04      	cmp	r3, #4
 80059ae:	d102      	bne.n	80059b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059b0:	4b25      	ldr	r3, [pc, #148]	@ (8005a48 <HAL_RCC_GetSysClockFreq+0x110>)
 80059b2:	61bb      	str	r3, [r7, #24]
 80059b4:	e004      	b.n	80059c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d101      	bne.n	80059c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059bc:	4b23      	ldr	r3, [pc, #140]	@ (8005a4c <HAL_RCC_GetSysClockFreq+0x114>)
 80059be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	2b0c      	cmp	r3, #12
 80059c4:	d134      	bne.n	8005a30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	f003 0303 	and.w	r3, r3, #3
 80059ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d003      	beq.n	80059de <HAL_RCC_GetSysClockFreq+0xa6>
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	2b03      	cmp	r3, #3
 80059da:	d003      	beq.n	80059e4 <HAL_RCC_GetSysClockFreq+0xac>
 80059dc:	e005      	b.n	80059ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80059de:	4b1a      	ldr	r3, [pc, #104]	@ (8005a48 <HAL_RCC_GetSysClockFreq+0x110>)
 80059e0:	617b      	str	r3, [r7, #20]
      break;
 80059e2:	e005      	b.n	80059f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80059e4:	4b19      	ldr	r3, [pc, #100]	@ (8005a4c <HAL_RCC_GetSysClockFreq+0x114>)
 80059e6:	617b      	str	r3, [r7, #20]
      break;
 80059e8:	e002      	b.n	80059f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	617b      	str	r3, [r7, #20]
      break;
 80059ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059f0:	4b13      	ldr	r3, [pc, #76]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	091b      	lsrs	r3, r3, #4
 80059f6:	f003 0307 	and.w	r3, r3, #7
 80059fa:	3301      	adds	r3, #1
 80059fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80059fe:	4b10      	ldr	r3, [pc, #64]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	0a1b      	lsrs	r3, r3, #8
 8005a04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	fb03 f202 	mul.w	r2, r3, r2
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a16:	4b0a      	ldr	r3, [pc, #40]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	0e5b      	lsrs	r3, r3, #25
 8005a1c:	f003 0303 	and.w	r3, r3, #3
 8005a20:	3301      	adds	r3, #1
 8005a22:	005b      	lsls	r3, r3, #1
 8005a24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005a30:	69bb      	ldr	r3, [r7, #24]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3724      	adds	r7, #36	@ 0x24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	40021000 	.word	0x40021000
 8005a44:	0800a080 	.word	0x0800a080
 8005a48:	00f42400 	.word	0x00f42400
 8005a4c:	007a1200 	.word	0x007a1200

08005a50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b086      	sub	sp, #24
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005a58:	2300      	movs	r3, #0
 8005a5a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8005b08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005a68:	f7ff f9ee 	bl	8004e48 <HAL_PWREx_GetVoltageRange>
 8005a6c:	6178      	str	r0, [r7, #20]
 8005a6e:	e014      	b.n	8005a9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a70:	4b25      	ldr	r3, [pc, #148]	@ (8005b08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a74:	4a24      	ldr	r2, [pc, #144]	@ (8005b08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a7c:	4b22      	ldr	r3, [pc, #136]	@ (8005b08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a84:	60fb      	str	r3, [r7, #12]
 8005a86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005a88:	f7ff f9de 	bl	8004e48 <HAL_PWREx_GetVoltageRange>
 8005a8c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8005b08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a92:	4a1d      	ldr	r2, [pc, #116]	@ (8005b08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005a94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a98:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa0:	d10b      	bne.n	8005aba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b80      	cmp	r3, #128	@ 0x80
 8005aa6:	d919      	bls.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2ba0      	cmp	r3, #160	@ 0xa0
 8005aac:	d902      	bls.n	8005ab4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005aae:	2302      	movs	r3, #2
 8005ab0:	613b      	str	r3, [r7, #16]
 8005ab2:	e013      	b.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	613b      	str	r3, [r7, #16]
 8005ab8:	e010      	b.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b80      	cmp	r3, #128	@ 0x80
 8005abe:	d902      	bls.n	8005ac6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	613b      	str	r3, [r7, #16]
 8005ac4:	e00a      	b.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b80      	cmp	r3, #128	@ 0x80
 8005aca:	d102      	bne.n	8005ad2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005acc:	2302      	movs	r3, #2
 8005ace:	613b      	str	r3, [r7, #16]
 8005ad0:	e004      	b.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b70      	cmp	r3, #112	@ 0x70
 8005ad6:	d101      	bne.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ad8:	2301      	movs	r3, #1
 8005ada:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005adc:	4b0b      	ldr	r3, [pc, #44]	@ (8005b0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f023 0207 	bic.w	r2, r3, #7
 8005ae4:	4909      	ldr	r1, [pc, #36]	@ (8005b0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005aec:	4b07      	ldr	r3, [pc, #28]	@ (8005b0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d001      	beq.n	8005afe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e000      	b.n	8005b00 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	40022000 	.word	0x40022000

08005b10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b18:	2300      	movs	r3, #0
 8005b1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d031      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b30:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005b34:	d01a      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005b36:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005b3a:	d814      	bhi.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d009      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005b40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b44:	d10f      	bne.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005b46:	4b5d      	ldr	r3, [pc, #372]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	4a5c      	ldr	r2, [pc, #368]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b50:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005b52:	e00c      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	3304      	adds	r3, #4
 8005b58:	2100      	movs	r1, #0
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f000 fa22 	bl	8005fa4 <RCCEx_PLLSAI1_Config>
 8005b60:	4603      	mov	r3, r0
 8005b62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005b64:	e003      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	74fb      	strb	r3, [r7, #19]
      break;
 8005b6a:	e000      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005b6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b6e:	7cfb      	ldrb	r3, [r7, #19]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10b      	bne.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b74:	4b51      	ldr	r3, [pc, #324]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b82:	494e      	ldr	r1, [pc, #312]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005b8a:	e001      	b.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b8c:	7cfb      	ldrb	r3, [r7, #19]
 8005b8e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	f000 809e 	beq.w	8005cda <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005ba2:	4b46      	ldr	r3, [pc, #280]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e000      	b.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00d      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bb8:	4b40      	ldr	r3, [pc, #256]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bcc:	60bb      	str	r3, [r7, #8]
 8005bce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bd4:	4b3a      	ldr	r3, [pc, #232]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a39      	ldr	r2, [pc, #228]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bde:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005be0:	f7fc fb98 	bl	8002314 <HAL_GetTick>
 8005be4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005be6:	e009      	b.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005be8:	f7fc fb94 	bl	8002314 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d902      	bls.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	74fb      	strb	r3, [r7, #19]
        break;
 8005bfa:	e005      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005bfc:	4b30      	ldr	r3, [pc, #192]	@ (8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0ef      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005c08:	7cfb      	ldrb	r3, [r7, #19]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d15a      	bne.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c0e:	4b2b      	ldr	r3, [pc, #172]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c18:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01e      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d019      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c2a:	4b24      	ldr	r3, [pc, #144]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c34:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c36:	4b21      	ldr	r3, [pc, #132]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c46:	4b1d      	ldr	r3, [pc, #116]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c56:	4a19      	ldr	r2, [pc, #100]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d016      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c68:	f7fc fb54 	bl	8002314 <HAL_GetTick>
 8005c6c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c6e:	e00b      	b.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c70:	f7fc fb50 	bl	8002314 <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d902      	bls.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	74fb      	strb	r3, [r7, #19]
            break;
 8005c86:	e006      	b.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c88:	4b0c      	ldr	r3, [pc, #48]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d0ec      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005c96:	7cfb      	ldrb	r3, [r7, #19]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d10b      	bne.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c9c:	4b07      	ldr	r3, [pc, #28]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005caa:	4904      	ldr	r1, [pc, #16]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005cb2:	e009      	b.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005cb4:	7cfb      	ldrb	r3, [r7, #19]
 8005cb6:	74bb      	strb	r3, [r7, #18]
 8005cb8:	e006      	b.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005cba:	bf00      	nop
 8005cbc:	40021000 	.word	0x40021000
 8005cc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cc4:	7cfb      	ldrb	r3, [r7, #19]
 8005cc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005cc8:	7c7b      	ldrb	r3, [r7, #17]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d105      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cce:	4b8d      	ldr	r3, [pc, #564]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd2:	4a8c      	ldr	r2, [pc, #560]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005cd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cd8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0301 	and.w	r3, r3, #1
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ce6:	4b87      	ldr	r3, [pc, #540]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cec:	f023 0203 	bic.w	r2, r3, #3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	4983      	ldr	r1, [pc, #524]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00a      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d08:	4b7e      	ldr	r3, [pc, #504]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d0e:	f023 020c 	bic.w	r2, r3, #12
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d16:	497b      	ldr	r1, [pc, #492]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0304 	and.w	r3, r3, #4
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d2a:	4b76      	ldr	r3, [pc, #472]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d30:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d38:	4972      	ldr	r1, [pc, #456]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0320 	and.w	r3, r3, #32
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00a      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d4c:	4b6d      	ldr	r3, [pc, #436]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5a:	496a      	ldr	r1, [pc, #424]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00a      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d6e:	4b65      	ldr	r3, [pc, #404]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d7c:	4961      	ldr	r1, [pc, #388]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00a      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d90:	4b5c      	ldr	r3, [pc, #368]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9e:	4959      	ldr	r1, [pc, #356]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00a      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005db2:	4b54      	ldr	r3, [pc, #336]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005db8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc0:	4950      	ldr	r1, [pc, #320]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00a      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005dd4:	4b4b      	ldr	r3, [pc, #300]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dda:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de2:	4948      	ldr	r1, [pc, #288]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00a      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005df6:	4b43      	ldr	r3, [pc, #268]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e04:	493f      	ldr	r1, [pc, #252]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d028      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e18:	4b3a      	ldr	r3, [pc, #232]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e26:	4937      	ldr	r1, [pc, #220]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e36:	d106      	bne.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e38:	4b32      	ldr	r3, [pc, #200]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	4a31      	ldr	r2, [pc, #196]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e42:	60d3      	str	r3, [r2, #12]
 8005e44:	e011      	b.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005e4e:	d10c      	bne.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	3304      	adds	r3, #4
 8005e54:	2101      	movs	r1, #1
 8005e56:	4618      	mov	r0, r3
 8005e58:	f000 f8a4 	bl	8005fa4 <RCCEx_PLLSAI1_Config>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005e60:	7cfb      	ldrb	r3, [r7, #19]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8005e66:	7cfb      	ldrb	r3, [r7, #19]
 8005e68:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d028      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005e76:	4b23      	ldr	r3, [pc, #140]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e7c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e84:	491f      	ldr	r1, [pc, #124]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e94:	d106      	bne.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e96:	4b1b      	ldr	r3, [pc, #108]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	4a1a      	ldr	r2, [pc, #104]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005e9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ea0:	60d3      	str	r3, [r2, #12]
 8005ea2:	e011      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ea8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005eac:	d10c      	bne.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	2101      	movs	r1, #1
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 f875 	bl	8005fa4 <RCCEx_PLLSAI1_Config>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ebe:	7cfb      	ldrb	r3, [r7, #19]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005ec4:	7cfb      	ldrb	r3, [r7, #19]
 8005ec6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d02b      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ee2:	4908      	ldr	r1, [pc, #32]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ef2:	d109      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ef4:	4b03      	ldr	r3, [pc, #12]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	4a02      	ldr	r2, [pc, #8]	@ (8005f04 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005efa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005efe:	60d3      	str	r3, [r2, #12]
 8005f00:	e014      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005f02:	bf00      	nop
 8005f04:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f10:	d10c      	bne.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	3304      	adds	r3, #4
 8005f16:	2101      	movs	r1, #1
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 f843 	bl	8005fa4 <RCCEx_PLLSAI1_Config>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f22:	7cfb      	ldrb	r3, [r7, #19]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d001      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005f28:	7cfb      	ldrb	r3, [r7, #19]
 8005f2a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d01c      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f38:	4b19      	ldr	r3, [pc, #100]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f46:	4916      	ldr	r1, [pc, #88]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f56:	d10c      	bne.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	2102      	movs	r1, #2
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f000 f820 	bl	8005fa4 <RCCEx_PLLSAI1_Config>
 8005f64:	4603      	mov	r3, r0
 8005f66:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005f68:	7cfb      	ldrb	r3, [r7, #19]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d001      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8005f6e:	7cfb      	ldrb	r3, [r7, #19]
 8005f70:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00a      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005f7e:	4b08      	ldr	r3, [pc, #32]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f84:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f8c:	4904      	ldr	r1, [pc, #16]	@ (8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005f94:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3718      	adds	r7, #24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	40021000 	.word	0x40021000

08005fa4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005fb2:	4b74      	ldr	r3, [pc, #464]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	f003 0303 	and.w	r3, r3, #3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d018      	beq.n	8005ff0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005fbe:	4b71      	ldr	r3, [pc, #452]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f003 0203 	and.w	r2, r3, #3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d10d      	bne.n	8005fea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
       ||
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d009      	beq.n	8005fea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005fd6:	4b6b      	ldr	r3, [pc, #428]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	091b      	lsrs	r3, r3, #4
 8005fdc:	f003 0307 	and.w	r3, r3, #7
 8005fe0:	1c5a      	adds	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
       ||
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d047      	beq.n	800607a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	73fb      	strb	r3, [r7, #15]
 8005fee:	e044      	b.n	800607a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b03      	cmp	r3, #3
 8005ff6:	d018      	beq.n	800602a <RCCEx_PLLSAI1_Config+0x86>
 8005ff8:	2b03      	cmp	r3, #3
 8005ffa:	d825      	bhi.n	8006048 <RCCEx_PLLSAI1_Config+0xa4>
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d002      	beq.n	8006006 <RCCEx_PLLSAI1_Config+0x62>
 8006000:	2b02      	cmp	r3, #2
 8006002:	d009      	beq.n	8006018 <RCCEx_PLLSAI1_Config+0x74>
 8006004:	e020      	b.n	8006048 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006006:	4b5f      	ldr	r3, [pc, #380]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d11d      	bne.n	800604e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006016:	e01a      	b.n	800604e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006018:	4b5a      	ldr	r3, [pc, #360]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006020:	2b00      	cmp	r3, #0
 8006022:	d116      	bne.n	8006052 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006028:	e013      	b.n	8006052 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800602a:	4b56      	ldr	r3, [pc, #344]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10f      	bne.n	8006056 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006036:	4b53      	ldr	r3, [pc, #332]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d109      	bne.n	8006056 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006046:	e006      	b.n	8006056 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	73fb      	strb	r3, [r7, #15]
      break;
 800604c:	e004      	b.n	8006058 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800604e:	bf00      	nop
 8006050:	e002      	b.n	8006058 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006052:	bf00      	nop
 8006054:	e000      	b.n	8006058 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006056:	bf00      	nop
    }

    if(status == HAL_OK)
 8006058:	7bfb      	ldrb	r3, [r7, #15]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d10d      	bne.n	800607a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800605e:	4b49      	ldr	r3, [pc, #292]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6819      	ldr	r1, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	3b01      	subs	r3, #1
 8006070:	011b      	lsls	r3, r3, #4
 8006072:	430b      	orrs	r3, r1
 8006074:	4943      	ldr	r1, [pc, #268]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006076:	4313      	orrs	r3, r2
 8006078:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800607a:	7bfb      	ldrb	r3, [r7, #15]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d17c      	bne.n	800617a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006080:	4b40      	ldr	r3, [pc, #256]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a3f      	ldr	r2, [pc, #252]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006086:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800608a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800608c:	f7fc f942 	bl	8002314 <HAL_GetTick>
 8006090:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006092:	e009      	b.n	80060a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006094:	f7fc f93e 	bl	8002314 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d902      	bls.n	80060a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	73fb      	strb	r3, [r7, #15]
        break;
 80060a6:	e005      	b.n	80060b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80060a8:	4b36      	ldr	r3, [pc, #216]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1ef      	bne.n	8006094 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d15f      	bne.n	800617a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d110      	bne.n	80060e2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060c0:	4b30      	ldr	r3, [pc, #192]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80060c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	6892      	ldr	r2, [r2, #8]
 80060d0:	0211      	lsls	r1, r2, #8
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	68d2      	ldr	r2, [r2, #12]
 80060d6:	06d2      	lsls	r2, r2, #27
 80060d8:	430a      	orrs	r2, r1
 80060da:	492a      	ldr	r1, [pc, #168]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060dc:	4313      	orrs	r3, r2
 80060de:	610b      	str	r3, [r1, #16]
 80060e0:	e027      	b.n	8006132 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d112      	bne.n	800610e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060e8:	4b26      	ldr	r3, [pc, #152]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80060f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	6892      	ldr	r2, [r2, #8]
 80060f8:	0211      	lsls	r1, r2, #8
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	6912      	ldr	r2, [r2, #16]
 80060fe:	0852      	lsrs	r2, r2, #1
 8006100:	3a01      	subs	r2, #1
 8006102:	0552      	lsls	r2, r2, #21
 8006104:	430a      	orrs	r2, r1
 8006106:	491f      	ldr	r1, [pc, #124]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006108:	4313      	orrs	r3, r2
 800610a:	610b      	str	r3, [r1, #16]
 800610c:	e011      	b.n	8006132 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800610e:	4b1d      	ldr	r3, [pc, #116]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006116:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	6892      	ldr	r2, [r2, #8]
 800611e:	0211      	lsls	r1, r2, #8
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	6952      	ldr	r2, [r2, #20]
 8006124:	0852      	lsrs	r2, r2, #1
 8006126:	3a01      	subs	r2, #1
 8006128:	0652      	lsls	r2, r2, #25
 800612a:	430a      	orrs	r2, r1
 800612c:	4915      	ldr	r1, [pc, #84]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 800612e:	4313      	orrs	r3, r2
 8006130:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006132:	4b14      	ldr	r3, [pc, #80]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a13      	ldr	r2, [pc, #76]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006138:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800613c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800613e:	f7fc f8e9 	bl	8002314 <HAL_GetTick>
 8006142:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006144:	e009      	b.n	800615a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006146:	f7fc f8e5 	bl	8002314 <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d902      	bls.n	800615a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	73fb      	strb	r3, [r7, #15]
          break;
 8006158:	e005      	b.n	8006166 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800615a:	4b0a      	ldr	r3, [pc, #40]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0ef      	beq.n	8006146 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006166:	7bfb      	ldrb	r3, [r7, #15]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d106      	bne.n	800617a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800616c:	4b05      	ldr	r3, [pc, #20]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 800616e:	691a      	ldr	r2, [r3, #16]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	4903      	ldr	r1, [pc, #12]	@ (8006184 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006176:	4313      	orrs	r3, r2
 8006178:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800617a:	7bfb      	ldrb	r3, [r7, #15]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	40021000 	.word	0x40021000

08006188 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d101      	bne.n	800619a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e095      	b.n	80062c6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d108      	bne.n	80061b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061aa:	d009      	beq.n	80061c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	61da      	str	r2, [r3, #28]
 80061b2:	e005      	b.n	80061c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d106      	bne.n	80061e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7fb fe14 	bl	8001e08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006200:	d902      	bls.n	8006208 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006202:	2300      	movs	r3, #0
 8006204:	60fb      	str	r3, [r7, #12]
 8006206:	e002      	b.n	800620e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800620c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006216:	d007      	beq.n	8006228 <HAL_SPI_Init+0xa0>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006220:	d002      	beq.n	8006228 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006238:	431a      	orrs	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	f003 0302 	and.w	r3, r3, #2
 8006242:	431a      	orrs	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	f003 0301 	and.w	r3, r3, #1
 800624c:	431a      	orrs	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006256:	431a      	orrs	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006260:	431a      	orrs	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800626a:	ea42 0103 	orr.w	r1, r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006272:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	430a      	orrs	r2, r1
 800627c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	699b      	ldr	r3, [r3, #24]
 8006282:	0c1b      	lsrs	r3, r3, #16
 8006284:	f003 0204 	and.w	r2, r3, #4
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800628c:	f003 0310 	and.w	r3, r3, #16
 8006290:	431a      	orrs	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006296:	f003 0308 	and.w	r3, r3, #8
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80062a4:	ea42 0103 	orr.w	r1, r2, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
	...

080062d0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
 80062dc:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062e4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80062ec:	7dfb      	ldrb	r3, [r7, #23]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d00c      	beq.n	800630c <HAL_SPI_TransmitReceive_DMA+0x3c>
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062f8:	d106      	bne.n	8006308 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d102      	bne.n	8006308 <HAL_SPI_TransmitReceive_DMA+0x38>
 8006302:	7dfb      	ldrb	r3, [r7, #23]
 8006304:	2b04      	cmp	r3, #4
 8006306:	d001      	beq.n	800630c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006308:	2302      	movs	r3, #2
 800630a:	e158      	b.n	80065be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006318:	887b      	ldrh	r3, [r7, #2]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e14d      	b.n	80065be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006328:	2b01      	cmp	r3, #1
 800632a:	d101      	bne.n	8006330 <HAL_SPI_TransmitReceive_DMA+0x60>
 800632c:	2302      	movs	r3, #2
 800632e:	e146      	b.n	80065be <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b04      	cmp	r3, #4
 8006342:	d003      	beq.n	800634c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2205      	movs	r2, #5
 8006348:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	887a      	ldrh	r2, [r7, #2]
 800635c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	887a      	ldrh	r2, [r7, #2]
 8006362:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	887a      	ldrh	r2, [r7, #2]
 800636e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	887a      	ldrh	r2, [r7, #2]
 8006376:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8006394:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800639e:	d908      	bls.n	80063b2 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063ae:	605a      	str	r2, [r3, #4]
 80063b0:	e06f      	b.n	8006492 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80063c0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063cc:	d126      	bne.n	800641c <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10f      	bne.n	80063fa <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	685a      	ldr	r2, [r3, #4]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80063e8:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	085b      	lsrs	r3, r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063f8:	e010      	b.n	800641c <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006408:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800640e:	b29b      	uxth	r3, r3
 8006410:	085b      	lsrs	r3, r3, #1
 8006412:	b29b      	uxth	r3, r3
 8006414:	3301      	adds	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006426:	d134      	bne.n	8006492 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006436:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800643e:	b29b      	uxth	r3, r3
 8006440:	f003 0301 	and.w	r3, r3, #1
 8006444:	2b00      	cmp	r3, #0
 8006446:	d111      	bne.n	800646c <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685a      	ldr	r2, [r3, #4]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006456:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800645e:	b29b      	uxth	r3, r3
 8006460:	085b      	lsrs	r3, r3, #1
 8006462:	b29a      	uxth	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800646a:	e012      	b.n	8006492 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800647a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006482:	b29b      	uxth	r3, r3
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	b29b      	uxth	r3, r3
 8006488:	3301      	adds	r3, #1
 800648a:	b29a      	uxth	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b04      	cmp	r3, #4
 800649c:	d108      	bne.n	80064b0 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a2:	4a49      	ldr	r2, [pc, #292]	@ (80065c8 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 80064a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064aa:	4a48      	ldr	r2, [pc, #288]	@ (80065cc <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 80064ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80064ae:	e007      	b.n	80064c0 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b4:	4a46      	ldr	r2, [pc, #280]	@ (80065d0 <HAL_SPI_TransmitReceive_DMA+0x300>)
 80064b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064bc:	4a45      	ldr	r2, [pc, #276]	@ (80065d4 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064c4:	4a44      	ldr	r2, [pc, #272]	@ (80065d8 <HAL_SPI_TransmitReceive_DMA+0x308>)
 80064c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064cc:	2200      	movs	r2, #0
 80064ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	330c      	adds	r3, #12
 80064da:	4619      	mov	r1, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064e8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80064ea:	f7fd fca3 	bl	8003e34 <HAL_DMA_Start_IT>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00b      	beq.n	800650c <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f8:	f043 0210 	orr.w	r2, r3, #16
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e058      	b.n	80065be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685a      	ldr	r2, [r3, #4]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 0201 	orr.w	r2, r2, #1
 800651a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006520:	2200      	movs	r2, #0
 8006522:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006528:	2200      	movs	r2, #0
 800652a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006530:	2200      	movs	r2, #0
 8006532:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006538:	2200      	movs	r2, #0
 800653a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006544:	4619      	mov	r1, r3
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	330c      	adds	r3, #12
 800654c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006552:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006554:	f7fd fc6e 	bl	8003e34 <HAL_DMA_Start_IT>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00b      	beq.n	8006576 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006562:	f043 0210 	orr.w	r2, r3, #16
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e023      	b.n	80065be <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006580:	2b40      	cmp	r3, #64	@ 0x40
 8006582:	d007      	beq.n	8006594 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006592:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0220 	orr.w	r2, r2, #32
 80065aa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0202 	orr.w	r2, r2, #2
 80065ba:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3718      	adds	r7, #24
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}
 80065c6:	bf00      	nop
 80065c8:	08006b91 	.word	0x08006b91
 80065cc:	08006a59 	.word	0x08006a59
 80065d0:	08006bad 	.word	0x08006bad
 80065d4:	08006b01 	.word	0x08006b01
 80065d8:	08006bc9 	.word	0x08006bc9

080065dc <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b08a      	sub	sp, #40	@ 0x28
 80065e0:	af02      	add	r7, sp, #8
 80065e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80065e4:	2300      	movs	r3, #0
 80065e6:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80065e8:	4b88      	ldr	r3, [pc, #544]	@ (800680c <HAL_SPI_Abort+0x230>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a88      	ldr	r2, [pc, #544]	@ (8006810 <HAL_SPI_Abort+0x234>)
 80065ee:	fba2 2303 	umull	r2, r3, r2, r3
 80065f2:	0a5b      	lsrs	r3, r3, #9
 80065f4:	2264      	movs	r2, #100	@ 0x64
 80065f6:	fb02 f303 	mul.w	r3, r2, r3
 80065fa:	617b      	str	r3, [r7, #20]
  count = resetcount;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0220 	bic.w	r2, r2, #32
 800660e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800661a:	2b80      	cmp	r3, #128	@ 0x80
 800661c:	d117      	bne.n	800664e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a7c      	ldr	r2, [pc, #496]	@ (8006814 <HAL_SPI_Abort+0x238>)
 8006622:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d106      	bne.n	8006638 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800662e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006636:	e008      	b.n	800664a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	3b01      	subs	r3, #1
 800663c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b07      	cmp	r3, #7
 8006648:	d1ec      	bne.n	8006624 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006658:	2b40      	cmp	r3, #64	@ 0x40
 800665a:	d117      	bne.n	800668c <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a6e      	ldr	r2, [pc, #440]	@ (8006818 <HAL_SPI_Abort+0x23c>)
 8006660:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d106      	bne.n	8006676 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800666c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006674:	e008      	b.n	8006688 <HAL_SPI_Abort+0xac>
      }
      count--;
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	3b01      	subs	r3, #1
 800667a:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006682:	b2db      	uxtb	r3, r3
 8006684:	2b07      	cmp	r3, #7
 8006686:	d1ec      	bne.n	8006662 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b02      	cmp	r3, #2
 8006698:	d141      	bne.n	800671e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d03d      	beq.n	800671e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066a6:	2200      	movs	r2, #0
 80066a8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7fd fc20 	bl	8003ef4 <HAL_DMA_Abort>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2240      	movs	r2, #64	@ 0x40
 80066be:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0202 	bic.w	r2, r2, #2
 80066ce:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80066d0:	f7fb fe20 	bl	8002314 <HAL_GetTick>
 80066d4:	4603      	mov	r3, r0
 80066d6:	461a      	mov	r2, r3
 80066d8:	2164      	movs	r1, #100	@ 0x64
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fc20 	bl	8006f20 <SPI_EndRxTxTransaction>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2240      	movs	r2, #64	@ 0x40
 80066ea:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066fa:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80066fc:	f7fb fe0a 	bl	8002314 <HAL_GetTick>
 8006700:	4603      	mov	r3, r0
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	2364      	movs	r3, #100	@ 0x64
 8006706:	2200      	movs	r2, #0
 8006708:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fb19 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d002      	beq.n	800671e <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2240      	movs	r2, #64	@ 0x40
 800671c:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b01      	cmp	r3, #1
 800672a:	d143      	bne.n	80067b4 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006730:	2b00      	cmp	r3, #0
 8006732:	d03f      	beq.n	80067b4 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006738:	2200      	movs	r2, #0
 800673a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006740:	4618      	mov	r0, r3
 8006742:	f7fd fbd7 	bl	8003ef4 <HAL_DMA_Abort>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2240      	movs	r2, #64	@ 0x40
 8006750:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006760:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8006762:	f7fb fdd7 	bl	8002314 <HAL_GetTick>
 8006766:	4603      	mov	r3, r0
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	2364      	movs	r3, #100	@ 0x64
 800676c:	2200      	movs	r2, #0
 800676e:	2180      	movs	r1, #128	@ 0x80
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 fa5f 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2240      	movs	r2, #64	@ 0x40
 8006780:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8006782:	f7fb fdc7 	bl	8002314 <HAL_GetTick>
 8006786:	4603      	mov	r3, r0
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	2364      	movs	r3, #100	@ 0x64
 800678c:	2200      	movs	r2, #0
 800678e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fad6 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d002      	beq.n	80067a4 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2240      	movs	r2, #64	@ 0x40
 80067a2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f022 0201 	bic.w	r2, r2, #1
 80067b2:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067c6:	2b40      	cmp	r3, #64	@ 0x40
 80067c8:	d102      	bne.n	80067d0 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	77fb      	strb	r3, [r7, #31]
 80067ce:	e002      	b.n	80067d6 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067d6:	2300      	movs	r3, #0
 80067d8:	613b      	str	r3, [r7, #16]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	613b      	str	r3, [r7, #16]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	613b      	str	r3, [r7, #16]
 80067ea:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80067ec:	2300      	movs	r3, #0
 80067ee:	60fb      	str	r3, [r7, #12]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	60fb      	str	r3, [r7, #12]
 80067f8:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8006802:	7ffb      	ldrb	r3, [r7, #31]
}
 8006804:	4618      	mov	r0, r3
 8006806:	3720      	adds	r7, #32
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	2000016c 	.word	0x2000016c
 8006810:	057619f1 	.word	0x057619f1
 8006814:	0800706d 	.word	0x0800706d
 8006818:	08006fad 	.word	0x08006fad

0800681c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b088      	sub	sp, #32
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	099b      	lsrs	r3, r3, #6
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10f      	bne.n	8006860 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00a      	beq.n	8006860 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	099b      	lsrs	r3, r3, #6
 800684e:	f003 0301 	and.w	r3, r3, #1
 8006852:	2b00      	cmp	r3, #0
 8006854:	d004      	beq.n	8006860 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	4798      	blx	r3
    return;
 800685e:	e0d7      	b.n	8006a10 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	085b      	lsrs	r3, r3, #1
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00a      	beq.n	8006882 <HAL_SPI_IRQHandler+0x66>
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	09db      	lsrs	r3, r3, #7
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d004      	beq.n	8006882 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	4798      	blx	r3
    return;
 8006880:	e0c6      	b.n	8006a10 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	095b      	lsrs	r3, r3, #5
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10c      	bne.n	80068a8 <HAL_SPI_IRQHandler+0x8c>
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	099b      	lsrs	r3, r3, #6
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d106      	bne.n	80068a8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	0a1b      	lsrs	r3, r3, #8
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f000 80b4 	beq.w	8006a10 <HAL_SPI_IRQHandler+0x1f4>
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	095b      	lsrs	r3, r3, #5
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 80ad 	beq.w	8006a10 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	099b      	lsrs	r3, r3, #6
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d023      	beq.n	800690a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d011      	beq.n	80068f2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068d2:	f043 0204 	orr.w	r2, r3, #4
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068da:	2300      	movs	r3, #0
 80068dc:	617b      	str	r3, [r7, #20]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	617b      	str	r3, [r7, #20]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	e00b      	b.n	800690a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068f2:	2300      	movs	r3, #0
 80068f4:	613b      	str	r3, [r7, #16]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	613b      	str	r3, [r7, #16]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	693b      	ldr	r3, [r7, #16]
        return;
 8006908:	e082      	b.n	8006a10 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	095b      	lsrs	r3, r3, #5
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d014      	beq.n	8006940 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800691a:	f043 0201 	orr.w	r2, r3, #1
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006922:	2300      	movs	r3, #0
 8006924:	60fb      	str	r3, [r7, #12]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	60fb      	str	r3, [r7, #12]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	0a1b      	lsrs	r3, r3, #8
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00c      	beq.n	8006966 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006950:	f043 0208 	orr.w	r2, r3, #8
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006958:	2300      	movs	r3, #0
 800695a:	60bb      	str	r3, [r7, #8]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	60bb      	str	r3, [r7, #8]
 8006964:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800696a:	2b00      	cmp	r3, #0
 800696c:	d04f      	beq.n	8006a0e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800697c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2201      	movs	r2, #1
 8006982:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	f003 0302 	and.w	r3, r3, #2
 800698c:	2b00      	cmp	r3, #0
 800698e:	d104      	bne.n	800699a <HAL_SPI_IRQHandler+0x17e>
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b00      	cmp	r3, #0
 8006998:	d034      	beq.n	8006a04 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685a      	ldr	r2, [r3, #4]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 0203 	bic.w	r2, r2, #3
 80069a8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d011      	beq.n	80069d6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b6:	4a18      	ldr	r2, [pc, #96]	@ (8006a18 <HAL_SPI_IRQHandler+0x1fc>)
 80069b8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069be:	4618      	mov	r0, r3
 80069c0:	f7fd fad6 	bl	8003f70 <HAL_DMA_Abort_IT>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d005      	beq.n	80069d6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d016      	beq.n	8006a0c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e2:	4a0d      	ldr	r2, [pc, #52]	@ (8006a18 <HAL_SPI_IRQHandler+0x1fc>)
 80069e4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fd fac0 	bl	8003f70 <HAL_DMA_Abort_IT>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d00a      	beq.n	8006a0c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006a02:	e003      	b.n	8006a0c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7fb f891 	bl	8001b2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a0a:	e000      	b.n	8006a0e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006a0c:	bf00      	nop
    return;
 8006a0e:	bf00      	nop
  }
}
 8006a10:	3720      	adds	r7, #32
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	08006c09 	.word	0x08006c09

08006a1c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a64:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a66:	f7fb fc55 	bl	8002314 <HAL_GetTick>
 8006a6a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0320 	and.w	r3, r3, #32
 8006a76:	2b20      	cmp	r3, #32
 8006a78:	d03c      	beq.n	8006af4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	685a      	ldr	r2, [r3, #4]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 0220 	bic.w	r2, r2, #32
 8006a88:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10d      	bne.n	8006aae <SPI_DMAReceiveCplt+0x56>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a9a:	d108      	bne.n	8006aae <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f022 0203 	bic.w	r2, r2, #3
 8006aaa:	605a      	str	r2, [r3, #4]
 8006aac:	e007      	b.n	8006abe <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	685a      	ldr	r2, [r3, #4]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f022 0201 	bic.w	r2, r2, #1
 8006abc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	2164      	movs	r1, #100	@ 0x64
 8006ac2:	68f8      	ldr	r0, [r7, #12]
 8006ac4:	f000 f9d4 	bl	8006e70 <SPI_EndRxTransaction>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d002      	beq.n	8006ad4 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2220      	movs	r2, #32
 8006ad2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d003      	beq.n	8006af4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f7fb f81d 	bl	8001b2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006af2:	e002      	b.n	8006afa <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f7ff ff91 	bl	8006a1c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b0e:	f7fb fc01 	bl	8002314 <HAL_GetTick>
 8006b12:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0320 	and.w	r3, r3, #32
 8006b1e:	2b20      	cmp	r3, #32
 8006b20:	d030      	beq.n	8006b84 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	685a      	ldr	r2, [r3, #4]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0220 	bic.w	r2, r2, #32
 8006b30:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006b32:	68ba      	ldr	r2, [r7, #8]
 8006b34:	2164      	movs	r1, #100	@ 0x64
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f000 f9f2 	bl	8006f20 <SPI_EndRxTxTransaction>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b46:	f043 0220 	orr.w	r2, r3, #32
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0203 	bic.w	r2, r2, #3
 8006b5c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f7fa ffd5 	bl	8001b2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006b82:	e002      	b.n	8006b8a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f7fa ffb3 	bl	8001af0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b9c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f7ff ff46 	bl	8006a30 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ba4:	bf00      	nop
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7ff ff42 	bl	8006a44 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006bc0:	bf00      	nop
 8006bc2:	3710      	adds	r7, #16
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0203 	bic.w	r2, r2, #3
 8006be4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bea:	f043 0210 	orr.w	r2, r3, #16
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f7fa ff96 	bl	8001b2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c00:	bf00      	nop
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c14:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006c24:	68f8      	ldr	r0, [r7, #12]
 8006c26:	f7fa ff81 	bl	8001b2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c2a:	bf00      	nop
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
	...

08006c34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b088      	sub	sp, #32
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	4613      	mov	r3, r2
 8006c42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c44:	f7fb fb66 	bl	8002314 <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c4c:	1a9b      	subs	r3, r3, r2
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	4413      	add	r3, r2
 8006c52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c54:	f7fb fb5e 	bl	8002314 <HAL_GetTick>
 8006c58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c5a:	4b39      	ldr	r3, [pc, #228]	@ (8006d40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	015b      	lsls	r3, r3, #5
 8006c60:	0d1b      	lsrs	r3, r3, #20
 8006c62:	69fa      	ldr	r2, [r7, #28]
 8006c64:	fb02 f303 	mul.w	r3, r2, r3
 8006c68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c6a:	e054      	b.n	8006d16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c72:	d050      	beq.n	8006d16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c74:	f7fb fb4e 	bl	8002314 <HAL_GetTick>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d902      	bls.n	8006c8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d13d      	bne.n	8006d06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ca2:	d111      	bne.n	8006cc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cac:	d004      	beq.n	8006cb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cb6:	d107      	bne.n	8006cc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ccc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cd0:	d10f      	bne.n	8006cf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ce0:	601a      	str	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e017      	b.n	8006d36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689a      	ldr	r2, [r3, #8]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	4013      	ands	r3, r2
 8006d20:	68ba      	ldr	r2, [r7, #8]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	bf0c      	ite	eq
 8006d26:	2301      	moveq	r3, #1
 8006d28:	2300      	movne	r3, #0
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	79fb      	ldrb	r3, [r7, #7]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d19b      	bne.n	8006c6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3720      	adds	r7, #32
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	2000016c 	.word	0x2000016c

08006d44 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b08a      	sub	sp, #40	@ 0x28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
 8006d50:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d52:	2300      	movs	r3, #0
 8006d54:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d56:	f7fb fadd 	bl	8002314 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5e:	1a9b      	subs	r3, r3, r2
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	4413      	add	r3, r2
 8006d64:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d66:	f7fb fad5 	bl	8002314 <HAL_GetTick>
 8006d6a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	330c      	adds	r3, #12
 8006d72:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d74:	4b3d      	ldr	r3, [pc, #244]	@ (8006e6c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	4413      	add	r3, r2
 8006d7e:	00da      	lsls	r2, r3, #3
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	0d1b      	lsrs	r3, r3, #20
 8006d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d86:	fb02 f303 	mul.w	r3, r2, r3
 8006d8a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d8c:	e060      	b.n	8006e50 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006d94:	d107      	bne.n	8006da6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d104      	bne.n	8006da6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006da4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dac:	d050      	beq.n	8006e50 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006dae:	f7fb fab1 	bl	8002314 <HAL_GetTick>
 8006db2:	4602      	mov	r2, r0
 8006db4:	6a3b      	ldr	r3, [r7, #32]
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d902      	bls.n	8006dc4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d13d      	bne.n	8006e40 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685a      	ldr	r2, [r3, #4]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006dd2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ddc:	d111      	bne.n	8006e02 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006de6:	d004      	beq.n	8006df2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006df0:	d107      	bne.n	8006e02 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e0a:	d10f      	bne.n	8006e2c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e010      	b.n	8006e62 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d101      	bne.n	8006e4a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e46:	2300      	movs	r3, #0
 8006e48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	4013      	ands	r3, r2
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d196      	bne.n	8006d8e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3728      	adds	r7, #40	@ 0x28
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	2000016c 	.word	0x2000016c

08006e70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b086      	sub	sp, #24
 8006e74:	af02      	add	r7, sp, #8
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e84:	d111      	bne.n	8006eaa <SPI_EndRxTransaction+0x3a>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e8e:	d004      	beq.n	8006e9a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e98:	d107      	bne.n	8006eaa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ea8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	2180      	movs	r1, #128	@ 0x80
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f7ff febd 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d007      	beq.n	8006ed0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec4:	f043 0220 	orr.w	r2, r3, #32
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e023      	b.n	8006f18 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ed8:	d11d      	bne.n	8006f16 <SPI_EndRxTransaction+0xa6>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ee2:	d004      	beq.n	8006eee <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eec:	d113      	bne.n	8006f16 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f7ff ff22 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d007      	beq.n	8006f16 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f0a:	f043 0220 	orr.w	r2, r3, #32
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e000      	b.n	8006f18 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3710      	adds	r7, #16
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af02      	add	r7, sp, #8
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7ff ff03 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d007      	beq.n	8006f54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f48:	f043 0220 	orr.w	r2, r3, #32
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e027      	b.n	8006fa4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	2180      	movs	r1, #128	@ 0x80
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f7ff fe68 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d007      	beq.n	8006f7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f6e:	f043 0220 	orr.w	r2, r3, #32
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e014      	b.n	8006fa4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f7ff fedc 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d007      	beq.n	8006fa2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f96:	f043 0220 	orr.w	r2, r3, #32
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	e000      	b.n	8006fa4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006fa2:	2300      	movs	r3, #0
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af02      	add	r7, sp, #8
 8006fb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fc2:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006fc4:	4b27      	ldr	r3, [pc, #156]	@ (8007064 <SPI_AbortRx_ISR+0xb8>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a27      	ldr	r2, [pc, #156]	@ (8007068 <SPI_AbortRx_ISR+0xbc>)
 8006fca:	fba2 2303 	umull	r2, r3, r2, r3
 8006fce:	0a5b      	lsrs	r3, r3, #9
 8006fd0:	2264      	movs	r2, #100	@ 0x64
 8006fd2:	fb02 f303 	mul.w	r3, r2, r3
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fe6:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d106      	bne.n	8006ffc <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ff2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8006ffa:	e009      	b.n	8007010 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800700c:	2b40      	cmp	r3, #64	@ 0x40
 800700e:	d0eb      	beq.n	8006fe8 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007010:	f7fb f980 	bl	8002314 <HAL_GetTick>
 8007014:	4603      	mov	r3, r0
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	2364      	movs	r3, #100	@ 0x64
 800701a:	2200      	movs	r2, #0
 800701c:	2180      	movs	r1, #128	@ 0x80
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f7ff fe08 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d002      	beq.n	8007030 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2240      	movs	r2, #64	@ 0x40
 800702e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007030:	f7fb f970 	bl	8002314 <HAL_GetTick>
 8007034:	4603      	mov	r3, r0
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	2364      	movs	r3, #100	@ 0x64
 800703a:	2200      	movs	r2, #0
 800703c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f7ff fe7f 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d002      	beq.n	8007052 <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2240      	movs	r2, #64	@ 0x40
 8007050:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2207      	movs	r2, #7
 8007056:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800705a:	bf00      	nop
 800705c:	3710      	adds	r7, #16
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	2000016c 	.word	0x2000016c
 8007068:	057619f1 	.word	0x057619f1

0800706c <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b086      	sub	sp, #24
 8007070:	af02      	add	r7, sp, #8
 8007072:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007074:	4b4c      	ldr	r3, [pc, #304]	@ (80071a8 <SPI_AbortTx_ISR+0x13c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a4c      	ldr	r2, [pc, #304]	@ (80071ac <SPI_AbortTx_ISR+0x140>)
 800707a:	fba2 2303 	umull	r2, r3, r2, r3
 800707e:	0a5b      	lsrs	r3, r3, #9
 8007080:	2264      	movs	r2, #100	@ 0x64
 8007082:	fb02 f303 	mul.w	r3, r2, r3
 8007086:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	685a      	ldr	r2, [r3, #4]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007096:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d106      	bne.n	80070ac <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80070aa:	e009      	b.n	80070c0 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3b01      	subs	r3, #1
 80070b0:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070bc:	2b80      	cmp	r3, #128	@ 0x80
 80070be:	d0eb      	beq.n	8007098 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80070c0:	f7fb f928 	bl	8002314 <HAL_GetTick>
 80070c4:	4603      	mov	r3, r0
 80070c6:	461a      	mov	r2, r3
 80070c8:	2164      	movs	r1, #100	@ 0x64
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f7ff ff28 	bl	8006f20 <SPI_EndRxTxTransaction>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d002      	beq.n	80070dc <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2240      	movs	r2, #64	@ 0x40
 80070da:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070ea:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80070ec:	f7fb f912 	bl	8002314 <HAL_GetTick>
 80070f0:	4603      	mov	r3, r0
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	2364      	movs	r3, #100	@ 0x64
 80070f6:	2200      	movs	r2, #0
 80070f8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f7ff fe21 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2240      	movs	r2, #64	@ 0x40
 800710c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007118:	2b40      	cmp	r3, #64	@ 0x40
 800711a:	d13c      	bne.n	8007196 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685a      	ldr	r2, [r3, #4]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800712a:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d106      	bne.n	8007140 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007136:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800713e:	e009      	b.n	8007154 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	3b01      	subs	r3, #1
 8007144:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007150:	2b40      	cmp	r3, #64	@ 0x40
 8007152:	d0eb      	beq.n	800712c <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007154:	f7fb f8de 	bl	8002314 <HAL_GetTick>
 8007158:	4603      	mov	r3, r0
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	2364      	movs	r3, #100	@ 0x64
 800715e:	2200      	movs	r2, #0
 8007160:	2180      	movs	r1, #128	@ 0x80
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7ff fd66 	bl	8006c34 <SPI_WaitFlagStateUntilTimeout>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2240      	movs	r2, #64	@ 0x40
 8007172:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007174:	f7fb f8ce 	bl	8002314 <HAL_GetTick>
 8007178:	4603      	mov	r3, r0
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	2364      	movs	r3, #100	@ 0x64
 800717e:	2200      	movs	r2, #0
 8007180:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff fddd 	bl	8006d44 <SPI_WaitFifoStateUntilTimeout>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d002      	beq.n	8007196 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2240      	movs	r2, #64	@ 0x40
 8007194:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2207      	movs	r2, #7
 800719a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800719e:	bf00      	nop
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	2000016c 	.word	0x2000016c
 80071ac:	057619f1 	.word	0x057619f1

080071b0 <__cvt>:
 80071b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071b4:	ec57 6b10 	vmov	r6, r7, d0
 80071b8:	2f00      	cmp	r7, #0
 80071ba:	460c      	mov	r4, r1
 80071bc:	4619      	mov	r1, r3
 80071be:	463b      	mov	r3, r7
 80071c0:	bfbb      	ittet	lt
 80071c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80071c6:	461f      	movlt	r7, r3
 80071c8:	2300      	movge	r3, #0
 80071ca:	232d      	movlt	r3, #45	@ 0x2d
 80071cc:	700b      	strb	r3, [r1, #0]
 80071ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80071d4:	4691      	mov	r9, r2
 80071d6:	f023 0820 	bic.w	r8, r3, #32
 80071da:	bfbc      	itt	lt
 80071dc:	4632      	movlt	r2, r6
 80071de:	4616      	movlt	r6, r2
 80071e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071e4:	d005      	beq.n	80071f2 <__cvt+0x42>
 80071e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80071ea:	d100      	bne.n	80071ee <__cvt+0x3e>
 80071ec:	3401      	adds	r4, #1
 80071ee:	2102      	movs	r1, #2
 80071f0:	e000      	b.n	80071f4 <__cvt+0x44>
 80071f2:	2103      	movs	r1, #3
 80071f4:	ab03      	add	r3, sp, #12
 80071f6:	9301      	str	r3, [sp, #4]
 80071f8:	ab02      	add	r3, sp, #8
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	ec47 6b10 	vmov	d0, r6, r7
 8007200:	4653      	mov	r3, sl
 8007202:	4622      	mov	r2, r4
 8007204:	f000 fecc 	bl	8007fa0 <_dtoa_r>
 8007208:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800720c:	4605      	mov	r5, r0
 800720e:	d119      	bne.n	8007244 <__cvt+0x94>
 8007210:	f019 0f01 	tst.w	r9, #1
 8007214:	d00e      	beq.n	8007234 <__cvt+0x84>
 8007216:	eb00 0904 	add.w	r9, r0, r4
 800721a:	2200      	movs	r2, #0
 800721c:	2300      	movs	r3, #0
 800721e:	4630      	mov	r0, r6
 8007220:	4639      	mov	r1, r7
 8007222:	f7f9 fc51 	bl	8000ac8 <__aeabi_dcmpeq>
 8007226:	b108      	cbz	r0, 800722c <__cvt+0x7c>
 8007228:	f8cd 900c 	str.w	r9, [sp, #12]
 800722c:	2230      	movs	r2, #48	@ 0x30
 800722e:	9b03      	ldr	r3, [sp, #12]
 8007230:	454b      	cmp	r3, r9
 8007232:	d31e      	bcc.n	8007272 <__cvt+0xc2>
 8007234:	9b03      	ldr	r3, [sp, #12]
 8007236:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007238:	1b5b      	subs	r3, r3, r5
 800723a:	4628      	mov	r0, r5
 800723c:	6013      	str	r3, [r2, #0]
 800723e:	b004      	add	sp, #16
 8007240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007244:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007248:	eb00 0904 	add.w	r9, r0, r4
 800724c:	d1e5      	bne.n	800721a <__cvt+0x6a>
 800724e:	7803      	ldrb	r3, [r0, #0]
 8007250:	2b30      	cmp	r3, #48	@ 0x30
 8007252:	d10a      	bne.n	800726a <__cvt+0xba>
 8007254:	2200      	movs	r2, #0
 8007256:	2300      	movs	r3, #0
 8007258:	4630      	mov	r0, r6
 800725a:	4639      	mov	r1, r7
 800725c:	f7f9 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 8007260:	b918      	cbnz	r0, 800726a <__cvt+0xba>
 8007262:	f1c4 0401 	rsb	r4, r4, #1
 8007266:	f8ca 4000 	str.w	r4, [sl]
 800726a:	f8da 3000 	ldr.w	r3, [sl]
 800726e:	4499      	add	r9, r3
 8007270:	e7d3      	b.n	800721a <__cvt+0x6a>
 8007272:	1c59      	adds	r1, r3, #1
 8007274:	9103      	str	r1, [sp, #12]
 8007276:	701a      	strb	r2, [r3, #0]
 8007278:	e7d9      	b.n	800722e <__cvt+0x7e>

0800727a <__exponent>:
 800727a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800727c:	2900      	cmp	r1, #0
 800727e:	bfba      	itte	lt
 8007280:	4249      	neglt	r1, r1
 8007282:	232d      	movlt	r3, #45	@ 0x2d
 8007284:	232b      	movge	r3, #43	@ 0x2b
 8007286:	2909      	cmp	r1, #9
 8007288:	7002      	strb	r2, [r0, #0]
 800728a:	7043      	strb	r3, [r0, #1]
 800728c:	dd29      	ble.n	80072e2 <__exponent+0x68>
 800728e:	f10d 0307 	add.w	r3, sp, #7
 8007292:	461d      	mov	r5, r3
 8007294:	270a      	movs	r7, #10
 8007296:	461a      	mov	r2, r3
 8007298:	fbb1 f6f7 	udiv	r6, r1, r7
 800729c:	fb07 1416 	mls	r4, r7, r6, r1
 80072a0:	3430      	adds	r4, #48	@ 0x30
 80072a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80072a6:	460c      	mov	r4, r1
 80072a8:	2c63      	cmp	r4, #99	@ 0x63
 80072aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80072ae:	4631      	mov	r1, r6
 80072b0:	dcf1      	bgt.n	8007296 <__exponent+0x1c>
 80072b2:	3130      	adds	r1, #48	@ 0x30
 80072b4:	1e94      	subs	r4, r2, #2
 80072b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80072ba:	1c41      	adds	r1, r0, #1
 80072bc:	4623      	mov	r3, r4
 80072be:	42ab      	cmp	r3, r5
 80072c0:	d30a      	bcc.n	80072d8 <__exponent+0x5e>
 80072c2:	f10d 0309 	add.w	r3, sp, #9
 80072c6:	1a9b      	subs	r3, r3, r2
 80072c8:	42ac      	cmp	r4, r5
 80072ca:	bf88      	it	hi
 80072cc:	2300      	movhi	r3, #0
 80072ce:	3302      	adds	r3, #2
 80072d0:	4403      	add	r3, r0
 80072d2:	1a18      	subs	r0, r3, r0
 80072d4:	b003      	add	sp, #12
 80072d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80072dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80072e0:	e7ed      	b.n	80072be <__exponent+0x44>
 80072e2:	2330      	movs	r3, #48	@ 0x30
 80072e4:	3130      	adds	r1, #48	@ 0x30
 80072e6:	7083      	strb	r3, [r0, #2]
 80072e8:	70c1      	strb	r1, [r0, #3]
 80072ea:	1d03      	adds	r3, r0, #4
 80072ec:	e7f1      	b.n	80072d2 <__exponent+0x58>
	...

080072f0 <_printf_float>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	b08d      	sub	sp, #52	@ 0x34
 80072f6:	460c      	mov	r4, r1
 80072f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80072fc:	4616      	mov	r6, r2
 80072fe:	461f      	mov	r7, r3
 8007300:	4605      	mov	r5, r0
 8007302:	f000 fd3f 	bl	8007d84 <_localeconv_r>
 8007306:	6803      	ldr	r3, [r0, #0]
 8007308:	9304      	str	r3, [sp, #16]
 800730a:	4618      	mov	r0, r3
 800730c:	f7f8 ffb0 	bl	8000270 <strlen>
 8007310:	2300      	movs	r3, #0
 8007312:	930a      	str	r3, [sp, #40]	@ 0x28
 8007314:	f8d8 3000 	ldr.w	r3, [r8]
 8007318:	9005      	str	r0, [sp, #20]
 800731a:	3307      	adds	r3, #7
 800731c:	f023 0307 	bic.w	r3, r3, #7
 8007320:	f103 0208 	add.w	r2, r3, #8
 8007324:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007328:	f8d4 b000 	ldr.w	fp, [r4]
 800732c:	f8c8 2000 	str.w	r2, [r8]
 8007330:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007334:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007338:	9307      	str	r3, [sp, #28]
 800733a:	f8cd 8018 	str.w	r8, [sp, #24]
 800733e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007342:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007346:	4b9c      	ldr	r3, [pc, #624]	@ (80075b8 <_printf_float+0x2c8>)
 8007348:	f04f 32ff 	mov.w	r2, #4294967295
 800734c:	f7f9 fbee 	bl	8000b2c <__aeabi_dcmpun>
 8007350:	bb70      	cbnz	r0, 80073b0 <_printf_float+0xc0>
 8007352:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007356:	4b98      	ldr	r3, [pc, #608]	@ (80075b8 <_printf_float+0x2c8>)
 8007358:	f04f 32ff 	mov.w	r2, #4294967295
 800735c:	f7f9 fbc8 	bl	8000af0 <__aeabi_dcmple>
 8007360:	bb30      	cbnz	r0, 80073b0 <_printf_float+0xc0>
 8007362:	2200      	movs	r2, #0
 8007364:	2300      	movs	r3, #0
 8007366:	4640      	mov	r0, r8
 8007368:	4649      	mov	r1, r9
 800736a:	f7f9 fbb7 	bl	8000adc <__aeabi_dcmplt>
 800736e:	b110      	cbz	r0, 8007376 <_printf_float+0x86>
 8007370:	232d      	movs	r3, #45	@ 0x2d
 8007372:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007376:	4a91      	ldr	r2, [pc, #580]	@ (80075bc <_printf_float+0x2cc>)
 8007378:	4b91      	ldr	r3, [pc, #580]	@ (80075c0 <_printf_float+0x2d0>)
 800737a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800737e:	bf8c      	ite	hi
 8007380:	4690      	movhi	r8, r2
 8007382:	4698      	movls	r8, r3
 8007384:	2303      	movs	r3, #3
 8007386:	6123      	str	r3, [r4, #16]
 8007388:	f02b 0304 	bic.w	r3, fp, #4
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	f04f 0900 	mov.w	r9, #0
 8007392:	9700      	str	r7, [sp, #0]
 8007394:	4633      	mov	r3, r6
 8007396:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007398:	4621      	mov	r1, r4
 800739a:	4628      	mov	r0, r5
 800739c:	f000 f9d2 	bl	8007744 <_printf_common>
 80073a0:	3001      	adds	r0, #1
 80073a2:	f040 808d 	bne.w	80074c0 <_printf_float+0x1d0>
 80073a6:	f04f 30ff 	mov.w	r0, #4294967295
 80073aa:	b00d      	add	sp, #52	@ 0x34
 80073ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b0:	4642      	mov	r2, r8
 80073b2:	464b      	mov	r3, r9
 80073b4:	4640      	mov	r0, r8
 80073b6:	4649      	mov	r1, r9
 80073b8:	f7f9 fbb8 	bl	8000b2c <__aeabi_dcmpun>
 80073bc:	b140      	cbz	r0, 80073d0 <_printf_float+0xe0>
 80073be:	464b      	mov	r3, r9
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	bfbc      	itt	lt
 80073c4:	232d      	movlt	r3, #45	@ 0x2d
 80073c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80073ca:	4a7e      	ldr	r2, [pc, #504]	@ (80075c4 <_printf_float+0x2d4>)
 80073cc:	4b7e      	ldr	r3, [pc, #504]	@ (80075c8 <_printf_float+0x2d8>)
 80073ce:	e7d4      	b.n	800737a <_printf_float+0x8a>
 80073d0:	6863      	ldr	r3, [r4, #4]
 80073d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80073d6:	9206      	str	r2, [sp, #24]
 80073d8:	1c5a      	adds	r2, r3, #1
 80073da:	d13b      	bne.n	8007454 <_printf_float+0x164>
 80073dc:	2306      	movs	r3, #6
 80073de:	6063      	str	r3, [r4, #4]
 80073e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80073e4:	2300      	movs	r3, #0
 80073e6:	6022      	str	r2, [r4, #0]
 80073e8:	9303      	str	r3, [sp, #12]
 80073ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80073ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80073f0:	ab09      	add	r3, sp, #36	@ 0x24
 80073f2:	9300      	str	r3, [sp, #0]
 80073f4:	6861      	ldr	r1, [r4, #4]
 80073f6:	ec49 8b10 	vmov	d0, r8, r9
 80073fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80073fe:	4628      	mov	r0, r5
 8007400:	f7ff fed6 	bl	80071b0 <__cvt>
 8007404:	9b06      	ldr	r3, [sp, #24]
 8007406:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007408:	2b47      	cmp	r3, #71	@ 0x47
 800740a:	4680      	mov	r8, r0
 800740c:	d129      	bne.n	8007462 <_printf_float+0x172>
 800740e:	1cc8      	adds	r0, r1, #3
 8007410:	db02      	blt.n	8007418 <_printf_float+0x128>
 8007412:	6863      	ldr	r3, [r4, #4]
 8007414:	4299      	cmp	r1, r3
 8007416:	dd41      	ble.n	800749c <_printf_float+0x1ac>
 8007418:	f1aa 0a02 	sub.w	sl, sl, #2
 800741c:	fa5f fa8a 	uxtb.w	sl, sl
 8007420:	3901      	subs	r1, #1
 8007422:	4652      	mov	r2, sl
 8007424:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007428:	9109      	str	r1, [sp, #36]	@ 0x24
 800742a:	f7ff ff26 	bl	800727a <__exponent>
 800742e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007430:	1813      	adds	r3, r2, r0
 8007432:	2a01      	cmp	r2, #1
 8007434:	4681      	mov	r9, r0
 8007436:	6123      	str	r3, [r4, #16]
 8007438:	dc02      	bgt.n	8007440 <_printf_float+0x150>
 800743a:	6822      	ldr	r2, [r4, #0]
 800743c:	07d2      	lsls	r2, r2, #31
 800743e:	d501      	bpl.n	8007444 <_printf_float+0x154>
 8007440:	3301      	adds	r3, #1
 8007442:	6123      	str	r3, [r4, #16]
 8007444:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0a2      	beq.n	8007392 <_printf_float+0xa2>
 800744c:	232d      	movs	r3, #45	@ 0x2d
 800744e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007452:	e79e      	b.n	8007392 <_printf_float+0xa2>
 8007454:	9a06      	ldr	r2, [sp, #24]
 8007456:	2a47      	cmp	r2, #71	@ 0x47
 8007458:	d1c2      	bne.n	80073e0 <_printf_float+0xf0>
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1c0      	bne.n	80073e0 <_printf_float+0xf0>
 800745e:	2301      	movs	r3, #1
 8007460:	e7bd      	b.n	80073de <_printf_float+0xee>
 8007462:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007466:	d9db      	bls.n	8007420 <_printf_float+0x130>
 8007468:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800746c:	d118      	bne.n	80074a0 <_printf_float+0x1b0>
 800746e:	2900      	cmp	r1, #0
 8007470:	6863      	ldr	r3, [r4, #4]
 8007472:	dd0b      	ble.n	800748c <_printf_float+0x19c>
 8007474:	6121      	str	r1, [r4, #16]
 8007476:	b913      	cbnz	r3, 800747e <_printf_float+0x18e>
 8007478:	6822      	ldr	r2, [r4, #0]
 800747a:	07d0      	lsls	r0, r2, #31
 800747c:	d502      	bpl.n	8007484 <_printf_float+0x194>
 800747e:	3301      	adds	r3, #1
 8007480:	440b      	add	r3, r1
 8007482:	6123      	str	r3, [r4, #16]
 8007484:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007486:	f04f 0900 	mov.w	r9, #0
 800748a:	e7db      	b.n	8007444 <_printf_float+0x154>
 800748c:	b913      	cbnz	r3, 8007494 <_printf_float+0x1a4>
 800748e:	6822      	ldr	r2, [r4, #0]
 8007490:	07d2      	lsls	r2, r2, #31
 8007492:	d501      	bpl.n	8007498 <_printf_float+0x1a8>
 8007494:	3302      	adds	r3, #2
 8007496:	e7f4      	b.n	8007482 <_printf_float+0x192>
 8007498:	2301      	movs	r3, #1
 800749a:	e7f2      	b.n	8007482 <_printf_float+0x192>
 800749c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80074a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074a2:	4299      	cmp	r1, r3
 80074a4:	db05      	blt.n	80074b2 <_printf_float+0x1c2>
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	6121      	str	r1, [r4, #16]
 80074aa:	07d8      	lsls	r0, r3, #31
 80074ac:	d5ea      	bpl.n	8007484 <_printf_float+0x194>
 80074ae:	1c4b      	adds	r3, r1, #1
 80074b0:	e7e7      	b.n	8007482 <_printf_float+0x192>
 80074b2:	2900      	cmp	r1, #0
 80074b4:	bfd4      	ite	le
 80074b6:	f1c1 0202 	rsble	r2, r1, #2
 80074ba:	2201      	movgt	r2, #1
 80074bc:	4413      	add	r3, r2
 80074be:	e7e0      	b.n	8007482 <_printf_float+0x192>
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	055a      	lsls	r2, r3, #21
 80074c4:	d407      	bmi.n	80074d6 <_printf_float+0x1e6>
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	4642      	mov	r2, r8
 80074ca:	4631      	mov	r1, r6
 80074cc:	4628      	mov	r0, r5
 80074ce:	47b8      	blx	r7
 80074d0:	3001      	adds	r0, #1
 80074d2:	d12b      	bne.n	800752c <_printf_float+0x23c>
 80074d4:	e767      	b.n	80073a6 <_printf_float+0xb6>
 80074d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80074da:	f240 80dd 	bls.w	8007698 <_printf_float+0x3a8>
 80074de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80074e2:	2200      	movs	r2, #0
 80074e4:	2300      	movs	r3, #0
 80074e6:	f7f9 faef 	bl	8000ac8 <__aeabi_dcmpeq>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	d033      	beq.n	8007556 <_printf_float+0x266>
 80074ee:	4a37      	ldr	r2, [pc, #220]	@ (80075cc <_printf_float+0x2dc>)
 80074f0:	2301      	movs	r3, #1
 80074f2:	4631      	mov	r1, r6
 80074f4:	4628      	mov	r0, r5
 80074f6:	47b8      	blx	r7
 80074f8:	3001      	adds	r0, #1
 80074fa:	f43f af54 	beq.w	80073a6 <_printf_float+0xb6>
 80074fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007502:	4543      	cmp	r3, r8
 8007504:	db02      	blt.n	800750c <_printf_float+0x21c>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	07d8      	lsls	r0, r3, #31
 800750a:	d50f      	bpl.n	800752c <_printf_float+0x23c>
 800750c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007510:	4631      	mov	r1, r6
 8007512:	4628      	mov	r0, r5
 8007514:	47b8      	blx	r7
 8007516:	3001      	adds	r0, #1
 8007518:	f43f af45 	beq.w	80073a6 <_printf_float+0xb6>
 800751c:	f04f 0900 	mov.w	r9, #0
 8007520:	f108 38ff 	add.w	r8, r8, #4294967295
 8007524:	f104 0a1a 	add.w	sl, r4, #26
 8007528:	45c8      	cmp	r8, r9
 800752a:	dc09      	bgt.n	8007540 <_printf_float+0x250>
 800752c:	6823      	ldr	r3, [r4, #0]
 800752e:	079b      	lsls	r3, r3, #30
 8007530:	f100 8103 	bmi.w	800773a <_printf_float+0x44a>
 8007534:	68e0      	ldr	r0, [r4, #12]
 8007536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007538:	4298      	cmp	r0, r3
 800753a:	bfb8      	it	lt
 800753c:	4618      	movlt	r0, r3
 800753e:	e734      	b.n	80073aa <_printf_float+0xba>
 8007540:	2301      	movs	r3, #1
 8007542:	4652      	mov	r2, sl
 8007544:	4631      	mov	r1, r6
 8007546:	4628      	mov	r0, r5
 8007548:	47b8      	blx	r7
 800754a:	3001      	adds	r0, #1
 800754c:	f43f af2b 	beq.w	80073a6 <_printf_float+0xb6>
 8007550:	f109 0901 	add.w	r9, r9, #1
 8007554:	e7e8      	b.n	8007528 <_printf_float+0x238>
 8007556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007558:	2b00      	cmp	r3, #0
 800755a:	dc39      	bgt.n	80075d0 <_printf_float+0x2e0>
 800755c:	4a1b      	ldr	r2, [pc, #108]	@ (80075cc <_printf_float+0x2dc>)
 800755e:	2301      	movs	r3, #1
 8007560:	4631      	mov	r1, r6
 8007562:	4628      	mov	r0, r5
 8007564:	47b8      	blx	r7
 8007566:	3001      	adds	r0, #1
 8007568:	f43f af1d 	beq.w	80073a6 <_printf_float+0xb6>
 800756c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007570:	ea59 0303 	orrs.w	r3, r9, r3
 8007574:	d102      	bne.n	800757c <_printf_float+0x28c>
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	07d9      	lsls	r1, r3, #31
 800757a:	d5d7      	bpl.n	800752c <_printf_float+0x23c>
 800757c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007580:	4631      	mov	r1, r6
 8007582:	4628      	mov	r0, r5
 8007584:	47b8      	blx	r7
 8007586:	3001      	adds	r0, #1
 8007588:	f43f af0d 	beq.w	80073a6 <_printf_float+0xb6>
 800758c:	f04f 0a00 	mov.w	sl, #0
 8007590:	f104 0b1a 	add.w	fp, r4, #26
 8007594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007596:	425b      	negs	r3, r3
 8007598:	4553      	cmp	r3, sl
 800759a:	dc01      	bgt.n	80075a0 <_printf_float+0x2b0>
 800759c:	464b      	mov	r3, r9
 800759e:	e793      	b.n	80074c8 <_printf_float+0x1d8>
 80075a0:	2301      	movs	r3, #1
 80075a2:	465a      	mov	r2, fp
 80075a4:	4631      	mov	r1, r6
 80075a6:	4628      	mov	r0, r5
 80075a8:	47b8      	blx	r7
 80075aa:	3001      	adds	r0, #1
 80075ac:	f43f aefb 	beq.w	80073a6 <_printf_float+0xb6>
 80075b0:	f10a 0a01 	add.w	sl, sl, #1
 80075b4:	e7ee      	b.n	8007594 <_printf_float+0x2a4>
 80075b6:	bf00      	nop
 80075b8:	7fefffff 	.word	0x7fefffff
 80075bc:	0800a0b4 	.word	0x0800a0b4
 80075c0:	0800a0b0 	.word	0x0800a0b0
 80075c4:	0800a0bc 	.word	0x0800a0bc
 80075c8:	0800a0b8 	.word	0x0800a0b8
 80075cc:	0800a0c0 	.word	0x0800a0c0
 80075d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80075d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80075d6:	4553      	cmp	r3, sl
 80075d8:	bfa8      	it	ge
 80075da:	4653      	movge	r3, sl
 80075dc:	2b00      	cmp	r3, #0
 80075de:	4699      	mov	r9, r3
 80075e0:	dc36      	bgt.n	8007650 <_printf_float+0x360>
 80075e2:	f04f 0b00 	mov.w	fp, #0
 80075e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075ea:	f104 021a 	add.w	r2, r4, #26
 80075ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80075f0:	9306      	str	r3, [sp, #24]
 80075f2:	eba3 0309 	sub.w	r3, r3, r9
 80075f6:	455b      	cmp	r3, fp
 80075f8:	dc31      	bgt.n	800765e <_printf_float+0x36e>
 80075fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075fc:	459a      	cmp	sl, r3
 80075fe:	dc3a      	bgt.n	8007676 <_printf_float+0x386>
 8007600:	6823      	ldr	r3, [r4, #0]
 8007602:	07da      	lsls	r2, r3, #31
 8007604:	d437      	bmi.n	8007676 <_printf_float+0x386>
 8007606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007608:	ebaa 0903 	sub.w	r9, sl, r3
 800760c:	9b06      	ldr	r3, [sp, #24]
 800760e:	ebaa 0303 	sub.w	r3, sl, r3
 8007612:	4599      	cmp	r9, r3
 8007614:	bfa8      	it	ge
 8007616:	4699      	movge	r9, r3
 8007618:	f1b9 0f00 	cmp.w	r9, #0
 800761c:	dc33      	bgt.n	8007686 <_printf_float+0x396>
 800761e:	f04f 0800 	mov.w	r8, #0
 8007622:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007626:	f104 0b1a 	add.w	fp, r4, #26
 800762a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800762c:	ebaa 0303 	sub.w	r3, sl, r3
 8007630:	eba3 0309 	sub.w	r3, r3, r9
 8007634:	4543      	cmp	r3, r8
 8007636:	f77f af79 	ble.w	800752c <_printf_float+0x23c>
 800763a:	2301      	movs	r3, #1
 800763c:	465a      	mov	r2, fp
 800763e:	4631      	mov	r1, r6
 8007640:	4628      	mov	r0, r5
 8007642:	47b8      	blx	r7
 8007644:	3001      	adds	r0, #1
 8007646:	f43f aeae 	beq.w	80073a6 <_printf_float+0xb6>
 800764a:	f108 0801 	add.w	r8, r8, #1
 800764e:	e7ec      	b.n	800762a <_printf_float+0x33a>
 8007650:	4642      	mov	r2, r8
 8007652:	4631      	mov	r1, r6
 8007654:	4628      	mov	r0, r5
 8007656:	47b8      	blx	r7
 8007658:	3001      	adds	r0, #1
 800765a:	d1c2      	bne.n	80075e2 <_printf_float+0x2f2>
 800765c:	e6a3      	b.n	80073a6 <_printf_float+0xb6>
 800765e:	2301      	movs	r3, #1
 8007660:	4631      	mov	r1, r6
 8007662:	4628      	mov	r0, r5
 8007664:	9206      	str	r2, [sp, #24]
 8007666:	47b8      	blx	r7
 8007668:	3001      	adds	r0, #1
 800766a:	f43f ae9c 	beq.w	80073a6 <_printf_float+0xb6>
 800766e:	9a06      	ldr	r2, [sp, #24]
 8007670:	f10b 0b01 	add.w	fp, fp, #1
 8007674:	e7bb      	b.n	80075ee <_printf_float+0x2fe>
 8007676:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800767a:	4631      	mov	r1, r6
 800767c:	4628      	mov	r0, r5
 800767e:	47b8      	blx	r7
 8007680:	3001      	adds	r0, #1
 8007682:	d1c0      	bne.n	8007606 <_printf_float+0x316>
 8007684:	e68f      	b.n	80073a6 <_printf_float+0xb6>
 8007686:	9a06      	ldr	r2, [sp, #24]
 8007688:	464b      	mov	r3, r9
 800768a:	4442      	add	r2, r8
 800768c:	4631      	mov	r1, r6
 800768e:	4628      	mov	r0, r5
 8007690:	47b8      	blx	r7
 8007692:	3001      	adds	r0, #1
 8007694:	d1c3      	bne.n	800761e <_printf_float+0x32e>
 8007696:	e686      	b.n	80073a6 <_printf_float+0xb6>
 8007698:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800769c:	f1ba 0f01 	cmp.w	sl, #1
 80076a0:	dc01      	bgt.n	80076a6 <_printf_float+0x3b6>
 80076a2:	07db      	lsls	r3, r3, #31
 80076a4:	d536      	bpl.n	8007714 <_printf_float+0x424>
 80076a6:	2301      	movs	r3, #1
 80076a8:	4642      	mov	r2, r8
 80076aa:	4631      	mov	r1, r6
 80076ac:	4628      	mov	r0, r5
 80076ae:	47b8      	blx	r7
 80076b0:	3001      	adds	r0, #1
 80076b2:	f43f ae78 	beq.w	80073a6 <_printf_float+0xb6>
 80076b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076ba:	4631      	mov	r1, r6
 80076bc:	4628      	mov	r0, r5
 80076be:	47b8      	blx	r7
 80076c0:	3001      	adds	r0, #1
 80076c2:	f43f ae70 	beq.w	80073a6 <_printf_float+0xb6>
 80076c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076ca:	2200      	movs	r2, #0
 80076cc:	2300      	movs	r3, #0
 80076ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076d2:	f7f9 f9f9 	bl	8000ac8 <__aeabi_dcmpeq>
 80076d6:	b9c0      	cbnz	r0, 800770a <_printf_float+0x41a>
 80076d8:	4653      	mov	r3, sl
 80076da:	f108 0201 	add.w	r2, r8, #1
 80076de:	4631      	mov	r1, r6
 80076e0:	4628      	mov	r0, r5
 80076e2:	47b8      	blx	r7
 80076e4:	3001      	adds	r0, #1
 80076e6:	d10c      	bne.n	8007702 <_printf_float+0x412>
 80076e8:	e65d      	b.n	80073a6 <_printf_float+0xb6>
 80076ea:	2301      	movs	r3, #1
 80076ec:	465a      	mov	r2, fp
 80076ee:	4631      	mov	r1, r6
 80076f0:	4628      	mov	r0, r5
 80076f2:	47b8      	blx	r7
 80076f4:	3001      	adds	r0, #1
 80076f6:	f43f ae56 	beq.w	80073a6 <_printf_float+0xb6>
 80076fa:	f108 0801 	add.w	r8, r8, #1
 80076fe:	45d0      	cmp	r8, sl
 8007700:	dbf3      	blt.n	80076ea <_printf_float+0x3fa>
 8007702:	464b      	mov	r3, r9
 8007704:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007708:	e6df      	b.n	80074ca <_printf_float+0x1da>
 800770a:	f04f 0800 	mov.w	r8, #0
 800770e:	f104 0b1a 	add.w	fp, r4, #26
 8007712:	e7f4      	b.n	80076fe <_printf_float+0x40e>
 8007714:	2301      	movs	r3, #1
 8007716:	4642      	mov	r2, r8
 8007718:	e7e1      	b.n	80076de <_printf_float+0x3ee>
 800771a:	2301      	movs	r3, #1
 800771c:	464a      	mov	r2, r9
 800771e:	4631      	mov	r1, r6
 8007720:	4628      	mov	r0, r5
 8007722:	47b8      	blx	r7
 8007724:	3001      	adds	r0, #1
 8007726:	f43f ae3e 	beq.w	80073a6 <_printf_float+0xb6>
 800772a:	f108 0801 	add.w	r8, r8, #1
 800772e:	68e3      	ldr	r3, [r4, #12]
 8007730:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007732:	1a5b      	subs	r3, r3, r1
 8007734:	4543      	cmp	r3, r8
 8007736:	dcf0      	bgt.n	800771a <_printf_float+0x42a>
 8007738:	e6fc      	b.n	8007534 <_printf_float+0x244>
 800773a:	f04f 0800 	mov.w	r8, #0
 800773e:	f104 0919 	add.w	r9, r4, #25
 8007742:	e7f4      	b.n	800772e <_printf_float+0x43e>

08007744 <_printf_common>:
 8007744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007748:	4616      	mov	r6, r2
 800774a:	4698      	mov	r8, r3
 800774c:	688a      	ldr	r2, [r1, #8]
 800774e:	690b      	ldr	r3, [r1, #16]
 8007750:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007754:	4293      	cmp	r3, r2
 8007756:	bfb8      	it	lt
 8007758:	4613      	movlt	r3, r2
 800775a:	6033      	str	r3, [r6, #0]
 800775c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007760:	4607      	mov	r7, r0
 8007762:	460c      	mov	r4, r1
 8007764:	b10a      	cbz	r2, 800776a <_printf_common+0x26>
 8007766:	3301      	adds	r3, #1
 8007768:	6033      	str	r3, [r6, #0]
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	0699      	lsls	r1, r3, #26
 800776e:	bf42      	ittt	mi
 8007770:	6833      	ldrmi	r3, [r6, #0]
 8007772:	3302      	addmi	r3, #2
 8007774:	6033      	strmi	r3, [r6, #0]
 8007776:	6825      	ldr	r5, [r4, #0]
 8007778:	f015 0506 	ands.w	r5, r5, #6
 800777c:	d106      	bne.n	800778c <_printf_common+0x48>
 800777e:	f104 0a19 	add.w	sl, r4, #25
 8007782:	68e3      	ldr	r3, [r4, #12]
 8007784:	6832      	ldr	r2, [r6, #0]
 8007786:	1a9b      	subs	r3, r3, r2
 8007788:	42ab      	cmp	r3, r5
 800778a:	dc26      	bgt.n	80077da <_printf_common+0x96>
 800778c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007790:	6822      	ldr	r2, [r4, #0]
 8007792:	3b00      	subs	r3, #0
 8007794:	bf18      	it	ne
 8007796:	2301      	movne	r3, #1
 8007798:	0692      	lsls	r2, r2, #26
 800779a:	d42b      	bmi.n	80077f4 <_printf_common+0xb0>
 800779c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077a0:	4641      	mov	r1, r8
 80077a2:	4638      	mov	r0, r7
 80077a4:	47c8      	blx	r9
 80077a6:	3001      	adds	r0, #1
 80077a8:	d01e      	beq.n	80077e8 <_printf_common+0xa4>
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	6922      	ldr	r2, [r4, #16]
 80077ae:	f003 0306 	and.w	r3, r3, #6
 80077b2:	2b04      	cmp	r3, #4
 80077b4:	bf02      	ittt	eq
 80077b6:	68e5      	ldreq	r5, [r4, #12]
 80077b8:	6833      	ldreq	r3, [r6, #0]
 80077ba:	1aed      	subeq	r5, r5, r3
 80077bc:	68a3      	ldr	r3, [r4, #8]
 80077be:	bf0c      	ite	eq
 80077c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077c4:	2500      	movne	r5, #0
 80077c6:	4293      	cmp	r3, r2
 80077c8:	bfc4      	itt	gt
 80077ca:	1a9b      	subgt	r3, r3, r2
 80077cc:	18ed      	addgt	r5, r5, r3
 80077ce:	2600      	movs	r6, #0
 80077d0:	341a      	adds	r4, #26
 80077d2:	42b5      	cmp	r5, r6
 80077d4:	d11a      	bne.n	800780c <_printf_common+0xc8>
 80077d6:	2000      	movs	r0, #0
 80077d8:	e008      	b.n	80077ec <_printf_common+0xa8>
 80077da:	2301      	movs	r3, #1
 80077dc:	4652      	mov	r2, sl
 80077de:	4641      	mov	r1, r8
 80077e0:	4638      	mov	r0, r7
 80077e2:	47c8      	blx	r9
 80077e4:	3001      	adds	r0, #1
 80077e6:	d103      	bne.n	80077f0 <_printf_common+0xac>
 80077e8:	f04f 30ff 	mov.w	r0, #4294967295
 80077ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077f0:	3501      	adds	r5, #1
 80077f2:	e7c6      	b.n	8007782 <_printf_common+0x3e>
 80077f4:	18e1      	adds	r1, r4, r3
 80077f6:	1c5a      	adds	r2, r3, #1
 80077f8:	2030      	movs	r0, #48	@ 0x30
 80077fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077fe:	4422      	add	r2, r4
 8007800:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007804:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007808:	3302      	adds	r3, #2
 800780a:	e7c7      	b.n	800779c <_printf_common+0x58>
 800780c:	2301      	movs	r3, #1
 800780e:	4622      	mov	r2, r4
 8007810:	4641      	mov	r1, r8
 8007812:	4638      	mov	r0, r7
 8007814:	47c8      	blx	r9
 8007816:	3001      	adds	r0, #1
 8007818:	d0e6      	beq.n	80077e8 <_printf_common+0xa4>
 800781a:	3601      	adds	r6, #1
 800781c:	e7d9      	b.n	80077d2 <_printf_common+0x8e>
	...

08007820 <_printf_i>:
 8007820:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007824:	7e0f      	ldrb	r7, [r1, #24]
 8007826:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007828:	2f78      	cmp	r7, #120	@ 0x78
 800782a:	4691      	mov	r9, r2
 800782c:	4680      	mov	r8, r0
 800782e:	460c      	mov	r4, r1
 8007830:	469a      	mov	sl, r3
 8007832:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007836:	d807      	bhi.n	8007848 <_printf_i+0x28>
 8007838:	2f62      	cmp	r7, #98	@ 0x62
 800783a:	d80a      	bhi.n	8007852 <_printf_i+0x32>
 800783c:	2f00      	cmp	r7, #0
 800783e:	f000 80d1 	beq.w	80079e4 <_printf_i+0x1c4>
 8007842:	2f58      	cmp	r7, #88	@ 0x58
 8007844:	f000 80b8 	beq.w	80079b8 <_printf_i+0x198>
 8007848:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800784c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007850:	e03a      	b.n	80078c8 <_printf_i+0xa8>
 8007852:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007856:	2b15      	cmp	r3, #21
 8007858:	d8f6      	bhi.n	8007848 <_printf_i+0x28>
 800785a:	a101      	add	r1, pc, #4	@ (adr r1, 8007860 <_printf_i+0x40>)
 800785c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007860:	080078b9 	.word	0x080078b9
 8007864:	080078cd 	.word	0x080078cd
 8007868:	08007849 	.word	0x08007849
 800786c:	08007849 	.word	0x08007849
 8007870:	08007849 	.word	0x08007849
 8007874:	08007849 	.word	0x08007849
 8007878:	080078cd 	.word	0x080078cd
 800787c:	08007849 	.word	0x08007849
 8007880:	08007849 	.word	0x08007849
 8007884:	08007849 	.word	0x08007849
 8007888:	08007849 	.word	0x08007849
 800788c:	080079cb 	.word	0x080079cb
 8007890:	080078f7 	.word	0x080078f7
 8007894:	08007985 	.word	0x08007985
 8007898:	08007849 	.word	0x08007849
 800789c:	08007849 	.word	0x08007849
 80078a0:	080079ed 	.word	0x080079ed
 80078a4:	08007849 	.word	0x08007849
 80078a8:	080078f7 	.word	0x080078f7
 80078ac:	08007849 	.word	0x08007849
 80078b0:	08007849 	.word	0x08007849
 80078b4:	0800798d 	.word	0x0800798d
 80078b8:	6833      	ldr	r3, [r6, #0]
 80078ba:	1d1a      	adds	r2, r3, #4
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	6032      	str	r2, [r6, #0]
 80078c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078c8:	2301      	movs	r3, #1
 80078ca:	e09c      	b.n	8007a06 <_printf_i+0x1e6>
 80078cc:	6833      	ldr	r3, [r6, #0]
 80078ce:	6820      	ldr	r0, [r4, #0]
 80078d0:	1d19      	adds	r1, r3, #4
 80078d2:	6031      	str	r1, [r6, #0]
 80078d4:	0606      	lsls	r6, r0, #24
 80078d6:	d501      	bpl.n	80078dc <_printf_i+0xbc>
 80078d8:	681d      	ldr	r5, [r3, #0]
 80078da:	e003      	b.n	80078e4 <_printf_i+0xc4>
 80078dc:	0645      	lsls	r5, r0, #25
 80078de:	d5fb      	bpl.n	80078d8 <_printf_i+0xb8>
 80078e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078e4:	2d00      	cmp	r5, #0
 80078e6:	da03      	bge.n	80078f0 <_printf_i+0xd0>
 80078e8:	232d      	movs	r3, #45	@ 0x2d
 80078ea:	426d      	negs	r5, r5
 80078ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078f0:	4858      	ldr	r0, [pc, #352]	@ (8007a54 <_printf_i+0x234>)
 80078f2:	230a      	movs	r3, #10
 80078f4:	e011      	b.n	800791a <_printf_i+0xfa>
 80078f6:	6821      	ldr	r1, [r4, #0]
 80078f8:	6833      	ldr	r3, [r6, #0]
 80078fa:	0608      	lsls	r0, r1, #24
 80078fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007900:	d402      	bmi.n	8007908 <_printf_i+0xe8>
 8007902:	0649      	lsls	r1, r1, #25
 8007904:	bf48      	it	mi
 8007906:	b2ad      	uxthmi	r5, r5
 8007908:	2f6f      	cmp	r7, #111	@ 0x6f
 800790a:	4852      	ldr	r0, [pc, #328]	@ (8007a54 <_printf_i+0x234>)
 800790c:	6033      	str	r3, [r6, #0]
 800790e:	bf14      	ite	ne
 8007910:	230a      	movne	r3, #10
 8007912:	2308      	moveq	r3, #8
 8007914:	2100      	movs	r1, #0
 8007916:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800791a:	6866      	ldr	r6, [r4, #4]
 800791c:	60a6      	str	r6, [r4, #8]
 800791e:	2e00      	cmp	r6, #0
 8007920:	db05      	blt.n	800792e <_printf_i+0x10e>
 8007922:	6821      	ldr	r1, [r4, #0]
 8007924:	432e      	orrs	r6, r5
 8007926:	f021 0104 	bic.w	r1, r1, #4
 800792a:	6021      	str	r1, [r4, #0]
 800792c:	d04b      	beq.n	80079c6 <_printf_i+0x1a6>
 800792e:	4616      	mov	r6, r2
 8007930:	fbb5 f1f3 	udiv	r1, r5, r3
 8007934:	fb03 5711 	mls	r7, r3, r1, r5
 8007938:	5dc7      	ldrb	r7, [r0, r7]
 800793a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800793e:	462f      	mov	r7, r5
 8007940:	42bb      	cmp	r3, r7
 8007942:	460d      	mov	r5, r1
 8007944:	d9f4      	bls.n	8007930 <_printf_i+0x110>
 8007946:	2b08      	cmp	r3, #8
 8007948:	d10b      	bne.n	8007962 <_printf_i+0x142>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	07df      	lsls	r7, r3, #31
 800794e:	d508      	bpl.n	8007962 <_printf_i+0x142>
 8007950:	6923      	ldr	r3, [r4, #16]
 8007952:	6861      	ldr	r1, [r4, #4]
 8007954:	4299      	cmp	r1, r3
 8007956:	bfde      	ittt	le
 8007958:	2330      	movle	r3, #48	@ 0x30
 800795a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800795e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007962:	1b92      	subs	r2, r2, r6
 8007964:	6122      	str	r2, [r4, #16]
 8007966:	f8cd a000 	str.w	sl, [sp]
 800796a:	464b      	mov	r3, r9
 800796c:	aa03      	add	r2, sp, #12
 800796e:	4621      	mov	r1, r4
 8007970:	4640      	mov	r0, r8
 8007972:	f7ff fee7 	bl	8007744 <_printf_common>
 8007976:	3001      	adds	r0, #1
 8007978:	d14a      	bne.n	8007a10 <_printf_i+0x1f0>
 800797a:	f04f 30ff 	mov.w	r0, #4294967295
 800797e:	b004      	add	sp, #16
 8007980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	f043 0320 	orr.w	r3, r3, #32
 800798a:	6023      	str	r3, [r4, #0]
 800798c:	4832      	ldr	r0, [pc, #200]	@ (8007a58 <_printf_i+0x238>)
 800798e:	2778      	movs	r7, #120	@ 0x78
 8007990:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	6831      	ldr	r1, [r6, #0]
 8007998:	061f      	lsls	r7, r3, #24
 800799a:	f851 5b04 	ldr.w	r5, [r1], #4
 800799e:	d402      	bmi.n	80079a6 <_printf_i+0x186>
 80079a0:	065f      	lsls	r7, r3, #25
 80079a2:	bf48      	it	mi
 80079a4:	b2ad      	uxthmi	r5, r5
 80079a6:	6031      	str	r1, [r6, #0]
 80079a8:	07d9      	lsls	r1, r3, #31
 80079aa:	bf44      	itt	mi
 80079ac:	f043 0320 	orrmi.w	r3, r3, #32
 80079b0:	6023      	strmi	r3, [r4, #0]
 80079b2:	b11d      	cbz	r5, 80079bc <_printf_i+0x19c>
 80079b4:	2310      	movs	r3, #16
 80079b6:	e7ad      	b.n	8007914 <_printf_i+0xf4>
 80079b8:	4826      	ldr	r0, [pc, #152]	@ (8007a54 <_printf_i+0x234>)
 80079ba:	e7e9      	b.n	8007990 <_printf_i+0x170>
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	f023 0320 	bic.w	r3, r3, #32
 80079c2:	6023      	str	r3, [r4, #0]
 80079c4:	e7f6      	b.n	80079b4 <_printf_i+0x194>
 80079c6:	4616      	mov	r6, r2
 80079c8:	e7bd      	b.n	8007946 <_printf_i+0x126>
 80079ca:	6833      	ldr	r3, [r6, #0]
 80079cc:	6825      	ldr	r5, [r4, #0]
 80079ce:	6961      	ldr	r1, [r4, #20]
 80079d0:	1d18      	adds	r0, r3, #4
 80079d2:	6030      	str	r0, [r6, #0]
 80079d4:	062e      	lsls	r6, r5, #24
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	d501      	bpl.n	80079de <_printf_i+0x1be>
 80079da:	6019      	str	r1, [r3, #0]
 80079dc:	e002      	b.n	80079e4 <_printf_i+0x1c4>
 80079de:	0668      	lsls	r0, r5, #25
 80079e0:	d5fb      	bpl.n	80079da <_printf_i+0x1ba>
 80079e2:	8019      	strh	r1, [r3, #0]
 80079e4:	2300      	movs	r3, #0
 80079e6:	6123      	str	r3, [r4, #16]
 80079e8:	4616      	mov	r6, r2
 80079ea:	e7bc      	b.n	8007966 <_printf_i+0x146>
 80079ec:	6833      	ldr	r3, [r6, #0]
 80079ee:	1d1a      	adds	r2, r3, #4
 80079f0:	6032      	str	r2, [r6, #0]
 80079f2:	681e      	ldr	r6, [r3, #0]
 80079f4:	6862      	ldr	r2, [r4, #4]
 80079f6:	2100      	movs	r1, #0
 80079f8:	4630      	mov	r0, r6
 80079fa:	f7f8 fbe9 	bl	80001d0 <memchr>
 80079fe:	b108      	cbz	r0, 8007a04 <_printf_i+0x1e4>
 8007a00:	1b80      	subs	r0, r0, r6
 8007a02:	6060      	str	r0, [r4, #4]
 8007a04:	6863      	ldr	r3, [r4, #4]
 8007a06:	6123      	str	r3, [r4, #16]
 8007a08:	2300      	movs	r3, #0
 8007a0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a0e:	e7aa      	b.n	8007966 <_printf_i+0x146>
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	4632      	mov	r2, r6
 8007a14:	4649      	mov	r1, r9
 8007a16:	4640      	mov	r0, r8
 8007a18:	47d0      	blx	sl
 8007a1a:	3001      	adds	r0, #1
 8007a1c:	d0ad      	beq.n	800797a <_printf_i+0x15a>
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	079b      	lsls	r3, r3, #30
 8007a22:	d413      	bmi.n	8007a4c <_printf_i+0x22c>
 8007a24:	68e0      	ldr	r0, [r4, #12]
 8007a26:	9b03      	ldr	r3, [sp, #12]
 8007a28:	4298      	cmp	r0, r3
 8007a2a:	bfb8      	it	lt
 8007a2c:	4618      	movlt	r0, r3
 8007a2e:	e7a6      	b.n	800797e <_printf_i+0x15e>
 8007a30:	2301      	movs	r3, #1
 8007a32:	4632      	mov	r2, r6
 8007a34:	4649      	mov	r1, r9
 8007a36:	4640      	mov	r0, r8
 8007a38:	47d0      	blx	sl
 8007a3a:	3001      	adds	r0, #1
 8007a3c:	d09d      	beq.n	800797a <_printf_i+0x15a>
 8007a3e:	3501      	adds	r5, #1
 8007a40:	68e3      	ldr	r3, [r4, #12]
 8007a42:	9903      	ldr	r1, [sp, #12]
 8007a44:	1a5b      	subs	r3, r3, r1
 8007a46:	42ab      	cmp	r3, r5
 8007a48:	dcf2      	bgt.n	8007a30 <_printf_i+0x210>
 8007a4a:	e7eb      	b.n	8007a24 <_printf_i+0x204>
 8007a4c:	2500      	movs	r5, #0
 8007a4e:	f104 0619 	add.w	r6, r4, #25
 8007a52:	e7f5      	b.n	8007a40 <_printf_i+0x220>
 8007a54:	0800a0c2 	.word	0x0800a0c2
 8007a58:	0800a0d3 	.word	0x0800a0d3

08007a5c <std>:
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	b510      	push	{r4, lr}
 8007a60:	4604      	mov	r4, r0
 8007a62:	e9c0 3300 	strd	r3, r3, [r0]
 8007a66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a6a:	6083      	str	r3, [r0, #8]
 8007a6c:	8181      	strh	r1, [r0, #12]
 8007a6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a70:	81c2      	strh	r2, [r0, #14]
 8007a72:	6183      	str	r3, [r0, #24]
 8007a74:	4619      	mov	r1, r3
 8007a76:	2208      	movs	r2, #8
 8007a78:	305c      	adds	r0, #92	@ 0x5c
 8007a7a:	f000 f967 	bl	8007d4c <memset>
 8007a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab4 <std+0x58>)
 8007a80:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a82:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab8 <std+0x5c>)
 8007a84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a86:	4b0d      	ldr	r3, [pc, #52]	@ (8007abc <std+0x60>)
 8007a88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac0 <std+0x64>)
 8007a8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac4 <std+0x68>)
 8007a90:	6224      	str	r4, [r4, #32]
 8007a92:	429c      	cmp	r4, r3
 8007a94:	d006      	beq.n	8007aa4 <std+0x48>
 8007a96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a9a:	4294      	cmp	r4, r2
 8007a9c:	d002      	beq.n	8007aa4 <std+0x48>
 8007a9e:	33d0      	adds	r3, #208	@ 0xd0
 8007aa0:	429c      	cmp	r4, r3
 8007aa2:	d105      	bne.n	8007ab0 <std+0x54>
 8007aa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aac:	f000 b9de 	b.w	8007e6c <__retarget_lock_init_recursive>
 8007ab0:	bd10      	pop	{r4, pc}
 8007ab2:	bf00      	nop
 8007ab4:	08007c4d 	.word	0x08007c4d
 8007ab8:	08007c6f 	.word	0x08007c6f
 8007abc:	08007ca7 	.word	0x08007ca7
 8007ac0:	08007ccb 	.word	0x08007ccb
 8007ac4:	20001200 	.word	0x20001200

08007ac8 <stdio_exit_handler>:
 8007ac8:	4a02      	ldr	r2, [pc, #8]	@ (8007ad4 <stdio_exit_handler+0xc>)
 8007aca:	4903      	ldr	r1, [pc, #12]	@ (8007ad8 <stdio_exit_handler+0x10>)
 8007acc:	4803      	ldr	r0, [pc, #12]	@ (8007adc <stdio_exit_handler+0x14>)
 8007ace:	f000 b869 	b.w	8007ba4 <_fwalk_sglue>
 8007ad2:	bf00      	nop
 8007ad4:	20000178 	.word	0x20000178
 8007ad8:	080097ed 	.word	0x080097ed
 8007adc:	20000188 	.word	0x20000188

08007ae0 <cleanup_stdio>:
 8007ae0:	6841      	ldr	r1, [r0, #4]
 8007ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8007b14 <cleanup_stdio+0x34>)
 8007ae4:	4299      	cmp	r1, r3
 8007ae6:	b510      	push	{r4, lr}
 8007ae8:	4604      	mov	r4, r0
 8007aea:	d001      	beq.n	8007af0 <cleanup_stdio+0x10>
 8007aec:	f001 fe7e 	bl	80097ec <_fflush_r>
 8007af0:	68a1      	ldr	r1, [r4, #8]
 8007af2:	4b09      	ldr	r3, [pc, #36]	@ (8007b18 <cleanup_stdio+0x38>)
 8007af4:	4299      	cmp	r1, r3
 8007af6:	d002      	beq.n	8007afe <cleanup_stdio+0x1e>
 8007af8:	4620      	mov	r0, r4
 8007afa:	f001 fe77 	bl	80097ec <_fflush_r>
 8007afe:	68e1      	ldr	r1, [r4, #12]
 8007b00:	4b06      	ldr	r3, [pc, #24]	@ (8007b1c <cleanup_stdio+0x3c>)
 8007b02:	4299      	cmp	r1, r3
 8007b04:	d004      	beq.n	8007b10 <cleanup_stdio+0x30>
 8007b06:	4620      	mov	r0, r4
 8007b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b0c:	f001 be6e 	b.w	80097ec <_fflush_r>
 8007b10:	bd10      	pop	{r4, pc}
 8007b12:	bf00      	nop
 8007b14:	20001200 	.word	0x20001200
 8007b18:	20001268 	.word	0x20001268
 8007b1c:	200012d0 	.word	0x200012d0

08007b20 <global_stdio_init.part.0>:
 8007b20:	b510      	push	{r4, lr}
 8007b22:	4b0b      	ldr	r3, [pc, #44]	@ (8007b50 <global_stdio_init.part.0+0x30>)
 8007b24:	4c0b      	ldr	r4, [pc, #44]	@ (8007b54 <global_stdio_init.part.0+0x34>)
 8007b26:	4a0c      	ldr	r2, [pc, #48]	@ (8007b58 <global_stdio_init.part.0+0x38>)
 8007b28:	601a      	str	r2, [r3, #0]
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	2104      	movs	r1, #4
 8007b30:	f7ff ff94 	bl	8007a5c <std>
 8007b34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b38:	2201      	movs	r2, #1
 8007b3a:	2109      	movs	r1, #9
 8007b3c:	f7ff ff8e 	bl	8007a5c <std>
 8007b40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b44:	2202      	movs	r2, #2
 8007b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b4a:	2112      	movs	r1, #18
 8007b4c:	f7ff bf86 	b.w	8007a5c <std>
 8007b50:	20001338 	.word	0x20001338
 8007b54:	20001200 	.word	0x20001200
 8007b58:	08007ac9 	.word	0x08007ac9

08007b5c <__sfp_lock_acquire>:
 8007b5c:	4801      	ldr	r0, [pc, #4]	@ (8007b64 <__sfp_lock_acquire+0x8>)
 8007b5e:	f000 b986 	b.w	8007e6e <__retarget_lock_acquire_recursive>
 8007b62:	bf00      	nop
 8007b64:	20001341 	.word	0x20001341

08007b68 <__sfp_lock_release>:
 8007b68:	4801      	ldr	r0, [pc, #4]	@ (8007b70 <__sfp_lock_release+0x8>)
 8007b6a:	f000 b981 	b.w	8007e70 <__retarget_lock_release_recursive>
 8007b6e:	bf00      	nop
 8007b70:	20001341 	.word	0x20001341

08007b74 <__sinit>:
 8007b74:	b510      	push	{r4, lr}
 8007b76:	4604      	mov	r4, r0
 8007b78:	f7ff fff0 	bl	8007b5c <__sfp_lock_acquire>
 8007b7c:	6a23      	ldr	r3, [r4, #32]
 8007b7e:	b11b      	cbz	r3, 8007b88 <__sinit+0x14>
 8007b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b84:	f7ff bff0 	b.w	8007b68 <__sfp_lock_release>
 8007b88:	4b04      	ldr	r3, [pc, #16]	@ (8007b9c <__sinit+0x28>)
 8007b8a:	6223      	str	r3, [r4, #32]
 8007b8c:	4b04      	ldr	r3, [pc, #16]	@ (8007ba0 <__sinit+0x2c>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1f5      	bne.n	8007b80 <__sinit+0xc>
 8007b94:	f7ff ffc4 	bl	8007b20 <global_stdio_init.part.0>
 8007b98:	e7f2      	b.n	8007b80 <__sinit+0xc>
 8007b9a:	bf00      	nop
 8007b9c:	08007ae1 	.word	0x08007ae1
 8007ba0:	20001338 	.word	0x20001338

08007ba4 <_fwalk_sglue>:
 8007ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ba8:	4607      	mov	r7, r0
 8007baa:	4688      	mov	r8, r1
 8007bac:	4614      	mov	r4, r2
 8007bae:	2600      	movs	r6, #0
 8007bb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007bb4:	f1b9 0901 	subs.w	r9, r9, #1
 8007bb8:	d505      	bpl.n	8007bc6 <_fwalk_sglue+0x22>
 8007bba:	6824      	ldr	r4, [r4, #0]
 8007bbc:	2c00      	cmp	r4, #0
 8007bbe:	d1f7      	bne.n	8007bb0 <_fwalk_sglue+0xc>
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bc6:	89ab      	ldrh	r3, [r5, #12]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d907      	bls.n	8007bdc <_fwalk_sglue+0x38>
 8007bcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	d003      	beq.n	8007bdc <_fwalk_sglue+0x38>
 8007bd4:	4629      	mov	r1, r5
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	47c0      	blx	r8
 8007bda:	4306      	orrs	r6, r0
 8007bdc:	3568      	adds	r5, #104	@ 0x68
 8007bde:	e7e9      	b.n	8007bb4 <_fwalk_sglue+0x10>

08007be0 <sniprintf>:
 8007be0:	b40c      	push	{r2, r3}
 8007be2:	b530      	push	{r4, r5, lr}
 8007be4:	4b18      	ldr	r3, [pc, #96]	@ (8007c48 <sniprintf+0x68>)
 8007be6:	1e0c      	subs	r4, r1, #0
 8007be8:	681d      	ldr	r5, [r3, #0]
 8007bea:	b09d      	sub	sp, #116	@ 0x74
 8007bec:	da08      	bge.n	8007c00 <sniprintf+0x20>
 8007bee:	238b      	movs	r3, #139	@ 0x8b
 8007bf0:	602b      	str	r3, [r5, #0]
 8007bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf6:	b01d      	add	sp, #116	@ 0x74
 8007bf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007bfc:	b002      	add	sp, #8
 8007bfe:	4770      	bx	lr
 8007c00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007c04:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007c08:	f04f 0300 	mov.w	r3, #0
 8007c0c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007c0e:	bf14      	ite	ne
 8007c10:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007c14:	4623      	moveq	r3, r4
 8007c16:	9304      	str	r3, [sp, #16]
 8007c18:	9307      	str	r3, [sp, #28]
 8007c1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007c1e:	9002      	str	r0, [sp, #8]
 8007c20:	9006      	str	r0, [sp, #24]
 8007c22:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007c26:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007c28:	ab21      	add	r3, sp, #132	@ 0x84
 8007c2a:	a902      	add	r1, sp, #8
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	9301      	str	r3, [sp, #4]
 8007c30:	f001 fc5c 	bl	80094ec <_svfiprintf_r>
 8007c34:	1c43      	adds	r3, r0, #1
 8007c36:	bfbc      	itt	lt
 8007c38:	238b      	movlt	r3, #139	@ 0x8b
 8007c3a:	602b      	strlt	r3, [r5, #0]
 8007c3c:	2c00      	cmp	r4, #0
 8007c3e:	d0da      	beq.n	8007bf6 <sniprintf+0x16>
 8007c40:	9b02      	ldr	r3, [sp, #8]
 8007c42:	2200      	movs	r2, #0
 8007c44:	701a      	strb	r2, [r3, #0]
 8007c46:	e7d6      	b.n	8007bf6 <sniprintf+0x16>
 8007c48:	20000184 	.word	0x20000184

08007c4c <__sread>:
 8007c4c:	b510      	push	{r4, lr}
 8007c4e:	460c      	mov	r4, r1
 8007c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c54:	f000 f8bc 	bl	8007dd0 <_read_r>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	bfab      	itete	ge
 8007c5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007c5e:	89a3      	ldrhlt	r3, [r4, #12]
 8007c60:	181b      	addge	r3, r3, r0
 8007c62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007c66:	bfac      	ite	ge
 8007c68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007c6a:	81a3      	strhlt	r3, [r4, #12]
 8007c6c:	bd10      	pop	{r4, pc}

08007c6e <__swrite>:
 8007c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c72:	461f      	mov	r7, r3
 8007c74:	898b      	ldrh	r3, [r1, #12]
 8007c76:	05db      	lsls	r3, r3, #23
 8007c78:	4605      	mov	r5, r0
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	d505      	bpl.n	8007c8c <__swrite+0x1e>
 8007c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c84:	2302      	movs	r3, #2
 8007c86:	2200      	movs	r2, #0
 8007c88:	f000 f890 	bl	8007dac <_lseek_r>
 8007c8c:	89a3      	ldrh	r3, [r4, #12]
 8007c8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c96:	81a3      	strh	r3, [r4, #12]
 8007c98:	4632      	mov	r2, r6
 8007c9a:	463b      	mov	r3, r7
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ca2:	f000 b8a7 	b.w	8007df4 <_write_r>

08007ca6 <__sseek>:
 8007ca6:	b510      	push	{r4, lr}
 8007ca8:	460c      	mov	r4, r1
 8007caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cae:	f000 f87d 	bl	8007dac <_lseek_r>
 8007cb2:	1c43      	adds	r3, r0, #1
 8007cb4:	89a3      	ldrh	r3, [r4, #12]
 8007cb6:	bf15      	itete	ne
 8007cb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007cba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007cbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007cc2:	81a3      	strheq	r3, [r4, #12]
 8007cc4:	bf18      	it	ne
 8007cc6:	81a3      	strhne	r3, [r4, #12]
 8007cc8:	bd10      	pop	{r4, pc}

08007cca <__sclose>:
 8007cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cce:	f000 b85d 	b.w	8007d8c <_close_r>

08007cd2 <_vsniprintf_r>:
 8007cd2:	b530      	push	{r4, r5, lr}
 8007cd4:	4614      	mov	r4, r2
 8007cd6:	2c00      	cmp	r4, #0
 8007cd8:	b09b      	sub	sp, #108	@ 0x6c
 8007cda:	4605      	mov	r5, r0
 8007cdc:	461a      	mov	r2, r3
 8007cde:	da05      	bge.n	8007cec <_vsniprintf_r+0x1a>
 8007ce0:	238b      	movs	r3, #139	@ 0x8b
 8007ce2:	6003      	str	r3, [r0, #0]
 8007ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce8:	b01b      	add	sp, #108	@ 0x6c
 8007cea:	bd30      	pop	{r4, r5, pc}
 8007cec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007cf0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007cf4:	f04f 0300 	mov.w	r3, #0
 8007cf8:	9319      	str	r3, [sp, #100]	@ 0x64
 8007cfa:	bf14      	ite	ne
 8007cfc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d00:	4623      	moveq	r3, r4
 8007d02:	9302      	str	r3, [sp, #8]
 8007d04:	9305      	str	r3, [sp, #20]
 8007d06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d0a:	9100      	str	r1, [sp, #0]
 8007d0c:	9104      	str	r1, [sp, #16]
 8007d0e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007d12:	4669      	mov	r1, sp
 8007d14:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007d16:	f001 fbe9 	bl	80094ec <_svfiprintf_r>
 8007d1a:	1c43      	adds	r3, r0, #1
 8007d1c:	bfbc      	itt	lt
 8007d1e:	238b      	movlt	r3, #139	@ 0x8b
 8007d20:	602b      	strlt	r3, [r5, #0]
 8007d22:	2c00      	cmp	r4, #0
 8007d24:	d0e0      	beq.n	8007ce8 <_vsniprintf_r+0x16>
 8007d26:	9b00      	ldr	r3, [sp, #0]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	701a      	strb	r2, [r3, #0]
 8007d2c:	e7dc      	b.n	8007ce8 <_vsniprintf_r+0x16>
	...

08007d30 <vsniprintf>:
 8007d30:	b507      	push	{r0, r1, r2, lr}
 8007d32:	9300      	str	r3, [sp, #0]
 8007d34:	4613      	mov	r3, r2
 8007d36:	460a      	mov	r2, r1
 8007d38:	4601      	mov	r1, r0
 8007d3a:	4803      	ldr	r0, [pc, #12]	@ (8007d48 <vsniprintf+0x18>)
 8007d3c:	6800      	ldr	r0, [r0, #0]
 8007d3e:	f7ff ffc8 	bl	8007cd2 <_vsniprintf_r>
 8007d42:	b003      	add	sp, #12
 8007d44:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d48:	20000184 	.word	0x20000184

08007d4c <memset>:
 8007d4c:	4402      	add	r2, r0
 8007d4e:	4603      	mov	r3, r0
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d100      	bne.n	8007d56 <memset+0xa>
 8007d54:	4770      	bx	lr
 8007d56:	f803 1b01 	strb.w	r1, [r3], #1
 8007d5a:	e7f9      	b.n	8007d50 <memset+0x4>

08007d5c <strncpy>:
 8007d5c:	b510      	push	{r4, lr}
 8007d5e:	3901      	subs	r1, #1
 8007d60:	4603      	mov	r3, r0
 8007d62:	b132      	cbz	r2, 8007d72 <strncpy+0x16>
 8007d64:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007d68:	f803 4b01 	strb.w	r4, [r3], #1
 8007d6c:	3a01      	subs	r2, #1
 8007d6e:	2c00      	cmp	r4, #0
 8007d70:	d1f7      	bne.n	8007d62 <strncpy+0x6>
 8007d72:	441a      	add	r2, r3
 8007d74:	2100      	movs	r1, #0
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d100      	bne.n	8007d7c <strncpy+0x20>
 8007d7a:	bd10      	pop	{r4, pc}
 8007d7c:	f803 1b01 	strb.w	r1, [r3], #1
 8007d80:	e7f9      	b.n	8007d76 <strncpy+0x1a>
	...

08007d84 <_localeconv_r>:
 8007d84:	4800      	ldr	r0, [pc, #0]	@ (8007d88 <_localeconv_r+0x4>)
 8007d86:	4770      	bx	lr
 8007d88:	200002c4 	.word	0x200002c4

08007d8c <_close_r>:
 8007d8c:	b538      	push	{r3, r4, r5, lr}
 8007d8e:	4d06      	ldr	r5, [pc, #24]	@ (8007da8 <_close_r+0x1c>)
 8007d90:	2300      	movs	r3, #0
 8007d92:	4604      	mov	r4, r0
 8007d94:	4608      	mov	r0, r1
 8007d96:	602b      	str	r3, [r5, #0]
 8007d98:	f7fa f9ae 	bl	80020f8 <_close>
 8007d9c:	1c43      	adds	r3, r0, #1
 8007d9e:	d102      	bne.n	8007da6 <_close_r+0x1a>
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	b103      	cbz	r3, 8007da6 <_close_r+0x1a>
 8007da4:	6023      	str	r3, [r4, #0]
 8007da6:	bd38      	pop	{r3, r4, r5, pc}
 8007da8:	2000133c 	.word	0x2000133c

08007dac <_lseek_r>:
 8007dac:	b538      	push	{r3, r4, r5, lr}
 8007dae:	4d07      	ldr	r5, [pc, #28]	@ (8007dcc <_lseek_r+0x20>)
 8007db0:	4604      	mov	r4, r0
 8007db2:	4608      	mov	r0, r1
 8007db4:	4611      	mov	r1, r2
 8007db6:	2200      	movs	r2, #0
 8007db8:	602a      	str	r2, [r5, #0]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f7fa f9c3 	bl	8002146 <_lseek>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	d102      	bne.n	8007dca <_lseek_r+0x1e>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	b103      	cbz	r3, 8007dca <_lseek_r+0x1e>
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	bd38      	pop	{r3, r4, r5, pc}
 8007dcc:	2000133c 	.word	0x2000133c

08007dd0 <_read_r>:
 8007dd0:	b538      	push	{r3, r4, r5, lr}
 8007dd2:	4d07      	ldr	r5, [pc, #28]	@ (8007df0 <_read_r+0x20>)
 8007dd4:	4604      	mov	r4, r0
 8007dd6:	4608      	mov	r0, r1
 8007dd8:	4611      	mov	r1, r2
 8007dda:	2200      	movs	r2, #0
 8007ddc:	602a      	str	r2, [r5, #0]
 8007dde:	461a      	mov	r2, r3
 8007de0:	f7fa f951 	bl	8002086 <_read>
 8007de4:	1c43      	adds	r3, r0, #1
 8007de6:	d102      	bne.n	8007dee <_read_r+0x1e>
 8007de8:	682b      	ldr	r3, [r5, #0]
 8007dea:	b103      	cbz	r3, 8007dee <_read_r+0x1e>
 8007dec:	6023      	str	r3, [r4, #0]
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	2000133c 	.word	0x2000133c

08007df4 <_write_r>:
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	4d07      	ldr	r5, [pc, #28]	@ (8007e14 <_write_r+0x20>)
 8007df8:	4604      	mov	r4, r0
 8007dfa:	4608      	mov	r0, r1
 8007dfc:	4611      	mov	r1, r2
 8007dfe:	2200      	movs	r2, #0
 8007e00:	602a      	str	r2, [r5, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	f7fa f95c 	bl	80020c0 <_write>
 8007e08:	1c43      	adds	r3, r0, #1
 8007e0a:	d102      	bne.n	8007e12 <_write_r+0x1e>
 8007e0c:	682b      	ldr	r3, [r5, #0]
 8007e0e:	b103      	cbz	r3, 8007e12 <_write_r+0x1e>
 8007e10:	6023      	str	r3, [r4, #0]
 8007e12:	bd38      	pop	{r3, r4, r5, pc}
 8007e14:	2000133c 	.word	0x2000133c

08007e18 <__errno>:
 8007e18:	4b01      	ldr	r3, [pc, #4]	@ (8007e20 <__errno+0x8>)
 8007e1a:	6818      	ldr	r0, [r3, #0]
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop
 8007e20:	20000184 	.word	0x20000184

08007e24 <__libc_init_array>:
 8007e24:	b570      	push	{r4, r5, r6, lr}
 8007e26:	4d0d      	ldr	r5, [pc, #52]	@ (8007e5c <__libc_init_array+0x38>)
 8007e28:	4c0d      	ldr	r4, [pc, #52]	@ (8007e60 <__libc_init_array+0x3c>)
 8007e2a:	1b64      	subs	r4, r4, r5
 8007e2c:	10a4      	asrs	r4, r4, #2
 8007e2e:	2600      	movs	r6, #0
 8007e30:	42a6      	cmp	r6, r4
 8007e32:	d109      	bne.n	8007e48 <__libc_init_array+0x24>
 8007e34:	4d0b      	ldr	r5, [pc, #44]	@ (8007e64 <__libc_init_array+0x40>)
 8007e36:	4c0c      	ldr	r4, [pc, #48]	@ (8007e68 <__libc_init_array+0x44>)
 8007e38:	f002 f868 	bl	8009f0c <_init>
 8007e3c:	1b64      	subs	r4, r4, r5
 8007e3e:	10a4      	asrs	r4, r4, #2
 8007e40:	2600      	movs	r6, #0
 8007e42:	42a6      	cmp	r6, r4
 8007e44:	d105      	bne.n	8007e52 <__libc_init_array+0x2e>
 8007e46:	bd70      	pop	{r4, r5, r6, pc}
 8007e48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e4c:	4798      	blx	r3
 8007e4e:	3601      	adds	r6, #1
 8007e50:	e7ee      	b.n	8007e30 <__libc_init_array+0xc>
 8007e52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e56:	4798      	blx	r3
 8007e58:	3601      	adds	r6, #1
 8007e5a:	e7f2      	b.n	8007e42 <__libc_init_array+0x1e>
 8007e5c:	0800a42c 	.word	0x0800a42c
 8007e60:	0800a42c 	.word	0x0800a42c
 8007e64:	0800a42c 	.word	0x0800a42c
 8007e68:	0800a430 	.word	0x0800a430

08007e6c <__retarget_lock_init_recursive>:
 8007e6c:	4770      	bx	lr

08007e6e <__retarget_lock_acquire_recursive>:
 8007e6e:	4770      	bx	lr

08007e70 <__retarget_lock_release_recursive>:
 8007e70:	4770      	bx	lr

08007e72 <memcpy>:
 8007e72:	440a      	add	r2, r1
 8007e74:	4291      	cmp	r1, r2
 8007e76:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e7a:	d100      	bne.n	8007e7e <memcpy+0xc>
 8007e7c:	4770      	bx	lr
 8007e7e:	b510      	push	{r4, lr}
 8007e80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e88:	4291      	cmp	r1, r2
 8007e8a:	d1f9      	bne.n	8007e80 <memcpy+0xe>
 8007e8c:	bd10      	pop	{r4, pc}

08007e8e <quorem>:
 8007e8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e92:	6903      	ldr	r3, [r0, #16]
 8007e94:	690c      	ldr	r4, [r1, #16]
 8007e96:	42a3      	cmp	r3, r4
 8007e98:	4607      	mov	r7, r0
 8007e9a:	db7e      	blt.n	8007f9a <quorem+0x10c>
 8007e9c:	3c01      	subs	r4, #1
 8007e9e:	f101 0814 	add.w	r8, r1, #20
 8007ea2:	00a3      	lsls	r3, r4, #2
 8007ea4:	f100 0514 	add.w	r5, r0, #20
 8007ea8:	9300      	str	r3, [sp, #0]
 8007eaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007eae:	9301      	str	r3, [sp, #4]
 8007eb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007eb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ec0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ec4:	d32e      	bcc.n	8007f24 <quorem+0x96>
 8007ec6:	f04f 0a00 	mov.w	sl, #0
 8007eca:	46c4      	mov	ip, r8
 8007ecc:	46ae      	mov	lr, r5
 8007ece:	46d3      	mov	fp, sl
 8007ed0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ed4:	b298      	uxth	r0, r3
 8007ed6:	fb06 a000 	mla	r0, r6, r0, sl
 8007eda:	0c02      	lsrs	r2, r0, #16
 8007edc:	0c1b      	lsrs	r3, r3, #16
 8007ede:	fb06 2303 	mla	r3, r6, r3, r2
 8007ee2:	f8de 2000 	ldr.w	r2, [lr]
 8007ee6:	b280      	uxth	r0, r0
 8007ee8:	b292      	uxth	r2, r2
 8007eea:	1a12      	subs	r2, r2, r0
 8007eec:	445a      	add	r2, fp
 8007eee:	f8de 0000 	ldr.w	r0, [lr]
 8007ef2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007efc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007f00:	b292      	uxth	r2, r2
 8007f02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007f06:	45e1      	cmp	r9, ip
 8007f08:	f84e 2b04 	str.w	r2, [lr], #4
 8007f0c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007f10:	d2de      	bcs.n	8007ed0 <quorem+0x42>
 8007f12:	9b00      	ldr	r3, [sp, #0]
 8007f14:	58eb      	ldr	r3, [r5, r3]
 8007f16:	b92b      	cbnz	r3, 8007f24 <quorem+0x96>
 8007f18:	9b01      	ldr	r3, [sp, #4]
 8007f1a:	3b04      	subs	r3, #4
 8007f1c:	429d      	cmp	r5, r3
 8007f1e:	461a      	mov	r2, r3
 8007f20:	d32f      	bcc.n	8007f82 <quorem+0xf4>
 8007f22:	613c      	str	r4, [r7, #16]
 8007f24:	4638      	mov	r0, r7
 8007f26:	f001 f97d 	bl	8009224 <__mcmp>
 8007f2a:	2800      	cmp	r0, #0
 8007f2c:	db25      	blt.n	8007f7a <quorem+0xec>
 8007f2e:	4629      	mov	r1, r5
 8007f30:	2000      	movs	r0, #0
 8007f32:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f36:	f8d1 c000 	ldr.w	ip, [r1]
 8007f3a:	fa1f fe82 	uxth.w	lr, r2
 8007f3e:	fa1f f38c 	uxth.w	r3, ip
 8007f42:	eba3 030e 	sub.w	r3, r3, lr
 8007f46:	4403      	add	r3, r0
 8007f48:	0c12      	lsrs	r2, r2, #16
 8007f4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007f4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f58:	45c1      	cmp	r9, r8
 8007f5a:	f841 3b04 	str.w	r3, [r1], #4
 8007f5e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f62:	d2e6      	bcs.n	8007f32 <quorem+0xa4>
 8007f64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f6c:	b922      	cbnz	r2, 8007f78 <quorem+0xea>
 8007f6e:	3b04      	subs	r3, #4
 8007f70:	429d      	cmp	r5, r3
 8007f72:	461a      	mov	r2, r3
 8007f74:	d30b      	bcc.n	8007f8e <quorem+0x100>
 8007f76:	613c      	str	r4, [r7, #16]
 8007f78:	3601      	adds	r6, #1
 8007f7a:	4630      	mov	r0, r6
 8007f7c:	b003      	add	sp, #12
 8007f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f82:	6812      	ldr	r2, [r2, #0]
 8007f84:	3b04      	subs	r3, #4
 8007f86:	2a00      	cmp	r2, #0
 8007f88:	d1cb      	bne.n	8007f22 <quorem+0x94>
 8007f8a:	3c01      	subs	r4, #1
 8007f8c:	e7c6      	b.n	8007f1c <quorem+0x8e>
 8007f8e:	6812      	ldr	r2, [r2, #0]
 8007f90:	3b04      	subs	r3, #4
 8007f92:	2a00      	cmp	r2, #0
 8007f94:	d1ef      	bne.n	8007f76 <quorem+0xe8>
 8007f96:	3c01      	subs	r4, #1
 8007f98:	e7ea      	b.n	8007f70 <quorem+0xe2>
 8007f9a:	2000      	movs	r0, #0
 8007f9c:	e7ee      	b.n	8007f7c <quorem+0xee>
	...

08007fa0 <_dtoa_r>:
 8007fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa4:	69c7      	ldr	r7, [r0, #28]
 8007fa6:	b097      	sub	sp, #92	@ 0x5c
 8007fa8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007fac:	ec55 4b10 	vmov	r4, r5, d0
 8007fb0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007fb2:	9107      	str	r1, [sp, #28]
 8007fb4:	4681      	mov	r9, r0
 8007fb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007fb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007fba:	b97f      	cbnz	r7, 8007fdc <_dtoa_r+0x3c>
 8007fbc:	2010      	movs	r0, #16
 8007fbe:	f000 fe09 	bl	8008bd4 <malloc>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	f8c9 001c 	str.w	r0, [r9, #28]
 8007fc8:	b920      	cbnz	r0, 8007fd4 <_dtoa_r+0x34>
 8007fca:	4ba9      	ldr	r3, [pc, #676]	@ (8008270 <_dtoa_r+0x2d0>)
 8007fcc:	21ef      	movs	r1, #239	@ 0xef
 8007fce:	48a9      	ldr	r0, [pc, #676]	@ (8008274 <_dtoa_r+0x2d4>)
 8007fd0:	f001 fc5e 	bl	8009890 <__assert_func>
 8007fd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007fd8:	6007      	str	r7, [r0, #0]
 8007fda:	60c7      	str	r7, [r0, #12]
 8007fdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fe0:	6819      	ldr	r1, [r3, #0]
 8007fe2:	b159      	cbz	r1, 8007ffc <_dtoa_r+0x5c>
 8007fe4:	685a      	ldr	r2, [r3, #4]
 8007fe6:	604a      	str	r2, [r1, #4]
 8007fe8:	2301      	movs	r3, #1
 8007fea:	4093      	lsls	r3, r2
 8007fec:	608b      	str	r3, [r1, #8]
 8007fee:	4648      	mov	r0, r9
 8007ff0:	f000 fee6 	bl	8008dc0 <_Bfree>
 8007ff4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	1e2b      	subs	r3, r5, #0
 8007ffe:	bfb9      	ittee	lt
 8008000:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008004:	9305      	strlt	r3, [sp, #20]
 8008006:	2300      	movge	r3, #0
 8008008:	6033      	strge	r3, [r6, #0]
 800800a:	9f05      	ldr	r7, [sp, #20]
 800800c:	4b9a      	ldr	r3, [pc, #616]	@ (8008278 <_dtoa_r+0x2d8>)
 800800e:	bfbc      	itt	lt
 8008010:	2201      	movlt	r2, #1
 8008012:	6032      	strlt	r2, [r6, #0]
 8008014:	43bb      	bics	r3, r7
 8008016:	d112      	bne.n	800803e <_dtoa_r+0x9e>
 8008018:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800801a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800801e:	6013      	str	r3, [r2, #0]
 8008020:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008024:	4323      	orrs	r3, r4
 8008026:	f000 855a 	beq.w	8008ade <_dtoa_r+0xb3e>
 800802a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800802c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800828c <_dtoa_r+0x2ec>
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 855c 	beq.w	8008aee <_dtoa_r+0xb4e>
 8008036:	f10a 0303 	add.w	r3, sl, #3
 800803a:	f000 bd56 	b.w	8008aea <_dtoa_r+0xb4a>
 800803e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008042:	2200      	movs	r2, #0
 8008044:	ec51 0b17 	vmov	r0, r1, d7
 8008048:	2300      	movs	r3, #0
 800804a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800804e:	f7f8 fd3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008052:	4680      	mov	r8, r0
 8008054:	b158      	cbz	r0, 800806e <_dtoa_r+0xce>
 8008056:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008058:	2301      	movs	r3, #1
 800805a:	6013      	str	r3, [r2, #0]
 800805c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800805e:	b113      	cbz	r3, 8008066 <_dtoa_r+0xc6>
 8008060:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008062:	4b86      	ldr	r3, [pc, #536]	@ (800827c <_dtoa_r+0x2dc>)
 8008064:	6013      	str	r3, [r2, #0]
 8008066:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008290 <_dtoa_r+0x2f0>
 800806a:	f000 bd40 	b.w	8008aee <_dtoa_r+0xb4e>
 800806e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008072:	aa14      	add	r2, sp, #80	@ 0x50
 8008074:	a915      	add	r1, sp, #84	@ 0x54
 8008076:	4648      	mov	r0, r9
 8008078:	f001 f984 	bl	8009384 <__d2b>
 800807c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008080:	9002      	str	r0, [sp, #8]
 8008082:	2e00      	cmp	r6, #0
 8008084:	d078      	beq.n	8008178 <_dtoa_r+0x1d8>
 8008086:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008088:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800808c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008090:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008094:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008098:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800809c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80080a0:	4619      	mov	r1, r3
 80080a2:	2200      	movs	r2, #0
 80080a4:	4b76      	ldr	r3, [pc, #472]	@ (8008280 <_dtoa_r+0x2e0>)
 80080a6:	f7f8 f8ef 	bl	8000288 <__aeabi_dsub>
 80080aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8008258 <_dtoa_r+0x2b8>)
 80080ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b0:	f7f8 faa2 	bl	80005f8 <__aeabi_dmul>
 80080b4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008260 <_dtoa_r+0x2c0>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 f8e7 	bl	800028c <__adddf3>
 80080be:	4604      	mov	r4, r0
 80080c0:	4630      	mov	r0, r6
 80080c2:	460d      	mov	r5, r1
 80080c4:	f7f8 fa2e 	bl	8000524 <__aeabi_i2d>
 80080c8:	a367      	add	r3, pc, #412	@ (adr r3, 8008268 <_dtoa_r+0x2c8>)
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	f7f8 fa93 	bl	80005f8 <__aeabi_dmul>
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	4620      	mov	r0, r4
 80080d8:	4629      	mov	r1, r5
 80080da:	f7f8 f8d7 	bl	800028c <__adddf3>
 80080de:	4604      	mov	r4, r0
 80080e0:	460d      	mov	r5, r1
 80080e2:	f7f8 fd39 	bl	8000b58 <__aeabi_d2iz>
 80080e6:	2200      	movs	r2, #0
 80080e8:	4607      	mov	r7, r0
 80080ea:	2300      	movs	r3, #0
 80080ec:	4620      	mov	r0, r4
 80080ee:	4629      	mov	r1, r5
 80080f0:	f7f8 fcf4 	bl	8000adc <__aeabi_dcmplt>
 80080f4:	b140      	cbz	r0, 8008108 <_dtoa_r+0x168>
 80080f6:	4638      	mov	r0, r7
 80080f8:	f7f8 fa14 	bl	8000524 <__aeabi_i2d>
 80080fc:	4622      	mov	r2, r4
 80080fe:	462b      	mov	r3, r5
 8008100:	f7f8 fce2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008104:	b900      	cbnz	r0, 8008108 <_dtoa_r+0x168>
 8008106:	3f01      	subs	r7, #1
 8008108:	2f16      	cmp	r7, #22
 800810a:	d852      	bhi.n	80081b2 <_dtoa_r+0x212>
 800810c:	4b5d      	ldr	r3, [pc, #372]	@ (8008284 <_dtoa_r+0x2e4>)
 800810e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008116:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800811a:	f7f8 fcdf 	bl	8000adc <__aeabi_dcmplt>
 800811e:	2800      	cmp	r0, #0
 8008120:	d049      	beq.n	80081b6 <_dtoa_r+0x216>
 8008122:	3f01      	subs	r7, #1
 8008124:	2300      	movs	r3, #0
 8008126:	9310      	str	r3, [sp, #64]	@ 0x40
 8008128:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800812a:	1b9b      	subs	r3, r3, r6
 800812c:	1e5a      	subs	r2, r3, #1
 800812e:	bf45      	ittet	mi
 8008130:	f1c3 0301 	rsbmi	r3, r3, #1
 8008134:	9300      	strmi	r3, [sp, #0]
 8008136:	2300      	movpl	r3, #0
 8008138:	2300      	movmi	r3, #0
 800813a:	9206      	str	r2, [sp, #24]
 800813c:	bf54      	ite	pl
 800813e:	9300      	strpl	r3, [sp, #0]
 8008140:	9306      	strmi	r3, [sp, #24]
 8008142:	2f00      	cmp	r7, #0
 8008144:	db39      	blt.n	80081ba <_dtoa_r+0x21a>
 8008146:	9b06      	ldr	r3, [sp, #24]
 8008148:	970d      	str	r7, [sp, #52]	@ 0x34
 800814a:	443b      	add	r3, r7
 800814c:	9306      	str	r3, [sp, #24]
 800814e:	2300      	movs	r3, #0
 8008150:	9308      	str	r3, [sp, #32]
 8008152:	9b07      	ldr	r3, [sp, #28]
 8008154:	2b09      	cmp	r3, #9
 8008156:	d863      	bhi.n	8008220 <_dtoa_r+0x280>
 8008158:	2b05      	cmp	r3, #5
 800815a:	bfc4      	itt	gt
 800815c:	3b04      	subgt	r3, #4
 800815e:	9307      	strgt	r3, [sp, #28]
 8008160:	9b07      	ldr	r3, [sp, #28]
 8008162:	f1a3 0302 	sub.w	r3, r3, #2
 8008166:	bfcc      	ite	gt
 8008168:	2400      	movgt	r4, #0
 800816a:	2401      	movle	r4, #1
 800816c:	2b03      	cmp	r3, #3
 800816e:	d863      	bhi.n	8008238 <_dtoa_r+0x298>
 8008170:	e8df f003 	tbb	[pc, r3]
 8008174:	2b375452 	.word	0x2b375452
 8008178:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800817c:	441e      	add	r6, r3
 800817e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008182:	2b20      	cmp	r3, #32
 8008184:	bfc1      	itttt	gt
 8008186:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800818a:	409f      	lslgt	r7, r3
 800818c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008190:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008194:	bfd6      	itet	le
 8008196:	f1c3 0320 	rsble	r3, r3, #32
 800819a:	ea47 0003 	orrgt.w	r0, r7, r3
 800819e:	fa04 f003 	lslle.w	r0, r4, r3
 80081a2:	f7f8 f9af 	bl	8000504 <__aeabi_ui2d>
 80081a6:	2201      	movs	r2, #1
 80081a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80081ac:	3e01      	subs	r6, #1
 80081ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80081b0:	e776      	b.n	80080a0 <_dtoa_r+0x100>
 80081b2:	2301      	movs	r3, #1
 80081b4:	e7b7      	b.n	8008126 <_dtoa_r+0x186>
 80081b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80081b8:	e7b6      	b.n	8008128 <_dtoa_r+0x188>
 80081ba:	9b00      	ldr	r3, [sp, #0]
 80081bc:	1bdb      	subs	r3, r3, r7
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	427b      	negs	r3, r7
 80081c2:	9308      	str	r3, [sp, #32]
 80081c4:	2300      	movs	r3, #0
 80081c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80081c8:	e7c3      	b.n	8008152 <_dtoa_r+0x1b2>
 80081ca:	2301      	movs	r3, #1
 80081cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80081ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081d0:	eb07 0b03 	add.w	fp, r7, r3
 80081d4:	f10b 0301 	add.w	r3, fp, #1
 80081d8:	2b01      	cmp	r3, #1
 80081da:	9303      	str	r3, [sp, #12]
 80081dc:	bfb8      	it	lt
 80081de:	2301      	movlt	r3, #1
 80081e0:	e006      	b.n	80081f0 <_dtoa_r+0x250>
 80081e2:	2301      	movs	r3, #1
 80081e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	dd28      	ble.n	800823e <_dtoa_r+0x29e>
 80081ec:	469b      	mov	fp, r3
 80081ee:	9303      	str	r3, [sp, #12]
 80081f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80081f4:	2100      	movs	r1, #0
 80081f6:	2204      	movs	r2, #4
 80081f8:	f102 0514 	add.w	r5, r2, #20
 80081fc:	429d      	cmp	r5, r3
 80081fe:	d926      	bls.n	800824e <_dtoa_r+0x2ae>
 8008200:	6041      	str	r1, [r0, #4]
 8008202:	4648      	mov	r0, r9
 8008204:	f000 fd9c 	bl	8008d40 <_Balloc>
 8008208:	4682      	mov	sl, r0
 800820a:	2800      	cmp	r0, #0
 800820c:	d142      	bne.n	8008294 <_dtoa_r+0x2f4>
 800820e:	4b1e      	ldr	r3, [pc, #120]	@ (8008288 <_dtoa_r+0x2e8>)
 8008210:	4602      	mov	r2, r0
 8008212:	f240 11af 	movw	r1, #431	@ 0x1af
 8008216:	e6da      	b.n	8007fce <_dtoa_r+0x2e>
 8008218:	2300      	movs	r3, #0
 800821a:	e7e3      	b.n	80081e4 <_dtoa_r+0x244>
 800821c:	2300      	movs	r3, #0
 800821e:	e7d5      	b.n	80081cc <_dtoa_r+0x22c>
 8008220:	2401      	movs	r4, #1
 8008222:	2300      	movs	r3, #0
 8008224:	9307      	str	r3, [sp, #28]
 8008226:	9409      	str	r4, [sp, #36]	@ 0x24
 8008228:	f04f 3bff 	mov.w	fp, #4294967295
 800822c:	2200      	movs	r2, #0
 800822e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008232:	2312      	movs	r3, #18
 8008234:	920c      	str	r2, [sp, #48]	@ 0x30
 8008236:	e7db      	b.n	80081f0 <_dtoa_r+0x250>
 8008238:	2301      	movs	r3, #1
 800823a:	9309      	str	r3, [sp, #36]	@ 0x24
 800823c:	e7f4      	b.n	8008228 <_dtoa_r+0x288>
 800823e:	f04f 0b01 	mov.w	fp, #1
 8008242:	f8cd b00c 	str.w	fp, [sp, #12]
 8008246:	465b      	mov	r3, fp
 8008248:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800824c:	e7d0      	b.n	80081f0 <_dtoa_r+0x250>
 800824e:	3101      	adds	r1, #1
 8008250:	0052      	lsls	r2, r2, #1
 8008252:	e7d1      	b.n	80081f8 <_dtoa_r+0x258>
 8008254:	f3af 8000 	nop.w
 8008258:	636f4361 	.word	0x636f4361
 800825c:	3fd287a7 	.word	0x3fd287a7
 8008260:	8b60c8b3 	.word	0x8b60c8b3
 8008264:	3fc68a28 	.word	0x3fc68a28
 8008268:	509f79fb 	.word	0x509f79fb
 800826c:	3fd34413 	.word	0x3fd34413
 8008270:	0800a0f1 	.word	0x0800a0f1
 8008274:	0800a108 	.word	0x0800a108
 8008278:	7ff00000 	.word	0x7ff00000
 800827c:	0800a0c1 	.word	0x0800a0c1
 8008280:	3ff80000 	.word	0x3ff80000
 8008284:	0800a258 	.word	0x0800a258
 8008288:	0800a160 	.word	0x0800a160
 800828c:	0800a0ed 	.word	0x0800a0ed
 8008290:	0800a0c0 	.word	0x0800a0c0
 8008294:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008298:	6018      	str	r0, [r3, #0]
 800829a:	9b03      	ldr	r3, [sp, #12]
 800829c:	2b0e      	cmp	r3, #14
 800829e:	f200 80a1 	bhi.w	80083e4 <_dtoa_r+0x444>
 80082a2:	2c00      	cmp	r4, #0
 80082a4:	f000 809e 	beq.w	80083e4 <_dtoa_r+0x444>
 80082a8:	2f00      	cmp	r7, #0
 80082aa:	dd33      	ble.n	8008314 <_dtoa_r+0x374>
 80082ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008520 <_dtoa_r+0x580>)
 80082ae:	f007 020f 	and.w	r2, r7, #15
 80082b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082b6:	ed93 7b00 	vldr	d7, [r3]
 80082ba:	05f8      	lsls	r0, r7, #23
 80082bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80082c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80082c4:	d516      	bpl.n	80082f4 <_dtoa_r+0x354>
 80082c6:	4b97      	ldr	r3, [pc, #604]	@ (8008524 <_dtoa_r+0x584>)
 80082c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082d0:	f7f8 fabc 	bl	800084c <__aeabi_ddiv>
 80082d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082d8:	f004 040f 	and.w	r4, r4, #15
 80082dc:	2603      	movs	r6, #3
 80082de:	4d91      	ldr	r5, [pc, #580]	@ (8008524 <_dtoa_r+0x584>)
 80082e0:	b954      	cbnz	r4, 80082f8 <_dtoa_r+0x358>
 80082e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082ea:	f7f8 faaf 	bl	800084c <__aeabi_ddiv>
 80082ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082f2:	e028      	b.n	8008346 <_dtoa_r+0x3a6>
 80082f4:	2602      	movs	r6, #2
 80082f6:	e7f2      	b.n	80082de <_dtoa_r+0x33e>
 80082f8:	07e1      	lsls	r1, r4, #31
 80082fa:	d508      	bpl.n	800830e <_dtoa_r+0x36e>
 80082fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008300:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008304:	f7f8 f978 	bl	80005f8 <__aeabi_dmul>
 8008308:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800830c:	3601      	adds	r6, #1
 800830e:	1064      	asrs	r4, r4, #1
 8008310:	3508      	adds	r5, #8
 8008312:	e7e5      	b.n	80082e0 <_dtoa_r+0x340>
 8008314:	f000 80af 	beq.w	8008476 <_dtoa_r+0x4d6>
 8008318:	427c      	negs	r4, r7
 800831a:	4b81      	ldr	r3, [pc, #516]	@ (8008520 <_dtoa_r+0x580>)
 800831c:	4d81      	ldr	r5, [pc, #516]	@ (8008524 <_dtoa_r+0x584>)
 800831e:	f004 020f 	and.w	r2, r4, #15
 8008322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800832e:	f7f8 f963 	bl	80005f8 <__aeabi_dmul>
 8008332:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008336:	1124      	asrs	r4, r4, #4
 8008338:	2300      	movs	r3, #0
 800833a:	2602      	movs	r6, #2
 800833c:	2c00      	cmp	r4, #0
 800833e:	f040 808f 	bne.w	8008460 <_dtoa_r+0x4c0>
 8008342:	2b00      	cmp	r3, #0
 8008344:	d1d3      	bne.n	80082ee <_dtoa_r+0x34e>
 8008346:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008348:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8094 	beq.w	800847a <_dtoa_r+0x4da>
 8008352:	4b75      	ldr	r3, [pc, #468]	@ (8008528 <_dtoa_r+0x588>)
 8008354:	2200      	movs	r2, #0
 8008356:	4620      	mov	r0, r4
 8008358:	4629      	mov	r1, r5
 800835a:	f7f8 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800835e:	2800      	cmp	r0, #0
 8008360:	f000 808b 	beq.w	800847a <_dtoa_r+0x4da>
 8008364:	9b03      	ldr	r3, [sp, #12]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f000 8087 	beq.w	800847a <_dtoa_r+0x4da>
 800836c:	f1bb 0f00 	cmp.w	fp, #0
 8008370:	dd34      	ble.n	80083dc <_dtoa_r+0x43c>
 8008372:	4620      	mov	r0, r4
 8008374:	4b6d      	ldr	r3, [pc, #436]	@ (800852c <_dtoa_r+0x58c>)
 8008376:	2200      	movs	r2, #0
 8008378:	4629      	mov	r1, r5
 800837a:	f7f8 f93d 	bl	80005f8 <__aeabi_dmul>
 800837e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008382:	f107 38ff 	add.w	r8, r7, #4294967295
 8008386:	3601      	adds	r6, #1
 8008388:	465c      	mov	r4, fp
 800838a:	4630      	mov	r0, r6
 800838c:	f7f8 f8ca 	bl	8000524 <__aeabi_i2d>
 8008390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008394:	f7f8 f930 	bl	80005f8 <__aeabi_dmul>
 8008398:	4b65      	ldr	r3, [pc, #404]	@ (8008530 <_dtoa_r+0x590>)
 800839a:	2200      	movs	r2, #0
 800839c:	f7f7 ff76 	bl	800028c <__adddf3>
 80083a0:	4605      	mov	r5, r0
 80083a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80083a6:	2c00      	cmp	r4, #0
 80083a8:	d16a      	bne.n	8008480 <_dtoa_r+0x4e0>
 80083aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083ae:	4b61      	ldr	r3, [pc, #388]	@ (8008534 <_dtoa_r+0x594>)
 80083b0:	2200      	movs	r2, #0
 80083b2:	f7f7 ff69 	bl	8000288 <__aeabi_dsub>
 80083b6:	4602      	mov	r2, r0
 80083b8:	460b      	mov	r3, r1
 80083ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083be:	462a      	mov	r2, r5
 80083c0:	4633      	mov	r3, r6
 80083c2:	f7f8 fba9 	bl	8000b18 <__aeabi_dcmpgt>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	f040 8298 	bne.w	80088fc <_dtoa_r+0x95c>
 80083cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083d0:	462a      	mov	r2, r5
 80083d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80083d6:	f7f8 fb81 	bl	8000adc <__aeabi_dcmplt>
 80083da:	bb38      	cbnz	r0, 800842c <_dtoa_r+0x48c>
 80083dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80083e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80083e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f2c0 8157 	blt.w	800869a <_dtoa_r+0x6fa>
 80083ec:	2f0e      	cmp	r7, #14
 80083ee:	f300 8154 	bgt.w	800869a <_dtoa_r+0x6fa>
 80083f2:	4b4b      	ldr	r3, [pc, #300]	@ (8008520 <_dtoa_r+0x580>)
 80083f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083f8:	ed93 7b00 	vldr	d7, [r3]
 80083fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083fe:	2b00      	cmp	r3, #0
 8008400:	ed8d 7b00 	vstr	d7, [sp]
 8008404:	f280 80e5 	bge.w	80085d2 <_dtoa_r+0x632>
 8008408:	9b03      	ldr	r3, [sp, #12]
 800840a:	2b00      	cmp	r3, #0
 800840c:	f300 80e1 	bgt.w	80085d2 <_dtoa_r+0x632>
 8008410:	d10c      	bne.n	800842c <_dtoa_r+0x48c>
 8008412:	4b48      	ldr	r3, [pc, #288]	@ (8008534 <_dtoa_r+0x594>)
 8008414:	2200      	movs	r2, #0
 8008416:	ec51 0b17 	vmov	r0, r1, d7
 800841a:	f7f8 f8ed 	bl	80005f8 <__aeabi_dmul>
 800841e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008422:	f7f8 fb6f 	bl	8000b04 <__aeabi_dcmpge>
 8008426:	2800      	cmp	r0, #0
 8008428:	f000 8266 	beq.w	80088f8 <_dtoa_r+0x958>
 800842c:	2400      	movs	r4, #0
 800842e:	4625      	mov	r5, r4
 8008430:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008432:	4656      	mov	r6, sl
 8008434:	ea6f 0803 	mvn.w	r8, r3
 8008438:	2700      	movs	r7, #0
 800843a:	4621      	mov	r1, r4
 800843c:	4648      	mov	r0, r9
 800843e:	f000 fcbf 	bl	8008dc0 <_Bfree>
 8008442:	2d00      	cmp	r5, #0
 8008444:	f000 80bd 	beq.w	80085c2 <_dtoa_r+0x622>
 8008448:	b12f      	cbz	r7, 8008456 <_dtoa_r+0x4b6>
 800844a:	42af      	cmp	r7, r5
 800844c:	d003      	beq.n	8008456 <_dtoa_r+0x4b6>
 800844e:	4639      	mov	r1, r7
 8008450:	4648      	mov	r0, r9
 8008452:	f000 fcb5 	bl	8008dc0 <_Bfree>
 8008456:	4629      	mov	r1, r5
 8008458:	4648      	mov	r0, r9
 800845a:	f000 fcb1 	bl	8008dc0 <_Bfree>
 800845e:	e0b0      	b.n	80085c2 <_dtoa_r+0x622>
 8008460:	07e2      	lsls	r2, r4, #31
 8008462:	d505      	bpl.n	8008470 <_dtoa_r+0x4d0>
 8008464:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008468:	f7f8 f8c6 	bl	80005f8 <__aeabi_dmul>
 800846c:	3601      	adds	r6, #1
 800846e:	2301      	movs	r3, #1
 8008470:	1064      	asrs	r4, r4, #1
 8008472:	3508      	adds	r5, #8
 8008474:	e762      	b.n	800833c <_dtoa_r+0x39c>
 8008476:	2602      	movs	r6, #2
 8008478:	e765      	b.n	8008346 <_dtoa_r+0x3a6>
 800847a:	9c03      	ldr	r4, [sp, #12]
 800847c:	46b8      	mov	r8, r7
 800847e:	e784      	b.n	800838a <_dtoa_r+0x3ea>
 8008480:	4b27      	ldr	r3, [pc, #156]	@ (8008520 <_dtoa_r+0x580>)
 8008482:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008484:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008488:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800848c:	4454      	add	r4, sl
 800848e:	2900      	cmp	r1, #0
 8008490:	d054      	beq.n	800853c <_dtoa_r+0x59c>
 8008492:	4929      	ldr	r1, [pc, #164]	@ (8008538 <_dtoa_r+0x598>)
 8008494:	2000      	movs	r0, #0
 8008496:	f7f8 f9d9 	bl	800084c <__aeabi_ddiv>
 800849a:	4633      	mov	r3, r6
 800849c:	462a      	mov	r2, r5
 800849e:	f7f7 fef3 	bl	8000288 <__aeabi_dsub>
 80084a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084a6:	4656      	mov	r6, sl
 80084a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084ac:	f7f8 fb54 	bl	8000b58 <__aeabi_d2iz>
 80084b0:	4605      	mov	r5, r0
 80084b2:	f7f8 f837 	bl	8000524 <__aeabi_i2d>
 80084b6:	4602      	mov	r2, r0
 80084b8:	460b      	mov	r3, r1
 80084ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084be:	f7f7 fee3 	bl	8000288 <__aeabi_dsub>
 80084c2:	3530      	adds	r5, #48	@ 0x30
 80084c4:	4602      	mov	r2, r0
 80084c6:	460b      	mov	r3, r1
 80084c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084cc:	f806 5b01 	strb.w	r5, [r6], #1
 80084d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084d4:	f7f8 fb02 	bl	8000adc <__aeabi_dcmplt>
 80084d8:	2800      	cmp	r0, #0
 80084da:	d172      	bne.n	80085c2 <_dtoa_r+0x622>
 80084dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084e0:	4911      	ldr	r1, [pc, #68]	@ (8008528 <_dtoa_r+0x588>)
 80084e2:	2000      	movs	r0, #0
 80084e4:	f7f7 fed0 	bl	8000288 <__aeabi_dsub>
 80084e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084ec:	f7f8 faf6 	bl	8000adc <__aeabi_dcmplt>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	f040 80b4 	bne.w	800865e <_dtoa_r+0x6be>
 80084f6:	42a6      	cmp	r6, r4
 80084f8:	f43f af70 	beq.w	80083dc <_dtoa_r+0x43c>
 80084fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008500:	4b0a      	ldr	r3, [pc, #40]	@ (800852c <_dtoa_r+0x58c>)
 8008502:	2200      	movs	r2, #0
 8008504:	f7f8 f878 	bl	80005f8 <__aeabi_dmul>
 8008508:	4b08      	ldr	r3, [pc, #32]	@ (800852c <_dtoa_r+0x58c>)
 800850a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800850e:	2200      	movs	r2, #0
 8008510:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008514:	f7f8 f870 	bl	80005f8 <__aeabi_dmul>
 8008518:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800851c:	e7c4      	b.n	80084a8 <_dtoa_r+0x508>
 800851e:	bf00      	nop
 8008520:	0800a258 	.word	0x0800a258
 8008524:	0800a230 	.word	0x0800a230
 8008528:	3ff00000 	.word	0x3ff00000
 800852c:	40240000 	.word	0x40240000
 8008530:	401c0000 	.word	0x401c0000
 8008534:	40140000 	.word	0x40140000
 8008538:	3fe00000 	.word	0x3fe00000
 800853c:	4631      	mov	r1, r6
 800853e:	4628      	mov	r0, r5
 8008540:	f7f8 f85a 	bl	80005f8 <__aeabi_dmul>
 8008544:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008548:	9413      	str	r4, [sp, #76]	@ 0x4c
 800854a:	4656      	mov	r6, sl
 800854c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008550:	f7f8 fb02 	bl	8000b58 <__aeabi_d2iz>
 8008554:	4605      	mov	r5, r0
 8008556:	f7f7 ffe5 	bl	8000524 <__aeabi_i2d>
 800855a:	4602      	mov	r2, r0
 800855c:	460b      	mov	r3, r1
 800855e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008562:	f7f7 fe91 	bl	8000288 <__aeabi_dsub>
 8008566:	3530      	adds	r5, #48	@ 0x30
 8008568:	f806 5b01 	strb.w	r5, [r6], #1
 800856c:	4602      	mov	r2, r0
 800856e:	460b      	mov	r3, r1
 8008570:	42a6      	cmp	r6, r4
 8008572:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008576:	f04f 0200 	mov.w	r2, #0
 800857a:	d124      	bne.n	80085c6 <_dtoa_r+0x626>
 800857c:	4baf      	ldr	r3, [pc, #700]	@ (800883c <_dtoa_r+0x89c>)
 800857e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008582:	f7f7 fe83 	bl	800028c <__adddf3>
 8008586:	4602      	mov	r2, r0
 8008588:	460b      	mov	r3, r1
 800858a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800858e:	f7f8 fac3 	bl	8000b18 <__aeabi_dcmpgt>
 8008592:	2800      	cmp	r0, #0
 8008594:	d163      	bne.n	800865e <_dtoa_r+0x6be>
 8008596:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800859a:	49a8      	ldr	r1, [pc, #672]	@ (800883c <_dtoa_r+0x89c>)
 800859c:	2000      	movs	r0, #0
 800859e:	f7f7 fe73 	bl	8000288 <__aeabi_dsub>
 80085a2:	4602      	mov	r2, r0
 80085a4:	460b      	mov	r3, r1
 80085a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085aa:	f7f8 fa97 	bl	8000adc <__aeabi_dcmplt>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	f43f af14 	beq.w	80083dc <_dtoa_r+0x43c>
 80085b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80085b6:	1e73      	subs	r3, r6, #1
 80085b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80085ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80085be:	2b30      	cmp	r3, #48	@ 0x30
 80085c0:	d0f8      	beq.n	80085b4 <_dtoa_r+0x614>
 80085c2:	4647      	mov	r7, r8
 80085c4:	e03b      	b.n	800863e <_dtoa_r+0x69e>
 80085c6:	4b9e      	ldr	r3, [pc, #632]	@ (8008840 <_dtoa_r+0x8a0>)
 80085c8:	f7f8 f816 	bl	80005f8 <__aeabi_dmul>
 80085cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085d0:	e7bc      	b.n	800854c <_dtoa_r+0x5ac>
 80085d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80085d6:	4656      	mov	r6, sl
 80085d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085dc:	4620      	mov	r0, r4
 80085de:	4629      	mov	r1, r5
 80085e0:	f7f8 f934 	bl	800084c <__aeabi_ddiv>
 80085e4:	f7f8 fab8 	bl	8000b58 <__aeabi_d2iz>
 80085e8:	4680      	mov	r8, r0
 80085ea:	f7f7 ff9b 	bl	8000524 <__aeabi_i2d>
 80085ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085f2:	f7f8 f801 	bl	80005f8 <__aeabi_dmul>
 80085f6:	4602      	mov	r2, r0
 80085f8:	460b      	mov	r3, r1
 80085fa:	4620      	mov	r0, r4
 80085fc:	4629      	mov	r1, r5
 80085fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008602:	f7f7 fe41 	bl	8000288 <__aeabi_dsub>
 8008606:	f806 4b01 	strb.w	r4, [r6], #1
 800860a:	9d03      	ldr	r5, [sp, #12]
 800860c:	eba6 040a 	sub.w	r4, r6, sl
 8008610:	42a5      	cmp	r5, r4
 8008612:	4602      	mov	r2, r0
 8008614:	460b      	mov	r3, r1
 8008616:	d133      	bne.n	8008680 <_dtoa_r+0x6e0>
 8008618:	f7f7 fe38 	bl	800028c <__adddf3>
 800861c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008620:	4604      	mov	r4, r0
 8008622:	460d      	mov	r5, r1
 8008624:	f7f8 fa78 	bl	8000b18 <__aeabi_dcmpgt>
 8008628:	b9c0      	cbnz	r0, 800865c <_dtoa_r+0x6bc>
 800862a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800862e:	4620      	mov	r0, r4
 8008630:	4629      	mov	r1, r5
 8008632:	f7f8 fa49 	bl	8000ac8 <__aeabi_dcmpeq>
 8008636:	b110      	cbz	r0, 800863e <_dtoa_r+0x69e>
 8008638:	f018 0f01 	tst.w	r8, #1
 800863c:	d10e      	bne.n	800865c <_dtoa_r+0x6bc>
 800863e:	9902      	ldr	r1, [sp, #8]
 8008640:	4648      	mov	r0, r9
 8008642:	f000 fbbd 	bl	8008dc0 <_Bfree>
 8008646:	2300      	movs	r3, #0
 8008648:	7033      	strb	r3, [r6, #0]
 800864a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800864c:	3701      	adds	r7, #1
 800864e:	601f      	str	r7, [r3, #0]
 8008650:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008652:	2b00      	cmp	r3, #0
 8008654:	f000 824b 	beq.w	8008aee <_dtoa_r+0xb4e>
 8008658:	601e      	str	r6, [r3, #0]
 800865a:	e248      	b.n	8008aee <_dtoa_r+0xb4e>
 800865c:	46b8      	mov	r8, r7
 800865e:	4633      	mov	r3, r6
 8008660:	461e      	mov	r6, r3
 8008662:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008666:	2a39      	cmp	r2, #57	@ 0x39
 8008668:	d106      	bne.n	8008678 <_dtoa_r+0x6d8>
 800866a:	459a      	cmp	sl, r3
 800866c:	d1f8      	bne.n	8008660 <_dtoa_r+0x6c0>
 800866e:	2230      	movs	r2, #48	@ 0x30
 8008670:	f108 0801 	add.w	r8, r8, #1
 8008674:	f88a 2000 	strb.w	r2, [sl]
 8008678:	781a      	ldrb	r2, [r3, #0]
 800867a:	3201      	adds	r2, #1
 800867c:	701a      	strb	r2, [r3, #0]
 800867e:	e7a0      	b.n	80085c2 <_dtoa_r+0x622>
 8008680:	4b6f      	ldr	r3, [pc, #444]	@ (8008840 <_dtoa_r+0x8a0>)
 8008682:	2200      	movs	r2, #0
 8008684:	f7f7 ffb8 	bl	80005f8 <__aeabi_dmul>
 8008688:	2200      	movs	r2, #0
 800868a:	2300      	movs	r3, #0
 800868c:	4604      	mov	r4, r0
 800868e:	460d      	mov	r5, r1
 8008690:	f7f8 fa1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008694:	2800      	cmp	r0, #0
 8008696:	d09f      	beq.n	80085d8 <_dtoa_r+0x638>
 8008698:	e7d1      	b.n	800863e <_dtoa_r+0x69e>
 800869a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800869c:	2a00      	cmp	r2, #0
 800869e:	f000 80ea 	beq.w	8008876 <_dtoa_r+0x8d6>
 80086a2:	9a07      	ldr	r2, [sp, #28]
 80086a4:	2a01      	cmp	r2, #1
 80086a6:	f300 80cd 	bgt.w	8008844 <_dtoa_r+0x8a4>
 80086aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80086ac:	2a00      	cmp	r2, #0
 80086ae:	f000 80c1 	beq.w	8008834 <_dtoa_r+0x894>
 80086b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80086b6:	9c08      	ldr	r4, [sp, #32]
 80086b8:	9e00      	ldr	r6, [sp, #0]
 80086ba:	9a00      	ldr	r2, [sp, #0]
 80086bc:	441a      	add	r2, r3
 80086be:	9200      	str	r2, [sp, #0]
 80086c0:	9a06      	ldr	r2, [sp, #24]
 80086c2:	2101      	movs	r1, #1
 80086c4:	441a      	add	r2, r3
 80086c6:	4648      	mov	r0, r9
 80086c8:	9206      	str	r2, [sp, #24]
 80086ca:	f000 fc2d 	bl	8008f28 <__i2b>
 80086ce:	4605      	mov	r5, r0
 80086d0:	b166      	cbz	r6, 80086ec <_dtoa_r+0x74c>
 80086d2:	9b06      	ldr	r3, [sp, #24]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	dd09      	ble.n	80086ec <_dtoa_r+0x74c>
 80086d8:	42b3      	cmp	r3, r6
 80086da:	9a00      	ldr	r2, [sp, #0]
 80086dc:	bfa8      	it	ge
 80086de:	4633      	movge	r3, r6
 80086e0:	1ad2      	subs	r2, r2, r3
 80086e2:	9200      	str	r2, [sp, #0]
 80086e4:	9a06      	ldr	r2, [sp, #24]
 80086e6:	1af6      	subs	r6, r6, r3
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	9306      	str	r3, [sp, #24]
 80086ec:	9b08      	ldr	r3, [sp, #32]
 80086ee:	b30b      	cbz	r3, 8008734 <_dtoa_r+0x794>
 80086f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 80c6 	beq.w	8008884 <_dtoa_r+0x8e4>
 80086f8:	2c00      	cmp	r4, #0
 80086fa:	f000 80c0 	beq.w	800887e <_dtoa_r+0x8de>
 80086fe:	4629      	mov	r1, r5
 8008700:	4622      	mov	r2, r4
 8008702:	4648      	mov	r0, r9
 8008704:	f000 fcc8 	bl	8009098 <__pow5mult>
 8008708:	9a02      	ldr	r2, [sp, #8]
 800870a:	4601      	mov	r1, r0
 800870c:	4605      	mov	r5, r0
 800870e:	4648      	mov	r0, r9
 8008710:	f000 fc20 	bl	8008f54 <__multiply>
 8008714:	9902      	ldr	r1, [sp, #8]
 8008716:	4680      	mov	r8, r0
 8008718:	4648      	mov	r0, r9
 800871a:	f000 fb51 	bl	8008dc0 <_Bfree>
 800871e:	9b08      	ldr	r3, [sp, #32]
 8008720:	1b1b      	subs	r3, r3, r4
 8008722:	9308      	str	r3, [sp, #32]
 8008724:	f000 80b1 	beq.w	800888a <_dtoa_r+0x8ea>
 8008728:	9a08      	ldr	r2, [sp, #32]
 800872a:	4641      	mov	r1, r8
 800872c:	4648      	mov	r0, r9
 800872e:	f000 fcb3 	bl	8009098 <__pow5mult>
 8008732:	9002      	str	r0, [sp, #8]
 8008734:	2101      	movs	r1, #1
 8008736:	4648      	mov	r0, r9
 8008738:	f000 fbf6 	bl	8008f28 <__i2b>
 800873c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800873e:	4604      	mov	r4, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	f000 81d8 	beq.w	8008af6 <_dtoa_r+0xb56>
 8008746:	461a      	mov	r2, r3
 8008748:	4601      	mov	r1, r0
 800874a:	4648      	mov	r0, r9
 800874c:	f000 fca4 	bl	8009098 <__pow5mult>
 8008750:	9b07      	ldr	r3, [sp, #28]
 8008752:	2b01      	cmp	r3, #1
 8008754:	4604      	mov	r4, r0
 8008756:	f300 809f 	bgt.w	8008898 <_dtoa_r+0x8f8>
 800875a:	9b04      	ldr	r3, [sp, #16]
 800875c:	2b00      	cmp	r3, #0
 800875e:	f040 8097 	bne.w	8008890 <_dtoa_r+0x8f0>
 8008762:	9b05      	ldr	r3, [sp, #20]
 8008764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008768:	2b00      	cmp	r3, #0
 800876a:	f040 8093 	bne.w	8008894 <_dtoa_r+0x8f4>
 800876e:	9b05      	ldr	r3, [sp, #20]
 8008770:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008774:	0d1b      	lsrs	r3, r3, #20
 8008776:	051b      	lsls	r3, r3, #20
 8008778:	b133      	cbz	r3, 8008788 <_dtoa_r+0x7e8>
 800877a:	9b00      	ldr	r3, [sp, #0]
 800877c:	3301      	adds	r3, #1
 800877e:	9300      	str	r3, [sp, #0]
 8008780:	9b06      	ldr	r3, [sp, #24]
 8008782:	3301      	adds	r3, #1
 8008784:	9306      	str	r3, [sp, #24]
 8008786:	2301      	movs	r3, #1
 8008788:	9308      	str	r3, [sp, #32]
 800878a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800878c:	2b00      	cmp	r3, #0
 800878e:	f000 81b8 	beq.w	8008b02 <_dtoa_r+0xb62>
 8008792:	6923      	ldr	r3, [r4, #16]
 8008794:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008798:	6918      	ldr	r0, [r3, #16]
 800879a:	f000 fb79 	bl	8008e90 <__hi0bits>
 800879e:	f1c0 0020 	rsb	r0, r0, #32
 80087a2:	9b06      	ldr	r3, [sp, #24]
 80087a4:	4418      	add	r0, r3
 80087a6:	f010 001f 	ands.w	r0, r0, #31
 80087aa:	f000 8082 	beq.w	80088b2 <_dtoa_r+0x912>
 80087ae:	f1c0 0320 	rsb	r3, r0, #32
 80087b2:	2b04      	cmp	r3, #4
 80087b4:	dd73      	ble.n	800889e <_dtoa_r+0x8fe>
 80087b6:	9b00      	ldr	r3, [sp, #0]
 80087b8:	f1c0 001c 	rsb	r0, r0, #28
 80087bc:	4403      	add	r3, r0
 80087be:	9300      	str	r3, [sp, #0]
 80087c0:	9b06      	ldr	r3, [sp, #24]
 80087c2:	4403      	add	r3, r0
 80087c4:	4406      	add	r6, r0
 80087c6:	9306      	str	r3, [sp, #24]
 80087c8:	9b00      	ldr	r3, [sp, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	dd05      	ble.n	80087da <_dtoa_r+0x83a>
 80087ce:	9902      	ldr	r1, [sp, #8]
 80087d0:	461a      	mov	r2, r3
 80087d2:	4648      	mov	r0, r9
 80087d4:	f000 fcba 	bl	800914c <__lshift>
 80087d8:	9002      	str	r0, [sp, #8]
 80087da:	9b06      	ldr	r3, [sp, #24]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	dd05      	ble.n	80087ec <_dtoa_r+0x84c>
 80087e0:	4621      	mov	r1, r4
 80087e2:	461a      	mov	r2, r3
 80087e4:	4648      	mov	r0, r9
 80087e6:	f000 fcb1 	bl	800914c <__lshift>
 80087ea:	4604      	mov	r4, r0
 80087ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d061      	beq.n	80088b6 <_dtoa_r+0x916>
 80087f2:	9802      	ldr	r0, [sp, #8]
 80087f4:	4621      	mov	r1, r4
 80087f6:	f000 fd15 	bl	8009224 <__mcmp>
 80087fa:	2800      	cmp	r0, #0
 80087fc:	da5b      	bge.n	80088b6 <_dtoa_r+0x916>
 80087fe:	2300      	movs	r3, #0
 8008800:	9902      	ldr	r1, [sp, #8]
 8008802:	220a      	movs	r2, #10
 8008804:	4648      	mov	r0, r9
 8008806:	f000 fafd 	bl	8008e04 <__multadd>
 800880a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800880c:	9002      	str	r0, [sp, #8]
 800880e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008812:	2b00      	cmp	r3, #0
 8008814:	f000 8177 	beq.w	8008b06 <_dtoa_r+0xb66>
 8008818:	4629      	mov	r1, r5
 800881a:	2300      	movs	r3, #0
 800881c:	220a      	movs	r2, #10
 800881e:	4648      	mov	r0, r9
 8008820:	f000 faf0 	bl	8008e04 <__multadd>
 8008824:	f1bb 0f00 	cmp.w	fp, #0
 8008828:	4605      	mov	r5, r0
 800882a:	dc6f      	bgt.n	800890c <_dtoa_r+0x96c>
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	2b02      	cmp	r3, #2
 8008830:	dc49      	bgt.n	80088c6 <_dtoa_r+0x926>
 8008832:	e06b      	b.n	800890c <_dtoa_r+0x96c>
 8008834:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008836:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800883a:	e73c      	b.n	80086b6 <_dtoa_r+0x716>
 800883c:	3fe00000 	.word	0x3fe00000
 8008840:	40240000 	.word	0x40240000
 8008844:	9b03      	ldr	r3, [sp, #12]
 8008846:	1e5c      	subs	r4, r3, #1
 8008848:	9b08      	ldr	r3, [sp, #32]
 800884a:	42a3      	cmp	r3, r4
 800884c:	db09      	blt.n	8008862 <_dtoa_r+0x8c2>
 800884e:	1b1c      	subs	r4, r3, r4
 8008850:	9b03      	ldr	r3, [sp, #12]
 8008852:	2b00      	cmp	r3, #0
 8008854:	f6bf af30 	bge.w	80086b8 <_dtoa_r+0x718>
 8008858:	9b00      	ldr	r3, [sp, #0]
 800885a:	9a03      	ldr	r2, [sp, #12]
 800885c:	1a9e      	subs	r6, r3, r2
 800885e:	2300      	movs	r3, #0
 8008860:	e72b      	b.n	80086ba <_dtoa_r+0x71a>
 8008862:	9b08      	ldr	r3, [sp, #32]
 8008864:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008866:	9408      	str	r4, [sp, #32]
 8008868:	1ae3      	subs	r3, r4, r3
 800886a:	441a      	add	r2, r3
 800886c:	9e00      	ldr	r6, [sp, #0]
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	920d      	str	r2, [sp, #52]	@ 0x34
 8008872:	2400      	movs	r4, #0
 8008874:	e721      	b.n	80086ba <_dtoa_r+0x71a>
 8008876:	9c08      	ldr	r4, [sp, #32]
 8008878:	9e00      	ldr	r6, [sp, #0]
 800887a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800887c:	e728      	b.n	80086d0 <_dtoa_r+0x730>
 800887e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008882:	e751      	b.n	8008728 <_dtoa_r+0x788>
 8008884:	9a08      	ldr	r2, [sp, #32]
 8008886:	9902      	ldr	r1, [sp, #8]
 8008888:	e750      	b.n	800872c <_dtoa_r+0x78c>
 800888a:	f8cd 8008 	str.w	r8, [sp, #8]
 800888e:	e751      	b.n	8008734 <_dtoa_r+0x794>
 8008890:	2300      	movs	r3, #0
 8008892:	e779      	b.n	8008788 <_dtoa_r+0x7e8>
 8008894:	9b04      	ldr	r3, [sp, #16]
 8008896:	e777      	b.n	8008788 <_dtoa_r+0x7e8>
 8008898:	2300      	movs	r3, #0
 800889a:	9308      	str	r3, [sp, #32]
 800889c:	e779      	b.n	8008792 <_dtoa_r+0x7f2>
 800889e:	d093      	beq.n	80087c8 <_dtoa_r+0x828>
 80088a0:	9a00      	ldr	r2, [sp, #0]
 80088a2:	331c      	adds	r3, #28
 80088a4:	441a      	add	r2, r3
 80088a6:	9200      	str	r2, [sp, #0]
 80088a8:	9a06      	ldr	r2, [sp, #24]
 80088aa:	441a      	add	r2, r3
 80088ac:	441e      	add	r6, r3
 80088ae:	9206      	str	r2, [sp, #24]
 80088b0:	e78a      	b.n	80087c8 <_dtoa_r+0x828>
 80088b2:	4603      	mov	r3, r0
 80088b4:	e7f4      	b.n	80088a0 <_dtoa_r+0x900>
 80088b6:	9b03      	ldr	r3, [sp, #12]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	46b8      	mov	r8, r7
 80088bc:	dc20      	bgt.n	8008900 <_dtoa_r+0x960>
 80088be:	469b      	mov	fp, r3
 80088c0:	9b07      	ldr	r3, [sp, #28]
 80088c2:	2b02      	cmp	r3, #2
 80088c4:	dd1e      	ble.n	8008904 <_dtoa_r+0x964>
 80088c6:	f1bb 0f00 	cmp.w	fp, #0
 80088ca:	f47f adb1 	bne.w	8008430 <_dtoa_r+0x490>
 80088ce:	4621      	mov	r1, r4
 80088d0:	465b      	mov	r3, fp
 80088d2:	2205      	movs	r2, #5
 80088d4:	4648      	mov	r0, r9
 80088d6:	f000 fa95 	bl	8008e04 <__multadd>
 80088da:	4601      	mov	r1, r0
 80088dc:	4604      	mov	r4, r0
 80088de:	9802      	ldr	r0, [sp, #8]
 80088e0:	f000 fca0 	bl	8009224 <__mcmp>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	f77f ada3 	ble.w	8008430 <_dtoa_r+0x490>
 80088ea:	4656      	mov	r6, sl
 80088ec:	2331      	movs	r3, #49	@ 0x31
 80088ee:	f806 3b01 	strb.w	r3, [r6], #1
 80088f2:	f108 0801 	add.w	r8, r8, #1
 80088f6:	e59f      	b.n	8008438 <_dtoa_r+0x498>
 80088f8:	9c03      	ldr	r4, [sp, #12]
 80088fa:	46b8      	mov	r8, r7
 80088fc:	4625      	mov	r5, r4
 80088fe:	e7f4      	b.n	80088ea <_dtoa_r+0x94a>
 8008900:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008906:	2b00      	cmp	r3, #0
 8008908:	f000 8101 	beq.w	8008b0e <_dtoa_r+0xb6e>
 800890c:	2e00      	cmp	r6, #0
 800890e:	dd05      	ble.n	800891c <_dtoa_r+0x97c>
 8008910:	4629      	mov	r1, r5
 8008912:	4632      	mov	r2, r6
 8008914:	4648      	mov	r0, r9
 8008916:	f000 fc19 	bl	800914c <__lshift>
 800891a:	4605      	mov	r5, r0
 800891c:	9b08      	ldr	r3, [sp, #32]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d05c      	beq.n	80089dc <_dtoa_r+0xa3c>
 8008922:	6869      	ldr	r1, [r5, #4]
 8008924:	4648      	mov	r0, r9
 8008926:	f000 fa0b 	bl	8008d40 <_Balloc>
 800892a:	4606      	mov	r6, r0
 800892c:	b928      	cbnz	r0, 800893a <_dtoa_r+0x99a>
 800892e:	4b82      	ldr	r3, [pc, #520]	@ (8008b38 <_dtoa_r+0xb98>)
 8008930:	4602      	mov	r2, r0
 8008932:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008936:	f7ff bb4a 	b.w	8007fce <_dtoa_r+0x2e>
 800893a:	692a      	ldr	r2, [r5, #16]
 800893c:	3202      	adds	r2, #2
 800893e:	0092      	lsls	r2, r2, #2
 8008940:	f105 010c 	add.w	r1, r5, #12
 8008944:	300c      	adds	r0, #12
 8008946:	f7ff fa94 	bl	8007e72 <memcpy>
 800894a:	2201      	movs	r2, #1
 800894c:	4631      	mov	r1, r6
 800894e:	4648      	mov	r0, r9
 8008950:	f000 fbfc 	bl	800914c <__lshift>
 8008954:	f10a 0301 	add.w	r3, sl, #1
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	eb0a 030b 	add.w	r3, sl, fp
 800895e:	9308      	str	r3, [sp, #32]
 8008960:	9b04      	ldr	r3, [sp, #16]
 8008962:	f003 0301 	and.w	r3, r3, #1
 8008966:	462f      	mov	r7, r5
 8008968:	9306      	str	r3, [sp, #24]
 800896a:	4605      	mov	r5, r0
 800896c:	9b00      	ldr	r3, [sp, #0]
 800896e:	9802      	ldr	r0, [sp, #8]
 8008970:	4621      	mov	r1, r4
 8008972:	f103 3bff 	add.w	fp, r3, #4294967295
 8008976:	f7ff fa8a 	bl	8007e8e <quorem>
 800897a:	4603      	mov	r3, r0
 800897c:	3330      	adds	r3, #48	@ 0x30
 800897e:	9003      	str	r0, [sp, #12]
 8008980:	4639      	mov	r1, r7
 8008982:	9802      	ldr	r0, [sp, #8]
 8008984:	9309      	str	r3, [sp, #36]	@ 0x24
 8008986:	f000 fc4d 	bl	8009224 <__mcmp>
 800898a:	462a      	mov	r2, r5
 800898c:	9004      	str	r0, [sp, #16]
 800898e:	4621      	mov	r1, r4
 8008990:	4648      	mov	r0, r9
 8008992:	f000 fc63 	bl	800925c <__mdiff>
 8008996:	68c2      	ldr	r2, [r0, #12]
 8008998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800899a:	4606      	mov	r6, r0
 800899c:	bb02      	cbnz	r2, 80089e0 <_dtoa_r+0xa40>
 800899e:	4601      	mov	r1, r0
 80089a0:	9802      	ldr	r0, [sp, #8]
 80089a2:	f000 fc3f 	bl	8009224 <__mcmp>
 80089a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089a8:	4602      	mov	r2, r0
 80089aa:	4631      	mov	r1, r6
 80089ac:	4648      	mov	r0, r9
 80089ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80089b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80089b2:	f000 fa05 	bl	8008dc0 <_Bfree>
 80089b6:	9b07      	ldr	r3, [sp, #28]
 80089b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089ba:	9e00      	ldr	r6, [sp, #0]
 80089bc:	ea42 0103 	orr.w	r1, r2, r3
 80089c0:	9b06      	ldr	r3, [sp, #24]
 80089c2:	4319      	orrs	r1, r3
 80089c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089c6:	d10d      	bne.n	80089e4 <_dtoa_r+0xa44>
 80089c8:	2b39      	cmp	r3, #57	@ 0x39
 80089ca:	d027      	beq.n	8008a1c <_dtoa_r+0xa7c>
 80089cc:	9a04      	ldr	r2, [sp, #16]
 80089ce:	2a00      	cmp	r2, #0
 80089d0:	dd01      	ble.n	80089d6 <_dtoa_r+0xa36>
 80089d2:	9b03      	ldr	r3, [sp, #12]
 80089d4:	3331      	adds	r3, #49	@ 0x31
 80089d6:	f88b 3000 	strb.w	r3, [fp]
 80089da:	e52e      	b.n	800843a <_dtoa_r+0x49a>
 80089dc:	4628      	mov	r0, r5
 80089de:	e7b9      	b.n	8008954 <_dtoa_r+0x9b4>
 80089e0:	2201      	movs	r2, #1
 80089e2:	e7e2      	b.n	80089aa <_dtoa_r+0xa0a>
 80089e4:	9904      	ldr	r1, [sp, #16]
 80089e6:	2900      	cmp	r1, #0
 80089e8:	db04      	blt.n	80089f4 <_dtoa_r+0xa54>
 80089ea:	9807      	ldr	r0, [sp, #28]
 80089ec:	4301      	orrs	r1, r0
 80089ee:	9806      	ldr	r0, [sp, #24]
 80089f0:	4301      	orrs	r1, r0
 80089f2:	d120      	bne.n	8008a36 <_dtoa_r+0xa96>
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	ddee      	ble.n	80089d6 <_dtoa_r+0xa36>
 80089f8:	9902      	ldr	r1, [sp, #8]
 80089fa:	9300      	str	r3, [sp, #0]
 80089fc:	2201      	movs	r2, #1
 80089fe:	4648      	mov	r0, r9
 8008a00:	f000 fba4 	bl	800914c <__lshift>
 8008a04:	4621      	mov	r1, r4
 8008a06:	9002      	str	r0, [sp, #8]
 8008a08:	f000 fc0c 	bl	8009224 <__mcmp>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	9b00      	ldr	r3, [sp, #0]
 8008a10:	dc02      	bgt.n	8008a18 <_dtoa_r+0xa78>
 8008a12:	d1e0      	bne.n	80089d6 <_dtoa_r+0xa36>
 8008a14:	07da      	lsls	r2, r3, #31
 8008a16:	d5de      	bpl.n	80089d6 <_dtoa_r+0xa36>
 8008a18:	2b39      	cmp	r3, #57	@ 0x39
 8008a1a:	d1da      	bne.n	80089d2 <_dtoa_r+0xa32>
 8008a1c:	2339      	movs	r3, #57	@ 0x39
 8008a1e:	f88b 3000 	strb.w	r3, [fp]
 8008a22:	4633      	mov	r3, r6
 8008a24:	461e      	mov	r6, r3
 8008a26:	3b01      	subs	r3, #1
 8008a28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008a2c:	2a39      	cmp	r2, #57	@ 0x39
 8008a2e:	d04e      	beq.n	8008ace <_dtoa_r+0xb2e>
 8008a30:	3201      	adds	r2, #1
 8008a32:	701a      	strb	r2, [r3, #0]
 8008a34:	e501      	b.n	800843a <_dtoa_r+0x49a>
 8008a36:	2a00      	cmp	r2, #0
 8008a38:	dd03      	ble.n	8008a42 <_dtoa_r+0xaa2>
 8008a3a:	2b39      	cmp	r3, #57	@ 0x39
 8008a3c:	d0ee      	beq.n	8008a1c <_dtoa_r+0xa7c>
 8008a3e:	3301      	adds	r3, #1
 8008a40:	e7c9      	b.n	80089d6 <_dtoa_r+0xa36>
 8008a42:	9a00      	ldr	r2, [sp, #0]
 8008a44:	9908      	ldr	r1, [sp, #32]
 8008a46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008a4a:	428a      	cmp	r2, r1
 8008a4c:	d028      	beq.n	8008aa0 <_dtoa_r+0xb00>
 8008a4e:	9902      	ldr	r1, [sp, #8]
 8008a50:	2300      	movs	r3, #0
 8008a52:	220a      	movs	r2, #10
 8008a54:	4648      	mov	r0, r9
 8008a56:	f000 f9d5 	bl	8008e04 <__multadd>
 8008a5a:	42af      	cmp	r7, r5
 8008a5c:	9002      	str	r0, [sp, #8]
 8008a5e:	f04f 0300 	mov.w	r3, #0
 8008a62:	f04f 020a 	mov.w	r2, #10
 8008a66:	4639      	mov	r1, r7
 8008a68:	4648      	mov	r0, r9
 8008a6a:	d107      	bne.n	8008a7c <_dtoa_r+0xadc>
 8008a6c:	f000 f9ca 	bl	8008e04 <__multadd>
 8008a70:	4607      	mov	r7, r0
 8008a72:	4605      	mov	r5, r0
 8008a74:	9b00      	ldr	r3, [sp, #0]
 8008a76:	3301      	adds	r3, #1
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	e777      	b.n	800896c <_dtoa_r+0x9cc>
 8008a7c:	f000 f9c2 	bl	8008e04 <__multadd>
 8008a80:	4629      	mov	r1, r5
 8008a82:	4607      	mov	r7, r0
 8008a84:	2300      	movs	r3, #0
 8008a86:	220a      	movs	r2, #10
 8008a88:	4648      	mov	r0, r9
 8008a8a:	f000 f9bb 	bl	8008e04 <__multadd>
 8008a8e:	4605      	mov	r5, r0
 8008a90:	e7f0      	b.n	8008a74 <_dtoa_r+0xad4>
 8008a92:	f1bb 0f00 	cmp.w	fp, #0
 8008a96:	bfcc      	ite	gt
 8008a98:	465e      	movgt	r6, fp
 8008a9a:	2601      	movle	r6, #1
 8008a9c:	4456      	add	r6, sl
 8008a9e:	2700      	movs	r7, #0
 8008aa0:	9902      	ldr	r1, [sp, #8]
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	4648      	mov	r0, r9
 8008aa8:	f000 fb50 	bl	800914c <__lshift>
 8008aac:	4621      	mov	r1, r4
 8008aae:	9002      	str	r0, [sp, #8]
 8008ab0:	f000 fbb8 	bl	8009224 <__mcmp>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	dcb4      	bgt.n	8008a22 <_dtoa_r+0xa82>
 8008ab8:	d102      	bne.n	8008ac0 <_dtoa_r+0xb20>
 8008aba:	9b00      	ldr	r3, [sp, #0]
 8008abc:	07db      	lsls	r3, r3, #31
 8008abe:	d4b0      	bmi.n	8008a22 <_dtoa_r+0xa82>
 8008ac0:	4633      	mov	r3, r6
 8008ac2:	461e      	mov	r6, r3
 8008ac4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ac8:	2a30      	cmp	r2, #48	@ 0x30
 8008aca:	d0fa      	beq.n	8008ac2 <_dtoa_r+0xb22>
 8008acc:	e4b5      	b.n	800843a <_dtoa_r+0x49a>
 8008ace:	459a      	cmp	sl, r3
 8008ad0:	d1a8      	bne.n	8008a24 <_dtoa_r+0xa84>
 8008ad2:	2331      	movs	r3, #49	@ 0x31
 8008ad4:	f108 0801 	add.w	r8, r8, #1
 8008ad8:	f88a 3000 	strb.w	r3, [sl]
 8008adc:	e4ad      	b.n	800843a <_dtoa_r+0x49a>
 8008ade:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ae0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008b3c <_dtoa_r+0xb9c>
 8008ae4:	b11b      	cbz	r3, 8008aee <_dtoa_r+0xb4e>
 8008ae6:	f10a 0308 	add.w	r3, sl, #8
 8008aea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008aec:	6013      	str	r3, [r2, #0]
 8008aee:	4650      	mov	r0, sl
 8008af0:	b017      	add	sp, #92	@ 0x5c
 8008af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af6:	9b07      	ldr	r3, [sp, #28]
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	f77f ae2e 	ble.w	800875a <_dtoa_r+0x7ba>
 8008afe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b00:	9308      	str	r3, [sp, #32]
 8008b02:	2001      	movs	r0, #1
 8008b04:	e64d      	b.n	80087a2 <_dtoa_r+0x802>
 8008b06:	f1bb 0f00 	cmp.w	fp, #0
 8008b0a:	f77f aed9 	ble.w	80088c0 <_dtoa_r+0x920>
 8008b0e:	4656      	mov	r6, sl
 8008b10:	9802      	ldr	r0, [sp, #8]
 8008b12:	4621      	mov	r1, r4
 8008b14:	f7ff f9bb 	bl	8007e8e <quorem>
 8008b18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008b1c:	f806 3b01 	strb.w	r3, [r6], #1
 8008b20:	eba6 020a 	sub.w	r2, r6, sl
 8008b24:	4593      	cmp	fp, r2
 8008b26:	ddb4      	ble.n	8008a92 <_dtoa_r+0xaf2>
 8008b28:	9902      	ldr	r1, [sp, #8]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	220a      	movs	r2, #10
 8008b2e:	4648      	mov	r0, r9
 8008b30:	f000 f968 	bl	8008e04 <__multadd>
 8008b34:	9002      	str	r0, [sp, #8]
 8008b36:	e7eb      	b.n	8008b10 <_dtoa_r+0xb70>
 8008b38:	0800a160 	.word	0x0800a160
 8008b3c:	0800a0e4 	.word	0x0800a0e4

08008b40 <_free_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4605      	mov	r5, r0
 8008b44:	2900      	cmp	r1, #0
 8008b46:	d041      	beq.n	8008bcc <_free_r+0x8c>
 8008b48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b4c:	1f0c      	subs	r4, r1, #4
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	bfb8      	it	lt
 8008b52:	18e4      	addlt	r4, r4, r3
 8008b54:	f000 f8e8 	bl	8008d28 <__malloc_lock>
 8008b58:	4a1d      	ldr	r2, [pc, #116]	@ (8008bd0 <_free_r+0x90>)
 8008b5a:	6813      	ldr	r3, [r2, #0]
 8008b5c:	b933      	cbnz	r3, 8008b6c <_free_r+0x2c>
 8008b5e:	6063      	str	r3, [r4, #4]
 8008b60:	6014      	str	r4, [r2, #0]
 8008b62:	4628      	mov	r0, r5
 8008b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b68:	f000 b8e4 	b.w	8008d34 <__malloc_unlock>
 8008b6c:	42a3      	cmp	r3, r4
 8008b6e:	d908      	bls.n	8008b82 <_free_r+0x42>
 8008b70:	6820      	ldr	r0, [r4, #0]
 8008b72:	1821      	adds	r1, r4, r0
 8008b74:	428b      	cmp	r3, r1
 8008b76:	bf01      	itttt	eq
 8008b78:	6819      	ldreq	r1, [r3, #0]
 8008b7a:	685b      	ldreq	r3, [r3, #4]
 8008b7c:	1809      	addeq	r1, r1, r0
 8008b7e:	6021      	streq	r1, [r4, #0]
 8008b80:	e7ed      	b.n	8008b5e <_free_r+0x1e>
 8008b82:	461a      	mov	r2, r3
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	b10b      	cbz	r3, 8008b8c <_free_r+0x4c>
 8008b88:	42a3      	cmp	r3, r4
 8008b8a:	d9fa      	bls.n	8008b82 <_free_r+0x42>
 8008b8c:	6811      	ldr	r1, [r2, #0]
 8008b8e:	1850      	adds	r0, r2, r1
 8008b90:	42a0      	cmp	r0, r4
 8008b92:	d10b      	bne.n	8008bac <_free_r+0x6c>
 8008b94:	6820      	ldr	r0, [r4, #0]
 8008b96:	4401      	add	r1, r0
 8008b98:	1850      	adds	r0, r2, r1
 8008b9a:	4283      	cmp	r3, r0
 8008b9c:	6011      	str	r1, [r2, #0]
 8008b9e:	d1e0      	bne.n	8008b62 <_free_r+0x22>
 8008ba0:	6818      	ldr	r0, [r3, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	6053      	str	r3, [r2, #4]
 8008ba6:	4408      	add	r0, r1
 8008ba8:	6010      	str	r0, [r2, #0]
 8008baa:	e7da      	b.n	8008b62 <_free_r+0x22>
 8008bac:	d902      	bls.n	8008bb4 <_free_r+0x74>
 8008bae:	230c      	movs	r3, #12
 8008bb0:	602b      	str	r3, [r5, #0]
 8008bb2:	e7d6      	b.n	8008b62 <_free_r+0x22>
 8008bb4:	6820      	ldr	r0, [r4, #0]
 8008bb6:	1821      	adds	r1, r4, r0
 8008bb8:	428b      	cmp	r3, r1
 8008bba:	bf04      	itt	eq
 8008bbc:	6819      	ldreq	r1, [r3, #0]
 8008bbe:	685b      	ldreq	r3, [r3, #4]
 8008bc0:	6063      	str	r3, [r4, #4]
 8008bc2:	bf04      	itt	eq
 8008bc4:	1809      	addeq	r1, r1, r0
 8008bc6:	6021      	streq	r1, [r4, #0]
 8008bc8:	6054      	str	r4, [r2, #4]
 8008bca:	e7ca      	b.n	8008b62 <_free_r+0x22>
 8008bcc:	bd38      	pop	{r3, r4, r5, pc}
 8008bce:	bf00      	nop
 8008bd0:	20001348 	.word	0x20001348

08008bd4 <malloc>:
 8008bd4:	4b02      	ldr	r3, [pc, #8]	@ (8008be0 <malloc+0xc>)
 8008bd6:	4601      	mov	r1, r0
 8008bd8:	6818      	ldr	r0, [r3, #0]
 8008bda:	f000 b825 	b.w	8008c28 <_malloc_r>
 8008bde:	bf00      	nop
 8008be0:	20000184 	.word	0x20000184

08008be4 <sbrk_aligned>:
 8008be4:	b570      	push	{r4, r5, r6, lr}
 8008be6:	4e0f      	ldr	r6, [pc, #60]	@ (8008c24 <sbrk_aligned+0x40>)
 8008be8:	460c      	mov	r4, r1
 8008bea:	6831      	ldr	r1, [r6, #0]
 8008bec:	4605      	mov	r5, r0
 8008bee:	b911      	cbnz	r1, 8008bf6 <sbrk_aligned+0x12>
 8008bf0:	f000 fe3e 	bl	8009870 <_sbrk_r>
 8008bf4:	6030      	str	r0, [r6, #0]
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	f000 fe39 	bl	8009870 <_sbrk_r>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d103      	bne.n	8008c0a <sbrk_aligned+0x26>
 8008c02:	f04f 34ff 	mov.w	r4, #4294967295
 8008c06:	4620      	mov	r0, r4
 8008c08:	bd70      	pop	{r4, r5, r6, pc}
 8008c0a:	1cc4      	adds	r4, r0, #3
 8008c0c:	f024 0403 	bic.w	r4, r4, #3
 8008c10:	42a0      	cmp	r0, r4
 8008c12:	d0f8      	beq.n	8008c06 <sbrk_aligned+0x22>
 8008c14:	1a21      	subs	r1, r4, r0
 8008c16:	4628      	mov	r0, r5
 8008c18:	f000 fe2a 	bl	8009870 <_sbrk_r>
 8008c1c:	3001      	adds	r0, #1
 8008c1e:	d1f2      	bne.n	8008c06 <sbrk_aligned+0x22>
 8008c20:	e7ef      	b.n	8008c02 <sbrk_aligned+0x1e>
 8008c22:	bf00      	nop
 8008c24:	20001344 	.word	0x20001344

08008c28 <_malloc_r>:
 8008c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c2c:	1ccd      	adds	r5, r1, #3
 8008c2e:	f025 0503 	bic.w	r5, r5, #3
 8008c32:	3508      	adds	r5, #8
 8008c34:	2d0c      	cmp	r5, #12
 8008c36:	bf38      	it	cc
 8008c38:	250c      	movcc	r5, #12
 8008c3a:	2d00      	cmp	r5, #0
 8008c3c:	4606      	mov	r6, r0
 8008c3e:	db01      	blt.n	8008c44 <_malloc_r+0x1c>
 8008c40:	42a9      	cmp	r1, r5
 8008c42:	d904      	bls.n	8008c4e <_malloc_r+0x26>
 8008c44:	230c      	movs	r3, #12
 8008c46:	6033      	str	r3, [r6, #0]
 8008c48:	2000      	movs	r0, #0
 8008c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d24 <_malloc_r+0xfc>
 8008c52:	f000 f869 	bl	8008d28 <__malloc_lock>
 8008c56:	f8d8 3000 	ldr.w	r3, [r8]
 8008c5a:	461c      	mov	r4, r3
 8008c5c:	bb44      	cbnz	r4, 8008cb0 <_malloc_r+0x88>
 8008c5e:	4629      	mov	r1, r5
 8008c60:	4630      	mov	r0, r6
 8008c62:	f7ff ffbf 	bl	8008be4 <sbrk_aligned>
 8008c66:	1c43      	adds	r3, r0, #1
 8008c68:	4604      	mov	r4, r0
 8008c6a:	d158      	bne.n	8008d1e <_malloc_r+0xf6>
 8008c6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008c70:	4627      	mov	r7, r4
 8008c72:	2f00      	cmp	r7, #0
 8008c74:	d143      	bne.n	8008cfe <_malloc_r+0xd6>
 8008c76:	2c00      	cmp	r4, #0
 8008c78:	d04b      	beq.n	8008d12 <_malloc_r+0xea>
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	4639      	mov	r1, r7
 8008c7e:	4630      	mov	r0, r6
 8008c80:	eb04 0903 	add.w	r9, r4, r3
 8008c84:	f000 fdf4 	bl	8009870 <_sbrk_r>
 8008c88:	4581      	cmp	r9, r0
 8008c8a:	d142      	bne.n	8008d12 <_malloc_r+0xea>
 8008c8c:	6821      	ldr	r1, [r4, #0]
 8008c8e:	1a6d      	subs	r5, r5, r1
 8008c90:	4629      	mov	r1, r5
 8008c92:	4630      	mov	r0, r6
 8008c94:	f7ff ffa6 	bl	8008be4 <sbrk_aligned>
 8008c98:	3001      	adds	r0, #1
 8008c9a:	d03a      	beq.n	8008d12 <_malloc_r+0xea>
 8008c9c:	6823      	ldr	r3, [r4, #0]
 8008c9e:	442b      	add	r3, r5
 8008ca0:	6023      	str	r3, [r4, #0]
 8008ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ca6:	685a      	ldr	r2, [r3, #4]
 8008ca8:	bb62      	cbnz	r2, 8008d04 <_malloc_r+0xdc>
 8008caa:	f8c8 7000 	str.w	r7, [r8]
 8008cae:	e00f      	b.n	8008cd0 <_malloc_r+0xa8>
 8008cb0:	6822      	ldr	r2, [r4, #0]
 8008cb2:	1b52      	subs	r2, r2, r5
 8008cb4:	d420      	bmi.n	8008cf8 <_malloc_r+0xd0>
 8008cb6:	2a0b      	cmp	r2, #11
 8008cb8:	d917      	bls.n	8008cea <_malloc_r+0xc2>
 8008cba:	1961      	adds	r1, r4, r5
 8008cbc:	42a3      	cmp	r3, r4
 8008cbe:	6025      	str	r5, [r4, #0]
 8008cc0:	bf18      	it	ne
 8008cc2:	6059      	strne	r1, [r3, #4]
 8008cc4:	6863      	ldr	r3, [r4, #4]
 8008cc6:	bf08      	it	eq
 8008cc8:	f8c8 1000 	streq.w	r1, [r8]
 8008ccc:	5162      	str	r2, [r4, r5]
 8008cce:	604b      	str	r3, [r1, #4]
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	f000 f82f 	bl	8008d34 <__malloc_unlock>
 8008cd6:	f104 000b 	add.w	r0, r4, #11
 8008cda:	1d23      	adds	r3, r4, #4
 8008cdc:	f020 0007 	bic.w	r0, r0, #7
 8008ce0:	1ac2      	subs	r2, r0, r3
 8008ce2:	bf1c      	itt	ne
 8008ce4:	1a1b      	subne	r3, r3, r0
 8008ce6:	50a3      	strne	r3, [r4, r2]
 8008ce8:	e7af      	b.n	8008c4a <_malloc_r+0x22>
 8008cea:	6862      	ldr	r2, [r4, #4]
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	bf0c      	ite	eq
 8008cf0:	f8c8 2000 	streq.w	r2, [r8]
 8008cf4:	605a      	strne	r2, [r3, #4]
 8008cf6:	e7eb      	b.n	8008cd0 <_malloc_r+0xa8>
 8008cf8:	4623      	mov	r3, r4
 8008cfa:	6864      	ldr	r4, [r4, #4]
 8008cfc:	e7ae      	b.n	8008c5c <_malloc_r+0x34>
 8008cfe:	463c      	mov	r4, r7
 8008d00:	687f      	ldr	r7, [r7, #4]
 8008d02:	e7b6      	b.n	8008c72 <_malloc_r+0x4a>
 8008d04:	461a      	mov	r2, r3
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	42a3      	cmp	r3, r4
 8008d0a:	d1fb      	bne.n	8008d04 <_malloc_r+0xdc>
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	6053      	str	r3, [r2, #4]
 8008d10:	e7de      	b.n	8008cd0 <_malloc_r+0xa8>
 8008d12:	230c      	movs	r3, #12
 8008d14:	6033      	str	r3, [r6, #0]
 8008d16:	4630      	mov	r0, r6
 8008d18:	f000 f80c 	bl	8008d34 <__malloc_unlock>
 8008d1c:	e794      	b.n	8008c48 <_malloc_r+0x20>
 8008d1e:	6005      	str	r5, [r0, #0]
 8008d20:	e7d6      	b.n	8008cd0 <_malloc_r+0xa8>
 8008d22:	bf00      	nop
 8008d24:	20001348 	.word	0x20001348

08008d28 <__malloc_lock>:
 8008d28:	4801      	ldr	r0, [pc, #4]	@ (8008d30 <__malloc_lock+0x8>)
 8008d2a:	f7ff b8a0 	b.w	8007e6e <__retarget_lock_acquire_recursive>
 8008d2e:	bf00      	nop
 8008d30:	20001340 	.word	0x20001340

08008d34 <__malloc_unlock>:
 8008d34:	4801      	ldr	r0, [pc, #4]	@ (8008d3c <__malloc_unlock+0x8>)
 8008d36:	f7ff b89b 	b.w	8007e70 <__retarget_lock_release_recursive>
 8008d3a:	bf00      	nop
 8008d3c:	20001340 	.word	0x20001340

08008d40 <_Balloc>:
 8008d40:	b570      	push	{r4, r5, r6, lr}
 8008d42:	69c6      	ldr	r6, [r0, #28]
 8008d44:	4604      	mov	r4, r0
 8008d46:	460d      	mov	r5, r1
 8008d48:	b976      	cbnz	r6, 8008d68 <_Balloc+0x28>
 8008d4a:	2010      	movs	r0, #16
 8008d4c:	f7ff ff42 	bl	8008bd4 <malloc>
 8008d50:	4602      	mov	r2, r0
 8008d52:	61e0      	str	r0, [r4, #28]
 8008d54:	b920      	cbnz	r0, 8008d60 <_Balloc+0x20>
 8008d56:	4b18      	ldr	r3, [pc, #96]	@ (8008db8 <_Balloc+0x78>)
 8008d58:	4818      	ldr	r0, [pc, #96]	@ (8008dbc <_Balloc+0x7c>)
 8008d5a:	216b      	movs	r1, #107	@ 0x6b
 8008d5c:	f000 fd98 	bl	8009890 <__assert_func>
 8008d60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d64:	6006      	str	r6, [r0, #0]
 8008d66:	60c6      	str	r6, [r0, #12]
 8008d68:	69e6      	ldr	r6, [r4, #28]
 8008d6a:	68f3      	ldr	r3, [r6, #12]
 8008d6c:	b183      	cbz	r3, 8008d90 <_Balloc+0x50>
 8008d6e:	69e3      	ldr	r3, [r4, #28]
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d76:	b9b8      	cbnz	r0, 8008da8 <_Balloc+0x68>
 8008d78:	2101      	movs	r1, #1
 8008d7a:	fa01 f605 	lsl.w	r6, r1, r5
 8008d7e:	1d72      	adds	r2, r6, #5
 8008d80:	0092      	lsls	r2, r2, #2
 8008d82:	4620      	mov	r0, r4
 8008d84:	f000 fda2 	bl	80098cc <_calloc_r>
 8008d88:	b160      	cbz	r0, 8008da4 <_Balloc+0x64>
 8008d8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d8e:	e00e      	b.n	8008dae <_Balloc+0x6e>
 8008d90:	2221      	movs	r2, #33	@ 0x21
 8008d92:	2104      	movs	r1, #4
 8008d94:	4620      	mov	r0, r4
 8008d96:	f000 fd99 	bl	80098cc <_calloc_r>
 8008d9a:	69e3      	ldr	r3, [r4, #28]
 8008d9c:	60f0      	str	r0, [r6, #12]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d1e4      	bne.n	8008d6e <_Balloc+0x2e>
 8008da4:	2000      	movs	r0, #0
 8008da6:	bd70      	pop	{r4, r5, r6, pc}
 8008da8:	6802      	ldr	r2, [r0, #0]
 8008daa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008dae:	2300      	movs	r3, #0
 8008db0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008db4:	e7f7      	b.n	8008da6 <_Balloc+0x66>
 8008db6:	bf00      	nop
 8008db8:	0800a0f1 	.word	0x0800a0f1
 8008dbc:	0800a171 	.word	0x0800a171

08008dc0 <_Bfree>:
 8008dc0:	b570      	push	{r4, r5, r6, lr}
 8008dc2:	69c6      	ldr	r6, [r0, #28]
 8008dc4:	4605      	mov	r5, r0
 8008dc6:	460c      	mov	r4, r1
 8008dc8:	b976      	cbnz	r6, 8008de8 <_Bfree+0x28>
 8008dca:	2010      	movs	r0, #16
 8008dcc:	f7ff ff02 	bl	8008bd4 <malloc>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	61e8      	str	r0, [r5, #28]
 8008dd4:	b920      	cbnz	r0, 8008de0 <_Bfree+0x20>
 8008dd6:	4b09      	ldr	r3, [pc, #36]	@ (8008dfc <_Bfree+0x3c>)
 8008dd8:	4809      	ldr	r0, [pc, #36]	@ (8008e00 <_Bfree+0x40>)
 8008dda:	218f      	movs	r1, #143	@ 0x8f
 8008ddc:	f000 fd58 	bl	8009890 <__assert_func>
 8008de0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008de4:	6006      	str	r6, [r0, #0]
 8008de6:	60c6      	str	r6, [r0, #12]
 8008de8:	b13c      	cbz	r4, 8008dfa <_Bfree+0x3a>
 8008dea:	69eb      	ldr	r3, [r5, #28]
 8008dec:	6862      	ldr	r2, [r4, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008df4:	6021      	str	r1, [r4, #0]
 8008df6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008dfa:	bd70      	pop	{r4, r5, r6, pc}
 8008dfc:	0800a0f1 	.word	0x0800a0f1
 8008e00:	0800a171 	.word	0x0800a171

08008e04 <__multadd>:
 8008e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e08:	690d      	ldr	r5, [r1, #16]
 8008e0a:	4607      	mov	r7, r0
 8008e0c:	460c      	mov	r4, r1
 8008e0e:	461e      	mov	r6, r3
 8008e10:	f101 0c14 	add.w	ip, r1, #20
 8008e14:	2000      	movs	r0, #0
 8008e16:	f8dc 3000 	ldr.w	r3, [ip]
 8008e1a:	b299      	uxth	r1, r3
 8008e1c:	fb02 6101 	mla	r1, r2, r1, r6
 8008e20:	0c1e      	lsrs	r6, r3, #16
 8008e22:	0c0b      	lsrs	r3, r1, #16
 8008e24:	fb02 3306 	mla	r3, r2, r6, r3
 8008e28:	b289      	uxth	r1, r1
 8008e2a:	3001      	adds	r0, #1
 8008e2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e30:	4285      	cmp	r5, r0
 8008e32:	f84c 1b04 	str.w	r1, [ip], #4
 8008e36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e3a:	dcec      	bgt.n	8008e16 <__multadd+0x12>
 8008e3c:	b30e      	cbz	r6, 8008e82 <__multadd+0x7e>
 8008e3e:	68a3      	ldr	r3, [r4, #8]
 8008e40:	42ab      	cmp	r3, r5
 8008e42:	dc19      	bgt.n	8008e78 <__multadd+0x74>
 8008e44:	6861      	ldr	r1, [r4, #4]
 8008e46:	4638      	mov	r0, r7
 8008e48:	3101      	adds	r1, #1
 8008e4a:	f7ff ff79 	bl	8008d40 <_Balloc>
 8008e4e:	4680      	mov	r8, r0
 8008e50:	b928      	cbnz	r0, 8008e5e <__multadd+0x5a>
 8008e52:	4602      	mov	r2, r0
 8008e54:	4b0c      	ldr	r3, [pc, #48]	@ (8008e88 <__multadd+0x84>)
 8008e56:	480d      	ldr	r0, [pc, #52]	@ (8008e8c <__multadd+0x88>)
 8008e58:	21ba      	movs	r1, #186	@ 0xba
 8008e5a:	f000 fd19 	bl	8009890 <__assert_func>
 8008e5e:	6922      	ldr	r2, [r4, #16]
 8008e60:	3202      	adds	r2, #2
 8008e62:	f104 010c 	add.w	r1, r4, #12
 8008e66:	0092      	lsls	r2, r2, #2
 8008e68:	300c      	adds	r0, #12
 8008e6a:	f7ff f802 	bl	8007e72 <memcpy>
 8008e6e:	4621      	mov	r1, r4
 8008e70:	4638      	mov	r0, r7
 8008e72:	f7ff ffa5 	bl	8008dc0 <_Bfree>
 8008e76:	4644      	mov	r4, r8
 8008e78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e7c:	3501      	adds	r5, #1
 8008e7e:	615e      	str	r6, [r3, #20]
 8008e80:	6125      	str	r5, [r4, #16]
 8008e82:	4620      	mov	r0, r4
 8008e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e88:	0800a160 	.word	0x0800a160
 8008e8c:	0800a171 	.word	0x0800a171

08008e90 <__hi0bits>:
 8008e90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008e94:	4603      	mov	r3, r0
 8008e96:	bf36      	itet	cc
 8008e98:	0403      	lslcc	r3, r0, #16
 8008e9a:	2000      	movcs	r0, #0
 8008e9c:	2010      	movcc	r0, #16
 8008e9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ea2:	bf3c      	itt	cc
 8008ea4:	021b      	lslcc	r3, r3, #8
 8008ea6:	3008      	addcc	r0, #8
 8008ea8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eac:	bf3c      	itt	cc
 8008eae:	011b      	lslcc	r3, r3, #4
 8008eb0:	3004      	addcc	r0, #4
 8008eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eb6:	bf3c      	itt	cc
 8008eb8:	009b      	lslcc	r3, r3, #2
 8008eba:	3002      	addcc	r0, #2
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	db05      	blt.n	8008ecc <__hi0bits+0x3c>
 8008ec0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008ec4:	f100 0001 	add.w	r0, r0, #1
 8008ec8:	bf08      	it	eq
 8008eca:	2020      	moveq	r0, #32
 8008ecc:	4770      	bx	lr

08008ece <__lo0bits>:
 8008ece:	6803      	ldr	r3, [r0, #0]
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	f013 0007 	ands.w	r0, r3, #7
 8008ed6:	d00b      	beq.n	8008ef0 <__lo0bits+0x22>
 8008ed8:	07d9      	lsls	r1, r3, #31
 8008eda:	d421      	bmi.n	8008f20 <__lo0bits+0x52>
 8008edc:	0798      	lsls	r0, r3, #30
 8008ede:	bf49      	itett	mi
 8008ee0:	085b      	lsrmi	r3, r3, #1
 8008ee2:	089b      	lsrpl	r3, r3, #2
 8008ee4:	2001      	movmi	r0, #1
 8008ee6:	6013      	strmi	r3, [r2, #0]
 8008ee8:	bf5c      	itt	pl
 8008eea:	6013      	strpl	r3, [r2, #0]
 8008eec:	2002      	movpl	r0, #2
 8008eee:	4770      	bx	lr
 8008ef0:	b299      	uxth	r1, r3
 8008ef2:	b909      	cbnz	r1, 8008ef8 <__lo0bits+0x2a>
 8008ef4:	0c1b      	lsrs	r3, r3, #16
 8008ef6:	2010      	movs	r0, #16
 8008ef8:	b2d9      	uxtb	r1, r3
 8008efa:	b909      	cbnz	r1, 8008f00 <__lo0bits+0x32>
 8008efc:	3008      	adds	r0, #8
 8008efe:	0a1b      	lsrs	r3, r3, #8
 8008f00:	0719      	lsls	r1, r3, #28
 8008f02:	bf04      	itt	eq
 8008f04:	091b      	lsreq	r3, r3, #4
 8008f06:	3004      	addeq	r0, #4
 8008f08:	0799      	lsls	r1, r3, #30
 8008f0a:	bf04      	itt	eq
 8008f0c:	089b      	lsreq	r3, r3, #2
 8008f0e:	3002      	addeq	r0, #2
 8008f10:	07d9      	lsls	r1, r3, #31
 8008f12:	d403      	bmi.n	8008f1c <__lo0bits+0x4e>
 8008f14:	085b      	lsrs	r3, r3, #1
 8008f16:	f100 0001 	add.w	r0, r0, #1
 8008f1a:	d003      	beq.n	8008f24 <__lo0bits+0x56>
 8008f1c:	6013      	str	r3, [r2, #0]
 8008f1e:	4770      	bx	lr
 8008f20:	2000      	movs	r0, #0
 8008f22:	4770      	bx	lr
 8008f24:	2020      	movs	r0, #32
 8008f26:	4770      	bx	lr

08008f28 <__i2b>:
 8008f28:	b510      	push	{r4, lr}
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	2101      	movs	r1, #1
 8008f2e:	f7ff ff07 	bl	8008d40 <_Balloc>
 8008f32:	4602      	mov	r2, r0
 8008f34:	b928      	cbnz	r0, 8008f42 <__i2b+0x1a>
 8008f36:	4b05      	ldr	r3, [pc, #20]	@ (8008f4c <__i2b+0x24>)
 8008f38:	4805      	ldr	r0, [pc, #20]	@ (8008f50 <__i2b+0x28>)
 8008f3a:	f240 1145 	movw	r1, #325	@ 0x145
 8008f3e:	f000 fca7 	bl	8009890 <__assert_func>
 8008f42:	2301      	movs	r3, #1
 8008f44:	6144      	str	r4, [r0, #20]
 8008f46:	6103      	str	r3, [r0, #16]
 8008f48:	bd10      	pop	{r4, pc}
 8008f4a:	bf00      	nop
 8008f4c:	0800a160 	.word	0x0800a160
 8008f50:	0800a171 	.word	0x0800a171

08008f54 <__multiply>:
 8008f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f58:	4617      	mov	r7, r2
 8008f5a:	690a      	ldr	r2, [r1, #16]
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	bfa8      	it	ge
 8008f62:	463b      	movge	r3, r7
 8008f64:	4689      	mov	r9, r1
 8008f66:	bfa4      	itt	ge
 8008f68:	460f      	movge	r7, r1
 8008f6a:	4699      	movge	r9, r3
 8008f6c:	693d      	ldr	r5, [r7, #16]
 8008f6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	6879      	ldr	r1, [r7, #4]
 8008f76:	eb05 060a 	add.w	r6, r5, sl
 8008f7a:	42b3      	cmp	r3, r6
 8008f7c:	b085      	sub	sp, #20
 8008f7e:	bfb8      	it	lt
 8008f80:	3101      	addlt	r1, #1
 8008f82:	f7ff fedd 	bl	8008d40 <_Balloc>
 8008f86:	b930      	cbnz	r0, 8008f96 <__multiply+0x42>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	4b41      	ldr	r3, [pc, #260]	@ (8009090 <__multiply+0x13c>)
 8008f8c:	4841      	ldr	r0, [pc, #260]	@ (8009094 <__multiply+0x140>)
 8008f8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008f92:	f000 fc7d 	bl	8009890 <__assert_func>
 8008f96:	f100 0414 	add.w	r4, r0, #20
 8008f9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008f9e:	4623      	mov	r3, r4
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	4573      	cmp	r3, lr
 8008fa4:	d320      	bcc.n	8008fe8 <__multiply+0x94>
 8008fa6:	f107 0814 	add.w	r8, r7, #20
 8008faa:	f109 0114 	add.w	r1, r9, #20
 8008fae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008fb2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008fb6:	9302      	str	r3, [sp, #8]
 8008fb8:	1beb      	subs	r3, r5, r7
 8008fba:	3b15      	subs	r3, #21
 8008fbc:	f023 0303 	bic.w	r3, r3, #3
 8008fc0:	3304      	adds	r3, #4
 8008fc2:	3715      	adds	r7, #21
 8008fc4:	42bd      	cmp	r5, r7
 8008fc6:	bf38      	it	cc
 8008fc8:	2304      	movcc	r3, #4
 8008fca:	9301      	str	r3, [sp, #4]
 8008fcc:	9b02      	ldr	r3, [sp, #8]
 8008fce:	9103      	str	r1, [sp, #12]
 8008fd0:	428b      	cmp	r3, r1
 8008fd2:	d80c      	bhi.n	8008fee <__multiply+0x9a>
 8008fd4:	2e00      	cmp	r6, #0
 8008fd6:	dd03      	ble.n	8008fe0 <__multiply+0x8c>
 8008fd8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d055      	beq.n	800908c <__multiply+0x138>
 8008fe0:	6106      	str	r6, [r0, #16]
 8008fe2:	b005      	add	sp, #20
 8008fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fe8:	f843 2b04 	str.w	r2, [r3], #4
 8008fec:	e7d9      	b.n	8008fa2 <__multiply+0x4e>
 8008fee:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ff2:	f1ba 0f00 	cmp.w	sl, #0
 8008ff6:	d01f      	beq.n	8009038 <__multiply+0xe4>
 8008ff8:	46c4      	mov	ip, r8
 8008ffa:	46a1      	mov	r9, r4
 8008ffc:	2700      	movs	r7, #0
 8008ffe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009002:	f8d9 3000 	ldr.w	r3, [r9]
 8009006:	fa1f fb82 	uxth.w	fp, r2
 800900a:	b29b      	uxth	r3, r3
 800900c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009010:	443b      	add	r3, r7
 8009012:	f8d9 7000 	ldr.w	r7, [r9]
 8009016:	0c12      	lsrs	r2, r2, #16
 8009018:	0c3f      	lsrs	r7, r7, #16
 800901a:	fb0a 7202 	mla	r2, sl, r2, r7
 800901e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009022:	b29b      	uxth	r3, r3
 8009024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009028:	4565      	cmp	r5, ip
 800902a:	f849 3b04 	str.w	r3, [r9], #4
 800902e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009032:	d8e4      	bhi.n	8008ffe <__multiply+0xaa>
 8009034:	9b01      	ldr	r3, [sp, #4]
 8009036:	50e7      	str	r7, [r4, r3]
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800903e:	3104      	adds	r1, #4
 8009040:	f1b9 0f00 	cmp.w	r9, #0
 8009044:	d020      	beq.n	8009088 <__multiply+0x134>
 8009046:	6823      	ldr	r3, [r4, #0]
 8009048:	4647      	mov	r7, r8
 800904a:	46a4      	mov	ip, r4
 800904c:	f04f 0a00 	mov.w	sl, #0
 8009050:	f8b7 b000 	ldrh.w	fp, [r7]
 8009054:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009058:	fb09 220b 	mla	r2, r9, fp, r2
 800905c:	4452      	add	r2, sl
 800905e:	b29b      	uxth	r3, r3
 8009060:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009064:	f84c 3b04 	str.w	r3, [ip], #4
 8009068:	f857 3b04 	ldr.w	r3, [r7], #4
 800906c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009070:	f8bc 3000 	ldrh.w	r3, [ip]
 8009074:	fb09 330a 	mla	r3, r9, sl, r3
 8009078:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800907c:	42bd      	cmp	r5, r7
 800907e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009082:	d8e5      	bhi.n	8009050 <__multiply+0xfc>
 8009084:	9a01      	ldr	r2, [sp, #4]
 8009086:	50a3      	str	r3, [r4, r2]
 8009088:	3404      	adds	r4, #4
 800908a:	e79f      	b.n	8008fcc <__multiply+0x78>
 800908c:	3e01      	subs	r6, #1
 800908e:	e7a1      	b.n	8008fd4 <__multiply+0x80>
 8009090:	0800a160 	.word	0x0800a160
 8009094:	0800a171 	.word	0x0800a171

08009098 <__pow5mult>:
 8009098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800909c:	4615      	mov	r5, r2
 800909e:	f012 0203 	ands.w	r2, r2, #3
 80090a2:	4607      	mov	r7, r0
 80090a4:	460e      	mov	r6, r1
 80090a6:	d007      	beq.n	80090b8 <__pow5mult+0x20>
 80090a8:	4c25      	ldr	r4, [pc, #148]	@ (8009140 <__pow5mult+0xa8>)
 80090aa:	3a01      	subs	r2, #1
 80090ac:	2300      	movs	r3, #0
 80090ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090b2:	f7ff fea7 	bl	8008e04 <__multadd>
 80090b6:	4606      	mov	r6, r0
 80090b8:	10ad      	asrs	r5, r5, #2
 80090ba:	d03d      	beq.n	8009138 <__pow5mult+0xa0>
 80090bc:	69fc      	ldr	r4, [r7, #28]
 80090be:	b97c      	cbnz	r4, 80090e0 <__pow5mult+0x48>
 80090c0:	2010      	movs	r0, #16
 80090c2:	f7ff fd87 	bl	8008bd4 <malloc>
 80090c6:	4602      	mov	r2, r0
 80090c8:	61f8      	str	r0, [r7, #28]
 80090ca:	b928      	cbnz	r0, 80090d8 <__pow5mult+0x40>
 80090cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009144 <__pow5mult+0xac>)
 80090ce:	481e      	ldr	r0, [pc, #120]	@ (8009148 <__pow5mult+0xb0>)
 80090d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80090d4:	f000 fbdc 	bl	8009890 <__assert_func>
 80090d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80090dc:	6004      	str	r4, [r0, #0]
 80090de:	60c4      	str	r4, [r0, #12]
 80090e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80090e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80090e8:	b94c      	cbnz	r4, 80090fe <__pow5mult+0x66>
 80090ea:	f240 2171 	movw	r1, #625	@ 0x271
 80090ee:	4638      	mov	r0, r7
 80090f0:	f7ff ff1a 	bl	8008f28 <__i2b>
 80090f4:	2300      	movs	r3, #0
 80090f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80090fa:	4604      	mov	r4, r0
 80090fc:	6003      	str	r3, [r0, #0]
 80090fe:	f04f 0900 	mov.w	r9, #0
 8009102:	07eb      	lsls	r3, r5, #31
 8009104:	d50a      	bpl.n	800911c <__pow5mult+0x84>
 8009106:	4631      	mov	r1, r6
 8009108:	4622      	mov	r2, r4
 800910a:	4638      	mov	r0, r7
 800910c:	f7ff ff22 	bl	8008f54 <__multiply>
 8009110:	4631      	mov	r1, r6
 8009112:	4680      	mov	r8, r0
 8009114:	4638      	mov	r0, r7
 8009116:	f7ff fe53 	bl	8008dc0 <_Bfree>
 800911a:	4646      	mov	r6, r8
 800911c:	106d      	asrs	r5, r5, #1
 800911e:	d00b      	beq.n	8009138 <__pow5mult+0xa0>
 8009120:	6820      	ldr	r0, [r4, #0]
 8009122:	b938      	cbnz	r0, 8009134 <__pow5mult+0x9c>
 8009124:	4622      	mov	r2, r4
 8009126:	4621      	mov	r1, r4
 8009128:	4638      	mov	r0, r7
 800912a:	f7ff ff13 	bl	8008f54 <__multiply>
 800912e:	6020      	str	r0, [r4, #0]
 8009130:	f8c0 9000 	str.w	r9, [r0]
 8009134:	4604      	mov	r4, r0
 8009136:	e7e4      	b.n	8009102 <__pow5mult+0x6a>
 8009138:	4630      	mov	r0, r6
 800913a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800913e:	bf00      	nop
 8009140:	0800a224 	.word	0x0800a224
 8009144:	0800a0f1 	.word	0x0800a0f1
 8009148:	0800a171 	.word	0x0800a171

0800914c <__lshift>:
 800914c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009150:	460c      	mov	r4, r1
 8009152:	6849      	ldr	r1, [r1, #4]
 8009154:	6923      	ldr	r3, [r4, #16]
 8009156:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800915a:	68a3      	ldr	r3, [r4, #8]
 800915c:	4607      	mov	r7, r0
 800915e:	4691      	mov	r9, r2
 8009160:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009164:	f108 0601 	add.w	r6, r8, #1
 8009168:	42b3      	cmp	r3, r6
 800916a:	db0b      	blt.n	8009184 <__lshift+0x38>
 800916c:	4638      	mov	r0, r7
 800916e:	f7ff fde7 	bl	8008d40 <_Balloc>
 8009172:	4605      	mov	r5, r0
 8009174:	b948      	cbnz	r0, 800918a <__lshift+0x3e>
 8009176:	4602      	mov	r2, r0
 8009178:	4b28      	ldr	r3, [pc, #160]	@ (800921c <__lshift+0xd0>)
 800917a:	4829      	ldr	r0, [pc, #164]	@ (8009220 <__lshift+0xd4>)
 800917c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009180:	f000 fb86 	bl	8009890 <__assert_func>
 8009184:	3101      	adds	r1, #1
 8009186:	005b      	lsls	r3, r3, #1
 8009188:	e7ee      	b.n	8009168 <__lshift+0x1c>
 800918a:	2300      	movs	r3, #0
 800918c:	f100 0114 	add.w	r1, r0, #20
 8009190:	f100 0210 	add.w	r2, r0, #16
 8009194:	4618      	mov	r0, r3
 8009196:	4553      	cmp	r3, sl
 8009198:	db33      	blt.n	8009202 <__lshift+0xb6>
 800919a:	6920      	ldr	r0, [r4, #16]
 800919c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091a0:	f104 0314 	add.w	r3, r4, #20
 80091a4:	f019 091f 	ands.w	r9, r9, #31
 80091a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091b0:	d02b      	beq.n	800920a <__lshift+0xbe>
 80091b2:	f1c9 0e20 	rsb	lr, r9, #32
 80091b6:	468a      	mov	sl, r1
 80091b8:	2200      	movs	r2, #0
 80091ba:	6818      	ldr	r0, [r3, #0]
 80091bc:	fa00 f009 	lsl.w	r0, r0, r9
 80091c0:	4310      	orrs	r0, r2
 80091c2:	f84a 0b04 	str.w	r0, [sl], #4
 80091c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091ca:	459c      	cmp	ip, r3
 80091cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80091d0:	d8f3      	bhi.n	80091ba <__lshift+0x6e>
 80091d2:	ebac 0304 	sub.w	r3, ip, r4
 80091d6:	3b15      	subs	r3, #21
 80091d8:	f023 0303 	bic.w	r3, r3, #3
 80091dc:	3304      	adds	r3, #4
 80091de:	f104 0015 	add.w	r0, r4, #21
 80091e2:	4560      	cmp	r0, ip
 80091e4:	bf88      	it	hi
 80091e6:	2304      	movhi	r3, #4
 80091e8:	50ca      	str	r2, [r1, r3]
 80091ea:	b10a      	cbz	r2, 80091f0 <__lshift+0xa4>
 80091ec:	f108 0602 	add.w	r6, r8, #2
 80091f0:	3e01      	subs	r6, #1
 80091f2:	4638      	mov	r0, r7
 80091f4:	612e      	str	r6, [r5, #16]
 80091f6:	4621      	mov	r1, r4
 80091f8:	f7ff fde2 	bl	8008dc0 <_Bfree>
 80091fc:	4628      	mov	r0, r5
 80091fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009202:	f842 0f04 	str.w	r0, [r2, #4]!
 8009206:	3301      	adds	r3, #1
 8009208:	e7c5      	b.n	8009196 <__lshift+0x4a>
 800920a:	3904      	subs	r1, #4
 800920c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009210:	f841 2f04 	str.w	r2, [r1, #4]!
 8009214:	459c      	cmp	ip, r3
 8009216:	d8f9      	bhi.n	800920c <__lshift+0xc0>
 8009218:	e7ea      	b.n	80091f0 <__lshift+0xa4>
 800921a:	bf00      	nop
 800921c:	0800a160 	.word	0x0800a160
 8009220:	0800a171 	.word	0x0800a171

08009224 <__mcmp>:
 8009224:	690a      	ldr	r2, [r1, #16]
 8009226:	4603      	mov	r3, r0
 8009228:	6900      	ldr	r0, [r0, #16]
 800922a:	1a80      	subs	r0, r0, r2
 800922c:	b530      	push	{r4, r5, lr}
 800922e:	d10e      	bne.n	800924e <__mcmp+0x2a>
 8009230:	3314      	adds	r3, #20
 8009232:	3114      	adds	r1, #20
 8009234:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009238:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800923c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009240:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009244:	4295      	cmp	r5, r2
 8009246:	d003      	beq.n	8009250 <__mcmp+0x2c>
 8009248:	d205      	bcs.n	8009256 <__mcmp+0x32>
 800924a:	f04f 30ff 	mov.w	r0, #4294967295
 800924e:	bd30      	pop	{r4, r5, pc}
 8009250:	42a3      	cmp	r3, r4
 8009252:	d3f3      	bcc.n	800923c <__mcmp+0x18>
 8009254:	e7fb      	b.n	800924e <__mcmp+0x2a>
 8009256:	2001      	movs	r0, #1
 8009258:	e7f9      	b.n	800924e <__mcmp+0x2a>
	...

0800925c <__mdiff>:
 800925c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009260:	4689      	mov	r9, r1
 8009262:	4606      	mov	r6, r0
 8009264:	4611      	mov	r1, r2
 8009266:	4648      	mov	r0, r9
 8009268:	4614      	mov	r4, r2
 800926a:	f7ff ffdb 	bl	8009224 <__mcmp>
 800926e:	1e05      	subs	r5, r0, #0
 8009270:	d112      	bne.n	8009298 <__mdiff+0x3c>
 8009272:	4629      	mov	r1, r5
 8009274:	4630      	mov	r0, r6
 8009276:	f7ff fd63 	bl	8008d40 <_Balloc>
 800927a:	4602      	mov	r2, r0
 800927c:	b928      	cbnz	r0, 800928a <__mdiff+0x2e>
 800927e:	4b3f      	ldr	r3, [pc, #252]	@ (800937c <__mdiff+0x120>)
 8009280:	f240 2137 	movw	r1, #567	@ 0x237
 8009284:	483e      	ldr	r0, [pc, #248]	@ (8009380 <__mdiff+0x124>)
 8009286:	f000 fb03 	bl	8009890 <__assert_func>
 800928a:	2301      	movs	r3, #1
 800928c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009290:	4610      	mov	r0, r2
 8009292:	b003      	add	sp, #12
 8009294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009298:	bfbc      	itt	lt
 800929a:	464b      	movlt	r3, r9
 800929c:	46a1      	movlt	r9, r4
 800929e:	4630      	mov	r0, r6
 80092a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80092a4:	bfba      	itte	lt
 80092a6:	461c      	movlt	r4, r3
 80092a8:	2501      	movlt	r5, #1
 80092aa:	2500      	movge	r5, #0
 80092ac:	f7ff fd48 	bl	8008d40 <_Balloc>
 80092b0:	4602      	mov	r2, r0
 80092b2:	b918      	cbnz	r0, 80092bc <__mdiff+0x60>
 80092b4:	4b31      	ldr	r3, [pc, #196]	@ (800937c <__mdiff+0x120>)
 80092b6:	f240 2145 	movw	r1, #581	@ 0x245
 80092ba:	e7e3      	b.n	8009284 <__mdiff+0x28>
 80092bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80092c0:	6926      	ldr	r6, [r4, #16]
 80092c2:	60c5      	str	r5, [r0, #12]
 80092c4:	f109 0310 	add.w	r3, r9, #16
 80092c8:	f109 0514 	add.w	r5, r9, #20
 80092cc:	f104 0e14 	add.w	lr, r4, #20
 80092d0:	f100 0b14 	add.w	fp, r0, #20
 80092d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80092d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80092dc:	9301      	str	r3, [sp, #4]
 80092de:	46d9      	mov	r9, fp
 80092e0:	f04f 0c00 	mov.w	ip, #0
 80092e4:	9b01      	ldr	r3, [sp, #4]
 80092e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80092ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80092ee:	9301      	str	r3, [sp, #4]
 80092f0:	fa1f f38a 	uxth.w	r3, sl
 80092f4:	4619      	mov	r1, r3
 80092f6:	b283      	uxth	r3, r0
 80092f8:	1acb      	subs	r3, r1, r3
 80092fa:	0c00      	lsrs	r0, r0, #16
 80092fc:	4463      	add	r3, ip
 80092fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009302:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009306:	b29b      	uxth	r3, r3
 8009308:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800930c:	4576      	cmp	r6, lr
 800930e:	f849 3b04 	str.w	r3, [r9], #4
 8009312:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009316:	d8e5      	bhi.n	80092e4 <__mdiff+0x88>
 8009318:	1b33      	subs	r3, r6, r4
 800931a:	3b15      	subs	r3, #21
 800931c:	f023 0303 	bic.w	r3, r3, #3
 8009320:	3415      	adds	r4, #21
 8009322:	3304      	adds	r3, #4
 8009324:	42a6      	cmp	r6, r4
 8009326:	bf38      	it	cc
 8009328:	2304      	movcc	r3, #4
 800932a:	441d      	add	r5, r3
 800932c:	445b      	add	r3, fp
 800932e:	461e      	mov	r6, r3
 8009330:	462c      	mov	r4, r5
 8009332:	4544      	cmp	r4, r8
 8009334:	d30e      	bcc.n	8009354 <__mdiff+0xf8>
 8009336:	f108 0103 	add.w	r1, r8, #3
 800933a:	1b49      	subs	r1, r1, r5
 800933c:	f021 0103 	bic.w	r1, r1, #3
 8009340:	3d03      	subs	r5, #3
 8009342:	45a8      	cmp	r8, r5
 8009344:	bf38      	it	cc
 8009346:	2100      	movcc	r1, #0
 8009348:	440b      	add	r3, r1
 800934a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800934e:	b191      	cbz	r1, 8009376 <__mdiff+0x11a>
 8009350:	6117      	str	r7, [r2, #16]
 8009352:	e79d      	b.n	8009290 <__mdiff+0x34>
 8009354:	f854 1b04 	ldr.w	r1, [r4], #4
 8009358:	46e6      	mov	lr, ip
 800935a:	0c08      	lsrs	r0, r1, #16
 800935c:	fa1c fc81 	uxtah	ip, ip, r1
 8009360:	4471      	add	r1, lr
 8009362:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009366:	b289      	uxth	r1, r1
 8009368:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800936c:	f846 1b04 	str.w	r1, [r6], #4
 8009370:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009374:	e7dd      	b.n	8009332 <__mdiff+0xd6>
 8009376:	3f01      	subs	r7, #1
 8009378:	e7e7      	b.n	800934a <__mdiff+0xee>
 800937a:	bf00      	nop
 800937c:	0800a160 	.word	0x0800a160
 8009380:	0800a171 	.word	0x0800a171

08009384 <__d2b>:
 8009384:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009388:	460f      	mov	r7, r1
 800938a:	2101      	movs	r1, #1
 800938c:	ec59 8b10 	vmov	r8, r9, d0
 8009390:	4616      	mov	r6, r2
 8009392:	f7ff fcd5 	bl	8008d40 <_Balloc>
 8009396:	4604      	mov	r4, r0
 8009398:	b930      	cbnz	r0, 80093a8 <__d2b+0x24>
 800939a:	4602      	mov	r2, r0
 800939c:	4b23      	ldr	r3, [pc, #140]	@ (800942c <__d2b+0xa8>)
 800939e:	4824      	ldr	r0, [pc, #144]	@ (8009430 <__d2b+0xac>)
 80093a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80093a4:	f000 fa74 	bl	8009890 <__assert_func>
 80093a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80093ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093b0:	b10d      	cbz	r5, 80093b6 <__d2b+0x32>
 80093b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093b6:	9301      	str	r3, [sp, #4]
 80093b8:	f1b8 0300 	subs.w	r3, r8, #0
 80093bc:	d023      	beq.n	8009406 <__d2b+0x82>
 80093be:	4668      	mov	r0, sp
 80093c0:	9300      	str	r3, [sp, #0]
 80093c2:	f7ff fd84 	bl	8008ece <__lo0bits>
 80093c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80093ca:	b1d0      	cbz	r0, 8009402 <__d2b+0x7e>
 80093cc:	f1c0 0320 	rsb	r3, r0, #32
 80093d0:	fa02 f303 	lsl.w	r3, r2, r3
 80093d4:	430b      	orrs	r3, r1
 80093d6:	40c2      	lsrs	r2, r0
 80093d8:	6163      	str	r3, [r4, #20]
 80093da:	9201      	str	r2, [sp, #4]
 80093dc:	9b01      	ldr	r3, [sp, #4]
 80093de:	61a3      	str	r3, [r4, #24]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	bf0c      	ite	eq
 80093e4:	2201      	moveq	r2, #1
 80093e6:	2202      	movne	r2, #2
 80093e8:	6122      	str	r2, [r4, #16]
 80093ea:	b1a5      	cbz	r5, 8009416 <__d2b+0x92>
 80093ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093f0:	4405      	add	r5, r0
 80093f2:	603d      	str	r5, [r7, #0]
 80093f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093f8:	6030      	str	r0, [r6, #0]
 80093fa:	4620      	mov	r0, r4
 80093fc:	b003      	add	sp, #12
 80093fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009402:	6161      	str	r1, [r4, #20]
 8009404:	e7ea      	b.n	80093dc <__d2b+0x58>
 8009406:	a801      	add	r0, sp, #4
 8009408:	f7ff fd61 	bl	8008ece <__lo0bits>
 800940c:	9b01      	ldr	r3, [sp, #4]
 800940e:	6163      	str	r3, [r4, #20]
 8009410:	3020      	adds	r0, #32
 8009412:	2201      	movs	r2, #1
 8009414:	e7e8      	b.n	80093e8 <__d2b+0x64>
 8009416:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800941a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800941e:	6038      	str	r0, [r7, #0]
 8009420:	6918      	ldr	r0, [r3, #16]
 8009422:	f7ff fd35 	bl	8008e90 <__hi0bits>
 8009426:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800942a:	e7e5      	b.n	80093f8 <__d2b+0x74>
 800942c:	0800a160 	.word	0x0800a160
 8009430:	0800a171 	.word	0x0800a171

08009434 <__ssputs_r>:
 8009434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009438:	688e      	ldr	r6, [r1, #8]
 800943a:	461f      	mov	r7, r3
 800943c:	42be      	cmp	r6, r7
 800943e:	680b      	ldr	r3, [r1, #0]
 8009440:	4682      	mov	sl, r0
 8009442:	460c      	mov	r4, r1
 8009444:	4690      	mov	r8, r2
 8009446:	d82d      	bhi.n	80094a4 <__ssputs_r+0x70>
 8009448:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800944c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009450:	d026      	beq.n	80094a0 <__ssputs_r+0x6c>
 8009452:	6965      	ldr	r5, [r4, #20]
 8009454:	6909      	ldr	r1, [r1, #16]
 8009456:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800945a:	eba3 0901 	sub.w	r9, r3, r1
 800945e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009462:	1c7b      	adds	r3, r7, #1
 8009464:	444b      	add	r3, r9
 8009466:	106d      	asrs	r5, r5, #1
 8009468:	429d      	cmp	r5, r3
 800946a:	bf38      	it	cc
 800946c:	461d      	movcc	r5, r3
 800946e:	0553      	lsls	r3, r2, #21
 8009470:	d527      	bpl.n	80094c2 <__ssputs_r+0x8e>
 8009472:	4629      	mov	r1, r5
 8009474:	f7ff fbd8 	bl	8008c28 <_malloc_r>
 8009478:	4606      	mov	r6, r0
 800947a:	b360      	cbz	r0, 80094d6 <__ssputs_r+0xa2>
 800947c:	6921      	ldr	r1, [r4, #16]
 800947e:	464a      	mov	r2, r9
 8009480:	f7fe fcf7 	bl	8007e72 <memcpy>
 8009484:	89a3      	ldrh	r3, [r4, #12]
 8009486:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800948a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800948e:	81a3      	strh	r3, [r4, #12]
 8009490:	6126      	str	r6, [r4, #16]
 8009492:	6165      	str	r5, [r4, #20]
 8009494:	444e      	add	r6, r9
 8009496:	eba5 0509 	sub.w	r5, r5, r9
 800949a:	6026      	str	r6, [r4, #0]
 800949c:	60a5      	str	r5, [r4, #8]
 800949e:	463e      	mov	r6, r7
 80094a0:	42be      	cmp	r6, r7
 80094a2:	d900      	bls.n	80094a6 <__ssputs_r+0x72>
 80094a4:	463e      	mov	r6, r7
 80094a6:	6820      	ldr	r0, [r4, #0]
 80094a8:	4632      	mov	r2, r6
 80094aa:	4641      	mov	r1, r8
 80094ac:	f000 f9c6 	bl	800983c <memmove>
 80094b0:	68a3      	ldr	r3, [r4, #8]
 80094b2:	1b9b      	subs	r3, r3, r6
 80094b4:	60a3      	str	r3, [r4, #8]
 80094b6:	6823      	ldr	r3, [r4, #0]
 80094b8:	4433      	add	r3, r6
 80094ba:	6023      	str	r3, [r4, #0]
 80094bc:	2000      	movs	r0, #0
 80094be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094c2:	462a      	mov	r2, r5
 80094c4:	f000 fa28 	bl	8009918 <_realloc_r>
 80094c8:	4606      	mov	r6, r0
 80094ca:	2800      	cmp	r0, #0
 80094cc:	d1e0      	bne.n	8009490 <__ssputs_r+0x5c>
 80094ce:	6921      	ldr	r1, [r4, #16]
 80094d0:	4650      	mov	r0, sl
 80094d2:	f7ff fb35 	bl	8008b40 <_free_r>
 80094d6:	230c      	movs	r3, #12
 80094d8:	f8ca 3000 	str.w	r3, [sl]
 80094dc:	89a3      	ldrh	r3, [r4, #12]
 80094de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094e2:	81a3      	strh	r3, [r4, #12]
 80094e4:	f04f 30ff 	mov.w	r0, #4294967295
 80094e8:	e7e9      	b.n	80094be <__ssputs_r+0x8a>
	...

080094ec <_svfiprintf_r>:
 80094ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f0:	4698      	mov	r8, r3
 80094f2:	898b      	ldrh	r3, [r1, #12]
 80094f4:	061b      	lsls	r3, r3, #24
 80094f6:	b09d      	sub	sp, #116	@ 0x74
 80094f8:	4607      	mov	r7, r0
 80094fa:	460d      	mov	r5, r1
 80094fc:	4614      	mov	r4, r2
 80094fe:	d510      	bpl.n	8009522 <_svfiprintf_r+0x36>
 8009500:	690b      	ldr	r3, [r1, #16]
 8009502:	b973      	cbnz	r3, 8009522 <_svfiprintf_r+0x36>
 8009504:	2140      	movs	r1, #64	@ 0x40
 8009506:	f7ff fb8f 	bl	8008c28 <_malloc_r>
 800950a:	6028      	str	r0, [r5, #0]
 800950c:	6128      	str	r0, [r5, #16]
 800950e:	b930      	cbnz	r0, 800951e <_svfiprintf_r+0x32>
 8009510:	230c      	movs	r3, #12
 8009512:	603b      	str	r3, [r7, #0]
 8009514:	f04f 30ff 	mov.w	r0, #4294967295
 8009518:	b01d      	add	sp, #116	@ 0x74
 800951a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800951e:	2340      	movs	r3, #64	@ 0x40
 8009520:	616b      	str	r3, [r5, #20]
 8009522:	2300      	movs	r3, #0
 8009524:	9309      	str	r3, [sp, #36]	@ 0x24
 8009526:	2320      	movs	r3, #32
 8009528:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800952c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009530:	2330      	movs	r3, #48	@ 0x30
 8009532:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096d0 <_svfiprintf_r+0x1e4>
 8009536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800953a:	f04f 0901 	mov.w	r9, #1
 800953e:	4623      	mov	r3, r4
 8009540:	469a      	mov	sl, r3
 8009542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009546:	b10a      	cbz	r2, 800954c <_svfiprintf_r+0x60>
 8009548:	2a25      	cmp	r2, #37	@ 0x25
 800954a:	d1f9      	bne.n	8009540 <_svfiprintf_r+0x54>
 800954c:	ebba 0b04 	subs.w	fp, sl, r4
 8009550:	d00b      	beq.n	800956a <_svfiprintf_r+0x7e>
 8009552:	465b      	mov	r3, fp
 8009554:	4622      	mov	r2, r4
 8009556:	4629      	mov	r1, r5
 8009558:	4638      	mov	r0, r7
 800955a:	f7ff ff6b 	bl	8009434 <__ssputs_r>
 800955e:	3001      	adds	r0, #1
 8009560:	f000 80a7 	beq.w	80096b2 <_svfiprintf_r+0x1c6>
 8009564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009566:	445a      	add	r2, fp
 8009568:	9209      	str	r2, [sp, #36]	@ 0x24
 800956a:	f89a 3000 	ldrb.w	r3, [sl]
 800956e:	2b00      	cmp	r3, #0
 8009570:	f000 809f 	beq.w	80096b2 <_svfiprintf_r+0x1c6>
 8009574:	2300      	movs	r3, #0
 8009576:	f04f 32ff 	mov.w	r2, #4294967295
 800957a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800957e:	f10a 0a01 	add.w	sl, sl, #1
 8009582:	9304      	str	r3, [sp, #16]
 8009584:	9307      	str	r3, [sp, #28]
 8009586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800958a:	931a      	str	r3, [sp, #104]	@ 0x68
 800958c:	4654      	mov	r4, sl
 800958e:	2205      	movs	r2, #5
 8009590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009594:	484e      	ldr	r0, [pc, #312]	@ (80096d0 <_svfiprintf_r+0x1e4>)
 8009596:	f7f6 fe1b 	bl	80001d0 <memchr>
 800959a:	9a04      	ldr	r2, [sp, #16]
 800959c:	b9d8      	cbnz	r0, 80095d6 <_svfiprintf_r+0xea>
 800959e:	06d0      	lsls	r0, r2, #27
 80095a0:	bf44      	itt	mi
 80095a2:	2320      	movmi	r3, #32
 80095a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095a8:	0711      	lsls	r1, r2, #28
 80095aa:	bf44      	itt	mi
 80095ac:	232b      	movmi	r3, #43	@ 0x2b
 80095ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095b2:	f89a 3000 	ldrb.w	r3, [sl]
 80095b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80095b8:	d015      	beq.n	80095e6 <_svfiprintf_r+0xfa>
 80095ba:	9a07      	ldr	r2, [sp, #28]
 80095bc:	4654      	mov	r4, sl
 80095be:	2000      	movs	r0, #0
 80095c0:	f04f 0c0a 	mov.w	ip, #10
 80095c4:	4621      	mov	r1, r4
 80095c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095ca:	3b30      	subs	r3, #48	@ 0x30
 80095cc:	2b09      	cmp	r3, #9
 80095ce:	d94b      	bls.n	8009668 <_svfiprintf_r+0x17c>
 80095d0:	b1b0      	cbz	r0, 8009600 <_svfiprintf_r+0x114>
 80095d2:	9207      	str	r2, [sp, #28]
 80095d4:	e014      	b.n	8009600 <_svfiprintf_r+0x114>
 80095d6:	eba0 0308 	sub.w	r3, r0, r8
 80095da:	fa09 f303 	lsl.w	r3, r9, r3
 80095de:	4313      	orrs	r3, r2
 80095e0:	9304      	str	r3, [sp, #16]
 80095e2:	46a2      	mov	sl, r4
 80095e4:	e7d2      	b.n	800958c <_svfiprintf_r+0xa0>
 80095e6:	9b03      	ldr	r3, [sp, #12]
 80095e8:	1d19      	adds	r1, r3, #4
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	9103      	str	r1, [sp, #12]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	bfbb      	ittet	lt
 80095f2:	425b      	neglt	r3, r3
 80095f4:	f042 0202 	orrlt.w	r2, r2, #2
 80095f8:	9307      	strge	r3, [sp, #28]
 80095fa:	9307      	strlt	r3, [sp, #28]
 80095fc:	bfb8      	it	lt
 80095fe:	9204      	strlt	r2, [sp, #16]
 8009600:	7823      	ldrb	r3, [r4, #0]
 8009602:	2b2e      	cmp	r3, #46	@ 0x2e
 8009604:	d10a      	bne.n	800961c <_svfiprintf_r+0x130>
 8009606:	7863      	ldrb	r3, [r4, #1]
 8009608:	2b2a      	cmp	r3, #42	@ 0x2a
 800960a:	d132      	bne.n	8009672 <_svfiprintf_r+0x186>
 800960c:	9b03      	ldr	r3, [sp, #12]
 800960e:	1d1a      	adds	r2, r3, #4
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	9203      	str	r2, [sp, #12]
 8009614:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009618:	3402      	adds	r4, #2
 800961a:	9305      	str	r3, [sp, #20]
 800961c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80096e0 <_svfiprintf_r+0x1f4>
 8009620:	7821      	ldrb	r1, [r4, #0]
 8009622:	2203      	movs	r2, #3
 8009624:	4650      	mov	r0, sl
 8009626:	f7f6 fdd3 	bl	80001d0 <memchr>
 800962a:	b138      	cbz	r0, 800963c <_svfiprintf_r+0x150>
 800962c:	9b04      	ldr	r3, [sp, #16]
 800962e:	eba0 000a 	sub.w	r0, r0, sl
 8009632:	2240      	movs	r2, #64	@ 0x40
 8009634:	4082      	lsls	r2, r0
 8009636:	4313      	orrs	r3, r2
 8009638:	3401      	adds	r4, #1
 800963a:	9304      	str	r3, [sp, #16]
 800963c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009640:	4824      	ldr	r0, [pc, #144]	@ (80096d4 <_svfiprintf_r+0x1e8>)
 8009642:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009646:	2206      	movs	r2, #6
 8009648:	f7f6 fdc2 	bl	80001d0 <memchr>
 800964c:	2800      	cmp	r0, #0
 800964e:	d036      	beq.n	80096be <_svfiprintf_r+0x1d2>
 8009650:	4b21      	ldr	r3, [pc, #132]	@ (80096d8 <_svfiprintf_r+0x1ec>)
 8009652:	bb1b      	cbnz	r3, 800969c <_svfiprintf_r+0x1b0>
 8009654:	9b03      	ldr	r3, [sp, #12]
 8009656:	3307      	adds	r3, #7
 8009658:	f023 0307 	bic.w	r3, r3, #7
 800965c:	3308      	adds	r3, #8
 800965e:	9303      	str	r3, [sp, #12]
 8009660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009662:	4433      	add	r3, r6
 8009664:	9309      	str	r3, [sp, #36]	@ 0x24
 8009666:	e76a      	b.n	800953e <_svfiprintf_r+0x52>
 8009668:	fb0c 3202 	mla	r2, ip, r2, r3
 800966c:	460c      	mov	r4, r1
 800966e:	2001      	movs	r0, #1
 8009670:	e7a8      	b.n	80095c4 <_svfiprintf_r+0xd8>
 8009672:	2300      	movs	r3, #0
 8009674:	3401      	adds	r4, #1
 8009676:	9305      	str	r3, [sp, #20]
 8009678:	4619      	mov	r1, r3
 800967a:	f04f 0c0a 	mov.w	ip, #10
 800967e:	4620      	mov	r0, r4
 8009680:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009684:	3a30      	subs	r2, #48	@ 0x30
 8009686:	2a09      	cmp	r2, #9
 8009688:	d903      	bls.n	8009692 <_svfiprintf_r+0x1a6>
 800968a:	2b00      	cmp	r3, #0
 800968c:	d0c6      	beq.n	800961c <_svfiprintf_r+0x130>
 800968e:	9105      	str	r1, [sp, #20]
 8009690:	e7c4      	b.n	800961c <_svfiprintf_r+0x130>
 8009692:	fb0c 2101 	mla	r1, ip, r1, r2
 8009696:	4604      	mov	r4, r0
 8009698:	2301      	movs	r3, #1
 800969a:	e7f0      	b.n	800967e <_svfiprintf_r+0x192>
 800969c:	ab03      	add	r3, sp, #12
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	462a      	mov	r2, r5
 80096a2:	4b0e      	ldr	r3, [pc, #56]	@ (80096dc <_svfiprintf_r+0x1f0>)
 80096a4:	a904      	add	r1, sp, #16
 80096a6:	4638      	mov	r0, r7
 80096a8:	f7fd fe22 	bl	80072f0 <_printf_float>
 80096ac:	1c42      	adds	r2, r0, #1
 80096ae:	4606      	mov	r6, r0
 80096b0:	d1d6      	bne.n	8009660 <_svfiprintf_r+0x174>
 80096b2:	89ab      	ldrh	r3, [r5, #12]
 80096b4:	065b      	lsls	r3, r3, #25
 80096b6:	f53f af2d 	bmi.w	8009514 <_svfiprintf_r+0x28>
 80096ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096bc:	e72c      	b.n	8009518 <_svfiprintf_r+0x2c>
 80096be:	ab03      	add	r3, sp, #12
 80096c0:	9300      	str	r3, [sp, #0]
 80096c2:	462a      	mov	r2, r5
 80096c4:	4b05      	ldr	r3, [pc, #20]	@ (80096dc <_svfiprintf_r+0x1f0>)
 80096c6:	a904      	add	r1, sp, #16
 80096c8:	4638      	mov	r0, r7
 80096ca:	f7fe f8a9 	bl	8007820 <_printf_i>
 80096ce:	e7ed      	b.n	80096ac <_svfiprintf_r+0x1c0>
 80096d0:	0800a1ca 	.word	0x0800a1ca
 80096d4:	0800a1d4 	.word	0x0800a1d4
 80096d8:	080072f1 	.word	0x080072f1
 80096dc:	08009435 	.word	0x08009435
 80096e0:	0800a1d0 	.word	0x0800a1d0

080096e4 <__sflush_r>:
 80096e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ec:	0716      	lsls	r6, r2, #28
 80096ee:	4605      	mov	r5, r0
 80096f0:	460c      	mov	r4, r1
 80096f2:	d454      	bmi.n	800979e <__sflush_r+0xba>
 80096f4:	684b      	ldr	r3, [r1, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	dc02      	bgt.n	8009700 <__sflush_r+0x1c>
 80096fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	dd48      	ble.n	8009792 <__sflush_r+0xae>
 8009700:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009702:	2e00      	cmp	r6, #0
 8009704:	d045      	beq.n	8009792 <__sflush_r+0xae>
 8009706:	2300      	movs	r3, #0
 8009708:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800970c:	682f      	ldr	r7, [r5, #0]
 800970e:	6a21      	ldr	r1, [r4, #32]
 8009710:	602b      	str	r3, [r5, #0]
 8009712:	d030      	beq.n	8009776 <__sflush_r+0x92>
 8009714:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	0759      	lsls	r1, r3, #29
 800971a:	d505      	bpl.n	8009728 <__sflush_r+0x44>
 800971c:	6863      	ldr	r3, [r4, #4]
 800971e:	1ad2      	subs	r2, r2, r3
 8009720:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009722:	b10b      	cbz	r3, 8009728 <__sflush_r+0x44>
 8009724:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009726:	1ad2      	subs	r2, r2, r3
 8009728:	2300      	movs	r3, #0
 800972a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800972c:	6a21      	ldr	r1, [r4, #32]
 800972e:	4628      	mov	r0, r5
 8009730:	47b0      	blx	r6
 8009732:	1c43      	adds	r3, r0, #1
 8009734:	89a3      	ldrh	r3, [r4, #12]
 8009736:	d106      	bne.n	8009746 <__sflush_r+0x62>
 8009738:	6829      	ldr	r1, [r5, #0]
 800973a:	291d      	cmp	r1, #29
 800973c:	d82b      	bhi.n	8009796 <__sflush_r+0xb2>
 800973e:	4a2a      	ldr	r2, [pc, #168]	@ (80097e8 <__sflush_r+0x104>)
 8009740:	40ca      	lsrs	r2, r1
 8009742:	07d6      	lsls	r6, r2, #31
 8009744:	d527      	bpl.n	8009796 <__sflush_r+0xb2>
 8009746:	2200      	movs	r2, #0
 8009748:	6062      	str	r2, [r4, #4]
 800974a:	04d9      	lsls	r1, r3, #19
 800974c:	6922      	ldr	r2, [r4, #16]
 800974e:	6022      	str	r2, [r4, #0]
 8009750:	d504      	bpl.n	800975c <__sflush_r+0x78>
 8009752:	1c42      	adds	r2, r0, #1
 8009754:	d101      	bne.n	800975a <__sflush_r+0x76>
 8009756:	682b      	ldr	r3, [r5, #0]
 8009758:	b903      	cbnz	r3, 800975c <__sflush_r+0x78>
 800975a:	6560      	str	r0, [r4, #84]	@ 0x54
 800975c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800975e:	602f      	str	r7, [r5, #0]
 8009760:	b1b9      	cbz	r1, 8009792 <__sflush_r+0xae>
 8009762:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009766:	4299      	cmp	r1, r3
 8009768:	d002      	beq.n	8009770 <__sflush_r+0x8c>
 800976a:	4628      	mov	r0, r5
 800976c:	f7ff f9e8 	bl	8008b40 <_free_r>
 8009770:	2300      	movs	r3, #0
 8009772:	6363      	str	r3, [r4, #52]	@ 0x34
 8009774:	e00d      	b.n	8009792 <__sflush_r+0xae>
 8009776:	2301      	movs	r3, #1
 8009778:	4628      	mov	r0, r5
 800977a:	47b0      	blx	r6
 800977c:	4602      	mov	r2, r0
 800977e:	1c50      	adds	r0, r2, #1
 8009780:	d1c9      	bne.n	8009716 <__sflush_r+0x32>
 8009782:	682b      	ldr	r3, [r5, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d0c6      	beq.n	8009716 <__sflush_r+0x32>
 8009788:	2b1d      	cmp	r3, #29
 800978a:	d001      	beq.n	8009790 <__sflush_r+0xac>
 800978c:	2b16      	cmp	r3, #22
 800978e:	d11e      	bne.n	80097ce <__sflush_r+0xea>
 8009790:	602f      	str	r7, [r5, #0]
 8009792:	2000      	movs	r0, #0
 8009794:	e022      	b.n	80097dc <__sflush_r+0xf8>
 8009796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800979a:	b21b      	sxth	r3, r3
 800979c:	e01b      	b.n	80097d6 <__sflush_r+0xf2>
 800979e:	690f      	ldr	r7, [r1, #16]
 80097a0:	2f00      	cmp	r7, #0
 80097a2:	d0f6      	beq.n	8009792 <__sflush_r+0xae>
 80097a4:	0793      	lsls	r3, r2, #30
 80097a6:	680e      	ldr	r6, [r1, #0]
 80097a8:	bf08      	it	eq
 80097aa:	694b      	ldreq	r3, [r1, #20]
 80097ac:	600f      	str	r7, [r1, #0]
 80097ae:	bf18      	it	ne
 80097b0:	2300      	movne	r3, #0
 80097b2:	eba6 0807 	sub.w	r8, r6, r7
 80097b6:	608b      	str	r3, [r1, #8]
 80097b8:	f1b8 0f00 	cmp.w	r8, #0
 80097bc:	dde9      	ble.n	8009792 <__sflush_r+0xae>
 80097be:	6a21      	ldr	r1, [r4, #32]
 80097c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80097c2:	4643      	mov	r3, r8
 80097c4:	463a      	mov	r2, r7
 80097c6:	4628      	mov	r0, r5
 80097c8:	47b0      	blx	r6
 80097ca:	2800      	cmp	r0, #0
 80097cc:	dc08      	bgt.n	80097e0 <__sflush_r+0xfc>
 80097ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	f04f 30ff 	mov.w	r0, #4294967295
 80097dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097e0:	4407      	add	r7, r0
 80097e2:	eba8 0800 	sub.w	r8, r8, r0
 80097e6:	e7e7      	b.n	80097b8 <__sflush_r+0xd4>
 80097e8:	20400001 	.word	0x20400001

080097ec <_fflush_r>:
 80097ec:	b538      	push	{r3, r4, r5, lr}
 80097ee:	690b      	ldr	r3, [r1, #16]
 80097f0:	4605      	mov	r5, r0
 80097f2:	460c      	mov	r4, r1
 80097f4:	b913      	cbnz	r3, 80097fc <_fflush_r+0x10>
 80097f6:	2500      	movs	r5, #0
 80097f8:	4628      	mov	r0, r5
 80097fa:	bd38      	pop	{r3, r4, r5, pc}
 80097fc:	b118      	cbz	r0, 8009806 <_fflush_r+0x1a>
 80097fe:	6a03      	ldr	r3, [r0, #32]
 8009800:	b90b      	cbnz	r3, 8009806 <_fflush_r+0x1a>
 8009802:	f7fe f9b7 	bl	8007b74 <__sinit>
 8009806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d0f3      	beq.n	80097f6 <_fflush_r+0xa>
 800980e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009810:	07d0      	lsls	r0, r2, #31
 8009812:	d404      	bmi.n	800981e <_fflush_r+0x32>
 8009814:	0599      	lsls	r1, r3, #22
 8009816:	d402      	bmi.n	800981e <_fflush_r+0x32>
 8009818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800981a:	f7fe fb28 	bl	8007e6e <__retarget_lock_acquire_recursive>
 800981e:	4628      	mov	r0, r5
 8009820:	4621      	mov	r1, r4
 8009822:	f7ff ff5f 	bl	80096e4 <__sflush_r>
 8009826:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009828:	07da      	lsls	r2, r3, #31
 800982a:	4605      	mov	r5, r0
 800982c:	d4e4      	bmi.n	80097f8 <_fflush_r+0xc>
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	059b      	lsls	r3, r3, #22
 8009832:	d4e1      	bmi.n	80097f8 <_fflush_r+0xc>
 8009834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009836:	f7fe fb1b 	bl	8007e70 <__retarget_lock_release_recursive>
 800983a:	e7dd      	b.n	80097f8 <_fflush_r+0xc>

0800983c <memmove>:
 800983c:	4288      	cmp	r0, r1
 800983e:	b510      	push	{r4, lr}
 8009840:	eb01 0402 	add.w	r4, r1, r2
 8009844:	d902      	bls.n	800984c <memmove+0x10>
 8009846:	4284      	cmp	r4, r0
 8009848:	4623      	mov	r3, r4
 800984a:	d807      	bhi.n	800985c <memmove+0x20>
 800984c:	1e43      	subs	r3, r0, #1
 800984e:	42a1      	cmp	r1, r4
 8009850:	d008      	beq.n	8009864 <memmove+0x28>
 8009852:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009856:	f803 2f01 	strb.w	r2, [r3, #1]!
 800985a:	e7f8      	b.n	800984e <memmove+0x12>
 800985c:	4402      	add	r2, r0
 800985e:	4601      	mov	r1, r0
 8009860:	428a      	cmp	r2, r1
 8009862:	d100      	bne.n	8009866 <memmove+0x2a>
 8009864:	bd10      	pop	{r4, pc}
 8009866:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800986a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800986e:	e7f7      	b.n	8009860 <memmove+0x24>

08009870 <_sbrk_r>:
 8009870:	b538      	push	{r3, r4, r5, lr}
 8009872:	4d06      	ldr	r5, [pc, #24]	@ (800988c <_sbrk_r+0x1c>)
 8009874:	2300      	movs	r3, #0
 8009876:	4604      	mov	r4, r0
 8009878:	4608      	mov	r0, r1
 800987a:	602b      	str	r3, [r5, #0]
 800987c:	f7f8 fc70 	bl	8002160 <_sbrk>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d102      	bne.n	800988a <_sbrk_r+0x1a>
 8009884:	682b      	ldr	r3, [r5, #0]
 8009886:	b103      	cbz	r3, 800988a <_sbrk_r+0x1a>
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	2000133c 	.word	0x2000133c

08009890 <__assert_func>:
 8009890:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009892:	4614      	mov	r4, r2
 8009894:	461a      	mov	r2, r3
 8009896:	4b09      	ldr	r3, [pc, #36]	@ (80098bc <__assert_func+0x2c>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4605      	mov	r5, r0
 800989c:	68d8      	ldr	r0, [r3, #12]
 800989e:	b14c      	cbz	r4, 80098b4 <__assert_func+0x24>
 80098a0:	4b07      	ldr	r3, [pc, #28]	@ (80098c0 <__assert_func+0x30>)
 80098a2:	9100      	str	r1, [sp, #0]
 80098a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098a8:	4906      	ldr	r1, [pc, #24]	@ (80098c4 <__assert_func+0x34>)
 80098aa:	462b      	mov	r3, r5
 80098ac:	f000 f870 	bl	8009990 <fiprintf>
 80098b0:	f000 f880 	bl	80099b4 <abort>
 80098b4:	4b04      	ldr	r3, [pc, #16]	@ (80098c8 <__assert_func+0x38>)
 80098b6:	461c      	mov	r4, r3
 80098b8:	e7f3      	b.n	80098a2 <__assert_func+0x12>
 80098ba:	bf00      	nop
 80098bc:	20000184 	.word	0x20000184
 80098c0:	0800a1e5 	.word	0x0800a1e5
 80098c4:	0800a1f2 	.word	0x0800a1f2
 80098c8:	0800a220 	.word	0x0800a220

080098cc <_calloc_r>:
 80098cc:	b570      	push	{r4, r5, r6, lr}
 80098ce:	fba1 5402 	umull	r5, r4, r1, r2
 80098d2:	b934      	cbnz	r4, 80098e2 <_calloc_r+0x16>
 80098d4:	4629      	mov	r1, r5
 80098d6:	f7ff f9a7 	bl	8008c28 <_malloc_r>
 80098da:	4606      	mov	r6, r0
 80098dc:	b928      	cbnz	r0, 80098ea <_calloc_r+0x1e>
 80098de:	4630      	mov	r0, r6
 80098e0:	bd70      	pop	{r4, r5, r6, pc}
 80098e2:	220c      	movs	r2, #12
 80098e4:	6002      	str	r2, [r0, #0]
 80098e6:	2600      	movs	r6, #0
 80098e8:	e7f9      	b.n	80098de <_calloc_r+0x12>
 80098ea:	462a      	mov	r2, r5
 80098ec:	4621      	mov	r1, r4
 80098ee:	f7fe fa2d 	bl	8007d4c <memset>
 80098f2:	e7f4      	b.n	80098de <_calloc_r+0x12>

080098f4 <__ascii_mbtowc>:
 80098f4:	b082      	sub	sp, #8
 80098f6:	b901      	cbnz	r1, 80098fa <__ascii_mbtowc+0x6>
 80098f8:	a901      	add	r1, sp, #4
 80098fa:	b142      	cbz	r2, 800990e <__ascii_mbtowc+0x1a>
 80098fc:	b14b      	cbz	r3, 8009912 <__ascii_mbtowc+0x1e>
 80098fe:	7813      	ldrb	r3, [r2, #0]
 8009900:	600b      	str	r3, [r1, #0]
 8009902:	7812      	ldrb	r2, [r2, #0]
 8009904:	1e10      	subs	r0, r2, #0
 8009906:	bf18      	it	ne
 8009908:	2001      	movne	r0, #1
 800990a:	b002      	add	sp, #8
 800990c:	4770      	bx	lr
 800990e:	4610      	mov	r0, r2
 8009910:	e7fb      	b.n	800990a <__ascii_mbtowc+0x16>
 8009912:	f06f 0001 	mvn.w	r0, #1
 8009916:	e7f8      	b.n	800990a <__ascii_mbtowc+0x16>

08009918 <_realloc_r>:
 8009918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800991c:	4607      	mov	r7, r0
 800991e:	4614      	mov	r4, r2
 8009920:	460d      	mov	r5, r1
 8009922:	b921      	cbnz	r1, 800992e <_realloc_r+0x16>
 8009924:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009928:	4611      	mov	r1, r2
 800992a:	f7ff b97d 	b.w	8008c28 <_malloc_r>
 800992e:	b92a      	cbnz	r2, 800993c <_realloc_r+0x24>
 8009930:	f7ff f906 	bl	8008b40 <_free_r>
 8009934:	4625      	mov	r5, r4
 8009936:	4628      	mov	r0, r5
 8009938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800993c:	f000 f841 	bl	80099c2 <_malloc_usable_size_r>
 8009940:	4284      	cmp	r4, r0
 8009942:	4606      	mov	r6, r0
 8009944:	d802      	bhi.n	800994c <_realloc_r+0x34>
 8009946:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800994a:	d8f4      	bhi.n	8009936 <_realloc_r+0x1e>
 800994c:	4621      	mov	r1, r4
 800994e:	4638      	mov	r0, r7
 8009950:	f7ff f96a 	bl	8008c28 <_malloc_r>
 8009954:	4680      	mov	r8, r0
 8009956:	b908      	cbnz	r0, 800995c <_realloc_r+0x44>
 8009958:	4645      	mov	r5, r8
 800995a:	e7ec      	b.n	8009936 <_realloc_r+0x1e>
 800995c:	42b4      	cmp	r4, r6
 800995e:	4622      	mov	r2, r4
 8009960:	4629      	mov	r1, r5
 8009962:	bf28      	it	cs
 8009964:	4632      	movcs	r2, r6
 8009966:	f7fe fa84 	bl	8007e72 <memcpy>
 800996a:	4629      	mov	r1, r5
 800996c:	4638      	mov	r0, r7
 800996e:	f7ff f8e7 	bl	8008b40 <_free_r>
 8009972:	e7f1      	b.n	8009958 <_realloc_r+0x40>

08009974 <__ascii_wctomb>:
 8009974:	4603      	mov	r3, r0
 8009976:	4608      	mov	r0, r1
 8009978:	b141      	cbz	r1, 800998c <__ascii_wctomb+0x18>
 800997a:	2aff      	cmp	r2, #255	@ 0xff
 800997c:	d904      	bls.n	8009988 <__ascii_wctomb+0x14>
 800997e:	228a      	movs	r2, #138	@ 0x8a
 8009980:	601a      	str	r2, [r3, #0]
 8009982:	f04f 30ff 	mov.w	r0, #4294967295
 8009986:	4770      	bx	lr
 8009988:	700a      	strb	r2, [r1, #0]
 800998a:	2001      	movs	r0, #1
 800998c:	4770      	bx	lr
	...

08009990 <fiprintf>:
 8009990:	b40e      	push	{r1, r2, r3}
 8009992:	b503      	push	{r0, r1, lr}
 8009994:	4601      	mov	r1, r0
 8009996:	ab03      	add	r3, sp, #12
 8009998:	4805      	ldr	r0, [pc, #20]	@ (80099b0 <fiprintf+0x20>)
 800999a:	f853 2b04 	ldr.w	r2, [r3], #4
 800999e:	6800      	ldr	r0, [r0, #0]
 80099a0:	9301      	str	r3, [sp, #4]
 80099a2:	f000 f83f 	bl	8009a24 <_vfiprintf_r>
 80099a6:	b002      	add	sp, #8
 80099a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80099ac:	b003      	add	sp, #12
 80099ae:	4770      	bx	lr
 80099b0:	20000184 	.word	0x20000184

080099b4 <abort>:
 80099b4:	b508      	push	{r3, lr}
 80099b6:	2006      	movs	r0, #6
 80099b8:	f000 fa08 	bl	8009dcc <raise>
 80099bc:	2001      	movs	r0, #1
 80099be:	f7f8 fb57 	bl	8002070 <_exit>

080099c2 <_malloc_usable_size_r>:
 80099c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099c6:	1f18      	subs	r0, r3, #4
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	bfbc      	itt	lt
 80099cc:	580b      	ldrlt	r3, [r1, r0]
 80099ce:	18c0      	addlt	r0, r0, r3
 80099d0:	4770      	bx	lr

080099d2 <__sfputc_r>:
 80099d2:	6893      	ldr	r3, [r2, #8]
 80099d4:	3b01      	subs	r3, #1
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	b410      	push	{r4}
 80099da:	6093      	str	r3, [r2, #8]
 80099dc:	da08      	bge.n	80099f0 <__sfputc_r+0x1e>
 80099de:	6994      	ldr	r4, [r2, #24]
 80099e0:	42a3      	cmp	r3, r4
 80099e2:	db01      	blt.n	80099e8 <__sfputc_r+0x16>
 80099e4:	290a      	cmp	r1, #10
 80099e6:	d103      	bne.n	80099f0 <__sfputc_r+0x1e>
 80099e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099ec:	f000 b932 	b.w	8009c54 <__swbuf_r>
 80099f0:	6813      	ldr	r3, [r2, #0]
 80099f2:	1c58      	adds	r0, r3, #1
 80099f4:	6010      	str	r0, [r2, #0]
 80099f6:	7019      	strb	r1, [r3, #0]
 80099f8:	4608      	mov	r0, r1
 80099fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <__sfputs_r>:
 8009a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a02:	4606      	mov	r6, r0
 8009a04:	460f      	mov	r7, r1
 8009a06:	4614      	mov	r4, r2
 8009a08:	18d5      	adds	r5, r2, r3
 8009a0a:	42ac      	cmp	r4, r5
 8009a0c:	d101      	bne.n	8009a12 <__sfputs_r+0x12>
 8009a0e:	2000      	movs	r0, #0
 8009a10:	e007      	b.n	8009a22 <__sfputs_r+0x22>
 8009a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a16:	463a      	mov	r2, r7
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f7ff ffda 	bl	80099d2 <__sfputc_r>
 8009a1e:	1c43      	adds	r3, r0, #1
 8009a20:	d1f3      	bne.n	8009a0a <__sfputs_r+0xa>
 8009a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a24 <_vfiprintf_r>:
 8009a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a28:	460d      	mov	r5, r1
 8009a2a:	b09d      	sub	sp, #116	@ 0x74
 8009a2c:	4614      	mov	r4, r2
 8009a2e:	4698      	mov	r8, r3
 8009a30:	4606      	mov	r6, r0
 8009a32:	b118      	cbz	r0, 8009a3c <_vfiprintf_r+0x18>
 8009a34:	6a03      	ldr	r3, [r0, #32]
 8009a36:	b90b      	cbnz	r3, 8009a3c <_vfiprintf_r+0x18>
 8009a38:	f7fe f89c 	bl	8007b74 <__sinit>
 8009a3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a3e:	07d9      	lsls	r1, r3, #31
 8009a40:	d405      	bmi.n	8009a4e <_vfiprintf_r+0x2a>
 8009a42:	89ab      	ldrh	r3, [r5, #12]
 8009a44:	059a      	lsls	r2, r3, #22
 8009a46:	d402      	bmi.n	8009a4e <_vfiprintf_r+0x2a>
 8009a48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a4a:	f7fe fa10 	bl	8007e6e <__retarget_lock_acquire_recursive>
 8009a4e:	89ab      	ldrh	r3, [r5, #12]
 8009a50:	071b      	lsls	r3, r3, #28
 8009a52:	d501      	bpl.n	8009a58 <_vfiprintf_r+0x34>
 8009a54:	692b      	ldr	r3, [r5, #16]
 8009a56:	b99b      	cbnz	r3, 8009a80 <_vfiprintf_r+0x5c>
 8009a58:	4629      	mov	r1, r5
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f000 f938 	bl	8009cd0 <__swsetup_r>
 8009a60:	b170      	cbz	r0, 8009a80 <_vfiprintf_r+0x5c>
 8009a62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a64:	07dc      	lsls	r4, r3, #31
 8009a66:	d504      	bpl.n	8009a72 <_vfiprintf_r+0x4e>
 8009a68:	f04f 30ff 	mov.w	r0, #4294967295
 8009a6c:	b01d      	add	sp, #116	@ 0x74
 8009a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a72:	89ab      	ldrh	r3, [r5, #12]
 8009a74:	0598      	lsls	r0, r3, #22
 8009a76:	d4f7      	bmi.n	8009a68 <_vfiprintf_r+0x44>
 8009a78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a7a:	f7fe f9f9 	bl	8007e70 <__retarget_lock_release_recursive>
 8009a7e:	e7f3      	b.n	8009a68 <_vfiprintf_r+0x44>
 8009a80:	2300      	movs	r3, #0
 8009a82:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a84:	2320      	movs	r3, #32
 8009a86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a8e:	2330      	movs	r3, #48	@ 0x30
 8009a90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c40 <_vfiprintf_r+0x21c>
 8009a94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a98:	f04f 0901 	mov.w	r9, #1
 8009a9c:	4623      	mov	r3, r4
 8009a9e:	469a      	mov	sl, r3
 8009aa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009aa4:	b10a      	cbz	r2, 8009aaa <_vfiprintf_r+0x86>
 8009aa6:	2a25      	cmp	r2, #37	@ 0x25
 8009aa8:	d1f9      	bne.n	8009a9e <_vfiprintf_r+0x7a>
 8009aaa:	ebba 0b04 	subs.w	fp, sl, r4
 8009aae:	d00b      	beq.n	8009ac8 <_vfiprintf_r+0xa4>
 8009ab0:	465b      	mov	r3, fp
 8009ab2:	4622      	mov	r2, r4
 8009ab4:	4629      	mov	r1, r5
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	f7ff ffa2 	bl	8009a00 <__sfputs_r>
 8009abc:	3001      	adds	r0, #1
 8009abe:	f000 80a7 	beq.w	8009c10 <_vfiprintf_r+0x1ec>
 8009ac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ac4:	445a      	add	r2, fp
 8009ac6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ac8:	f89a 3000 	ldrb.w	r3, [sl]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 809f 	beq.w	8009c10 <_vfiprintf_r+0x1ec>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009adc:	f10a 0a01 	add.w	sl, sl, #1
 8009ae0:	9304      	str	r3, [sp, #16]
 8009ae2:	9307      	str	r3, [sp, #28]
 8009ae4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ae8:	931a      	str	r3, [sp, #104]	@ 0x68
 8009aea:	4654      	mov	r4, sl
 8009aec:	2205      	movs	r2, #5
 8009aee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009af2:	4853      	ldr	r0, [pc, #332]	@ (8009c40 <_vfiprintf_r+0x21c>)
 8009af4:	f7f6 fb6c 	bl	80001d0 <memchr>
 8009af8:	9a04      	ldr	r2, [sp, #16]
 8009afa:	b9d8      	cbnz	r0, 8009b34 <_vfiprintf_r+0x110>
 8009afc:	06d1      	lsls	r1, r2, #27
 8009afe:	bf44      	itt	mi
 8009b00:	2320      	movmi	r3, #32
 8009b02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b06:	0713      	lsls	r3, r2, #28
 8009b08:	bf44      	itt	mi
 8009b0a:	232b      	movmi	r3, #43	@ 0x2b
 8009b0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b10:	f89a 3000 	ldrb.w	r3, [sl]
 8009b14:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b16:	d015      	beq.n	8009b44 <_vfiprintf_r+0x120>
 8009b18:	9a07      	ldr	r2, [sp, #28]
 8009b1a:	4654      	mov	r4, sl
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	f04f 0c0a 	mov.w	ip, #10
 8009b22:	4621      	mov	r1, r4
 8009b24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b28:	3b30      	subs	r3, #48	@ 0x30
 8009b2a:	2b09      	cmp	r3, #9
 8009b2c:	d94b      	bls.n	8009bc6 <_vfiprintf_r+0x1a2>
 8009b2e:	b1b0      	cbz	r0, 8009b5e <_vfiprintf_r+0x13a>
 8009b30:	9207      	str	r2, [sp, #28]
 8009b32:	e014      	b.n	8009b5e <_vfiprintf_r+0x13a>
 8009b34:	eba0 0308 	sub.w	r3, r0, r8
 8009b38:	fa09 f303 	lsl.w	r3, r9, r3
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	9304      	str	r3, [sp, #16]
 8009b40:	46a2      	mov	sl, r4
 8009b42:	e7d2      	b.n	8009aea <_vfiprintf_r+0xc6>
 8009b44:	9b03      	ldr	r3, [sp, #12]
 8009b46:	1d19      	adds	r1, r3, #4
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	9103      	str	r1, [sp, #12]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	bfbb      	ittet	lt
 8009b50:	425b      	neglt	r3, r3
 8009b52:	f042 0202 	orrlt.w	r2, r2, #2
 8009b56:	9307      	strge	r3, [sp, #28]
 8009b58:	9307      	strlt	r3, [sp, #28]
 8009b5a:	bfb8      	it	lt
 8009b5c:	9204      	strlt	r2, [sp, #16]
 8009b5e:	7823      	ldrb	r3, [r4, #0]
 8009b60:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b62:	d10a      	bne.n	8009b7a <_vfiprintf_r+0x156>
 8009b64:	7863      	ldrb	r3, [r4, #1]
 8009b66:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b68:	d132      	bne.n	8009bd0 <_vfiprintf_r+0x1ac>
 8009b6a:	9b03      	ldr	r3, [sp, #12]
 8009b6c:	1d1a      	adds	r2, r3, #4
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	9203      	str	r2, [sp, #12]
 8009b72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b76:	3402      	adds	r4, #2
 8009b78:	9305      	str	r3, [sp, #20]
 8009b7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c50 <_vfiprintf_r+0x22c>
 8009b7e:	7821      	ldrb	r1, [r4, #0]
 8009b80:	2203      	movs	r2, #3
 8009b82:	4650      	mov	r0, sl
 8009b84:	f7f6 fb24 	bl	80001d0 <memchr>
 8009b88:	b138      	cbz	r0, 8009b9a <_vfiprintf_r+0x176>
 8009b8a:	9b04      	ldr	r3, [sp, #16]
 8009b8c:	eba0 000a 	sub.w	r0, r0, sl
 8009b90:	2240      	movs	r2, #64	@ 0x40
 8009b92:	4082      	lsls	r2, r0
 8009b94:	4313      	orrs	r3, r2
 8009b96:	3401      	adds	r4, #1
 8009b98:	9304      	str	r3, [sp, #16]
 8009b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b9e:	4829      	ldr	r0, [pc, #164]	@ (8009c44 <_vfiprintf_r+0x220>)
 8009ba0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ba4:	2206      	movs	r2, #6
 8009ba6:	f7f6 fb13 	bl	80001d0 <memchr>
 8009baa:	2800      	cmp	r0, #0
 8009bac:	d03f      	beq.n	8009c2e <_vfiprintf_r+0x20a>
 8009bae:	4b26      	ldr	r3, [pc, #152]	@ (8009c48 <_vfiprintf_r+0x224>)
 8009bb0:	bb1b      	cbnz	r3, 8009bfa <_vfiprintf_r+0x1d6>
 8009bb2:	9b03      	ldr	r3, [sp, #12]
 8009bb4:	3307      	adds	r3, #7
 8009bb6:	f023 0307 	bic.w	r3, r3, #7
 8009bba:	3308      	adds	r3, #8
 8009bbc:	9303      	str	r3, [sp, #12]
 8009bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bc0:	443b      	add	r3, r7
 8009bc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bc4:	e76a      	b.n	8009a9c <_vfiprintf_r+0x78>
 8009bc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bca:	460c      	mov	r4, r1
 8009bcc:	2001      	movs	r0, #1
 8009bce:	e7a8      	b.n	8009b22 <_vfiprintf_r+0xfe>
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	3401      	adds	r4, #1
 8009bd4:	9305      	str	r3, [sp, #20]
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	f04f 0c0a 	mov.w	ip, #10
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009be2:	3a30      	subs	r2, #48	@ 0x30
 8009be4:	2a09      	cmp	r2, #9
 8009be6:	d903      	bls.n	8009bf0 <_vfiprintf_r+0x1cc>
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d0c6      	beq.n	8009b7a <_vfiprintf_r+0x156>
 8009bec:	9105      	str	r1, [sp, #20]
 8009bee:	e7c4      	b.n	8009b7a <_vfiprintf_r+0x156>
 8009bf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e7f0      	b.n	8009bdc <_vfiprintf_r+0x1b8>
 8009bfa:	ab03      	add	r3, sp, #12
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	462a      	mov	r2, r5
 8009c00:	4b12      	ldr	r3, [pc, #72]	@ (8009c4c <_vfiprintf_r+0x228>)
 8009c02:	a904      	add	r1, sp, #16
 8009c04:	4630      	mov	r0, r6
 8009c06:	f7fd fb73 	bl	80072f0 <_printf_float>
 8009c0a:	4607      	mov	r7, r0
 8009c0c:	1c78      	adds	r0, r7, #1
 8009c0e:	d1d6      	bne.n	8009bbe <_vfiprintf_r+0x19a>
 8009c10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c12:	07d9      	lsls	r1, r3, #31
 8009c14:	d405      	bmi.n	8009c22 <_vfiprintf_r+0x1fe>
 8009c16:	89ab      	ldrh	r3, [r5, #12]
 8009c18:	059a      	lsls	r2, r3, #22
 8009c1a:	d402      	bmi.n	8009c22 <_vfiprintf_r+0x1fe>
 8009c1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c1e:	f7fe f927 	bl	8007e70 <__retarget_lock_release_recursive>
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	065b      	lsls	r3, r3, #25
 8009c26:	f53f af1f 	bmi.w	8009a68 <_vfiprintf_r+0x44>
 8009c2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c2c:	e71e      	b.n	8009a6c <_vfiprintf_r+0x48>
 8009c2e:	ab03      	add	r3, sp, #12
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	462a      	mov	r2, r5
 8009c34:	4b05      	ldr	r3, [pc, #20]	@ (8009c4c <_vfiprintf_r+0x228>)
 8009c36:	a904      	add	r1, sp, #16
 8009c38:	4630      	mov	r0, r6
 8009c3a:	f7fd fdf1 	bl	8007820 <_printf_i>
 8009c3e:	e7e4      	b.n	8009c0a <_vfiprintf_r+0x1e6>
 8009c40:	0800a1ca 	.word	0x0800a1ca
 8009c44:	0800a1d4 	.word	0x0800a1d4
 8009c48:	080072f1 	.word	0x080072f1
 8009c4c:	08009a01 	.word	0x08009a01
 8009c50:	0800a1d0 	.word	0x0800a1d0

08009c54 <__swbuf_r>:
 8009c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c56:	460e      	mov	r6, r1
 8009c58:	4614      	mov	r4, r2
 8009c5a:	4605      	mov	r5, r0
 8009c5c:	b118      	cbz	r0, 8009c66 <__swbuf_r+0x12>
 8009c5e:	6a03      	ldr	r3, [r0, #32]
 8009c60:	b90b      	cbnz	r3, 8009c66 <__swbuf_r+0x12>
 8009c62:	f7fd ff87 	bl	8007b74 <__sinit>
 8009c66:	69a3      	ldr	r3, [r4, #24]
 8009c68:	60a3      	str	r3, [r4, #8]
 8009c6a:	89a3      	ldrh	r3, [r4, #12]
 8009c6c:	071a      	lsls	r2, r3, #28
 8009c6e:	d501      	bpl.n	8009c74 <__swbuf_r+0x20>
 8009c70:	6923      	ldr	r3, [r4, #16]
 8009c72:	b943      	cbnz	r3, 8009c86 <__swbuf_r+0x32>
 8009c74:	4621      	mov	r1, r4
 8009c76:	4628      	mov	r0, r5
 8009c78:	f000 f82a 	bl	8009cd0 <__swsetup_r>
 8009c7c:	b118      	cbz	r0, 8009c86 <__swbuf_r+0x32>
 8009c7e:	f04f 37ff 	mov.w	r7, #4294967295
 8009c82:	4638      	mov	r0, r7
 8009c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c86:	6823      	ldr	r3, [r4, #0]
 8009c88:	6922      	ldr	r2, [r4, #16]
 8009c8a:	1a98      	subs	r0, r3, r2
 8009c8c:	6963      	ldr	r3, [r4, #20]
 8009c8e:	b2f6      	uxtb	r6, r6
 8009c90:	4283      	cmp	r3, r0
 8009c92:	4637      	mov	r7, r6
 8009c94:	dc05      	bgt.n	8009ca2 <__swbuf_r+0x4e>
 8009c96:	4621      	mov	r1, r4
 8009c98:	4628      	mov	r0, r5
 8009c9a:	f7ff fda7 	bl	80097ec <_fflush_r>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d1ed      	bne.n	8009c7e <__swbuf_r+0x2a>
 8009ca2:	68a3      	ldr	r3, [r4, #8]
 8009ca4:	3b01      	subs	r3, #1
 8009ca6:	60a3      	str	r3, [r4, #8]
 8009ca8:	6823      	ldr	r3, [r4, #0]
 8009caa:	1c5a      	adds	r2, r3, #1
 8009cac:	6022      	str	r2, [r4, #0]
 8009cae:	701e      	strb	r6, [r3, #0]
 8009cb0:	6962      	ldr	r2, [r4, #20]
 8009cb2:	1c43      	adds	r3, r0, #1
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d004      	beq.n	8009cc2 <__swbuf_r+0x6e>
 8009cb8:	89a3      	ldrh	r3, [r4, #12]
 8009cba:	07db      	lsls	r3, r3, #31
 8009cbc:	d5e1      	bpl.n	8009c82 <__swbuf_r+0x2e>
 8009cbe:	2e0a      	cmp	r6, #10
 8009cc0:	d1df      	bne.n	8009c82 <__swbuf_r+0x2e>
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	f7ff fd91 	bl	80097ec <_fflush_r>
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	d0d9      	beq.n	8009c82 <__swbuf_r+0x2e>
 8009cce:	e7d6      	b.n	8009c7e <__swbuf_r+0x2a>

08009cd0 <__swsetup_r>:
 8009cd0:	b538      	push	{r3, r4, r5, lr}
 8009cd2:	4b29      	ldr	r3, [pc, #164]	@ (8009d78 <__swsetup_r+0xa8>)
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	6818      	ldr	r0, [r3, #0]
 8009cd8:	460c      	mov	r4, r1
 8009cda:	b118      	cbz	r0, 8009ce4 <__swsetup_r+0x14>
 8009cdc:	6a03      	ldr	r3, [r0, #32]
 8009cde:	b90b      	cbnz	r3, 8009ce4 <__swsetup_r+0x14>
 8009ce0:	f7fd ff48 	bl	8007b74 <__sinit>
 8009ce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ce8:	0719      	lsls	r1, r3, #28
 8009cea:	d422      	bmi.n	8009d32 <__swsetup_r+0x62>
 8009cec:	06da      	lsls	r2, r3, #27
 8009cee:	d407      	bmi.n	8009d00 <__swsetup_r+0x30>
 8009cf0:	2209      	movs	r2, #9
 8009cf2:	602a      	str	r2, [r5, #0]
 8009cf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cf8:	81a3      	strh	r3, [r4, #12]
 8009cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8009cfe:	e033      	b.n	8009d68 <__swsetup_r+0x98>
 8009d00:	0758      	lsls	r0, r3, #29
 8009d02:	d512      	bpl.n	8009d2a <__swsetup_r+0x5a>
 8009d04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d06:	b141      	cbz	r1, 8009d1a <__swsetup_r+0x4a>
 8009d08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d0c:	4299      	cmp	r1, r3
 8009d0e:	d002      	beq.n	8009d16 <__swsetup_r+0x46>
 8009d10:	4628      	mov	r0, r5
 8009d12:	f7fe ff15 	bl	8008b40 <_free_r>
 8009d16:	2300      	movs	r3, #0
 8009d18:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d1a:	89a3      	ldrh	r3, [r4, #12]
 8009d1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d20:	81a3      	strh	r3, [r4, #12]
 8009d22:	2300      	movs	r3, #0
 8009d24:	6063      	str	r3, [r4, #4]
 8009d26:	6923      	ldr	r3, [r4, #16]
 8009d28:	6023      	str	r3, [r4, #0]
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	f043 0308 	orr.w	r3, r3, #8
 8009d30:	81a3      	strh	r3, [r4, #12]
 8009d32:	6923      	ldr	r3, [r4, #16]
 8009d34:	b94b      	cbnz	r3, 8009d4a <__swsetup_r+0x7a>
 8009d36:	89a3      	ldrh	r3, [r4, #12]
 8009d38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d40:	d003      	beq.n	8009d4a <__swsetup_r+0x7a>
 8009d42:	4621      	mov	r1, r4
 8009d44:	4628      	mov	r0, r5
 8009d46:	f000 f883 	bl	8009e50 <__smakebuf_r>
 8009d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d4e:	f013 0201 	ands.w	r2, r3, #1
 8009d52:	d00a      	beq.n	8009d6a <__swsetup_r+0x9a>
 8009d54:	2200      	movs	r2, #0
 8009d56:	60a2      	str	r2, [r4, #8]
 8009d58:	6962      	ldr	r2, [r4, #20]
 8009d5a:	4252      	negs	r2, r2
 8009d5c:	61a2      	str	r2, [r4, #24]
 8009d5e:	6922      	ldr	r2, [r4, #16]
 8009d60:	b942      	cbnz	r2, 8009d74 <__swsetup_r+0xa4>
 8009d62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d66:	d1c5      	bne.n	8009cf4 <__swsetup_r+0x24>
 8009d68:	bd38      	pop	{r3, r4, r5, pc}
 8009d6a:	0799      	lsls	r1, r3, #30
 8009d6c:	bf58      	it	pl
 8009d6e:	6962      	ldrpl	r2, [r4, #20]
 8009d70:	60a2      	str	r2, [r4, #8]
 8009d72:	e7f4      	b.n	8009d5e <__swsetup_r+0x8e>
 8009d74:	2000      	movs	r0, #0
 8009d76:	e7f7      	b.n	8009d68 <__swsetup_r+0x98>
 8009d78:	20000184 	.word	0x20000184

08009d7c <_raise_r>:
 8009d7c:	291f      	cmp	r1, #31
 8009d7e:	b538      	push	{r3, r4, r5, lr}
 8009d80:	4605      	mov	r5, r0
 8009d82:	460c      	mov	r4, r1
 8009d84:	d904      	bls.n	8009d90 <_raise_r+0x14>
 8009d86:	2316      	movs	r3, #22
 8009d88:	6003      	str	r3, [r0, #0]
 8009d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8e:	bd38      	pop	{r3, r4, r5, pc}
 8009d90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d92:	b112      	cbz	r2, 8009d9a <_raise_r+0x1e>
 8009d94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d98:	b94b      	cbnz	r3, 8009dae <_raise_r+0x32>
 8009d9a:	4628      	mov	r0, r5
 8009d9c:	f000 f830 	bl	8009e00 <_getpid_r>
 8009da0:	4622      	mov	r2, r4
 8009da2:	4601      	mov	r1, r0
 8009da4:	4628      	mov	r0, r5
 8009da6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009daa:	f000 b817 	b.w	8009ddc <_kill_r>
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d00a      	beq.n	8009dc8 <_raise_r+0x4c>
 8009db2:	1c59      	adds	r1, r3, #1
 8009db4:	d103      	bne.n	8009dbe <_raise_r+0x42>
 8009db6:	2316      	movs	r3, #22
 8009db8:	6003      	str	r3, [r0, #0]
 8009dba:	2001      	movs	r0, #1
 8009dbc:	e7e7      	b.n	8009d8e <_raise_r+0x12>
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	4798      	blx	r3
 8009dc8:	2000      	movs	r0, #0
 8009dca:	e7e0      	b.n	8009d8e <_raise_r+0x12>

08009dcc <raise>:
 8009dcc:	4b02      	ldr	r3, [pc, #8]	@ (8009dd8 <raise+0xc>)
 8009dce:	4601      	mov	r1, r0
 8009dd0:	6818      	ldr	r0, [r3, #0]
 8009dd2:	f7ff bfd3 	b.w	8009d7c <_raise_r>
 8009dd6:	bf00      	nop
 8009dd8:	20000184 	.word	0x20000184

08009ddc <_kill_r>:
 8009ddc:	b538      	push	{r3, r4, r5, lr}
 8009dde:	4d07      	ldr	r5, [pc, #28]	@ (8009dfc <_kill_r+0x20>)
 8009de0:	2300      	movs	r3, #0
 8009de2:	4604      	mov	r4, r0
 8009de4:	4608      	mov	r0, r1
 8009de6:	4611      	mov	r1, r2
 8009de8:	602b      	str	r3, [r5, #0]
 8009dea:	f7f8 f931 	bl	8002050 <_kill>
 8009dee:	1c43      	adds	r3, r0, #1
 8009df0:	d102      	bne.n	8009df8 <_kill_r+0x1c>
 8009df2:	682b      	ldr	r3, [r5, #0]
 8009df4:	b103      	cbz	r3, 8009df8 <_kill_r+0x1c>
 8009df6:	6023      	str	r3, [r4, #0]
 8009df8:	bd38      	pop	{r3, r4, r5, pc}
 8009dfa:	bf00      	nop
 8009dfc:	2000133c 	.word	0x2000133c

08009e00 <_getpid_r>:
 8009e00:	f7f8 b91e 	b.w	8002040 <_getpid>

08009e04 <__swhatbuf_r>:
 8009e04:	b570      	push	{r4, r5, r6, lr}
 8009e06:	460c      	mov	r4, r1
 8009e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e0c:	2900      	cmp	r1, #0
 8009e0e:	b096      	sub	sp, #88	@ 0x58
 8009e10:	4615      	mov	r5, r2
 8009e12:	461e      	mov	r6, r3
 8009e14:	da0d      	bge.n	8009e32 <__swhatbuf_r+0x2e>
 8009e16:	89a3      	ldrh	r3, [r4, #12]
 8009e18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e1c:	f04f 0100 	mov.w	r1, #0
 8009e20:	bf14      	ite	ne
 8009e22:	2340      	movne	r3, #64	@ 0x40
 8009e24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e28:	2000      	movs	r0, #0
 8009e2a:	6031      	str	r1, [r6, #0]
 8009e2c:	602b      	str	r3, [r5, #0]
 8009e2e:	b016      	add	sp, #88	@ 0x58
 8009e30:	bd70      	pop	{r4, r5, r6, pc}
 8009e32:	466a      	mov	r2, sp
 8009e34:	f000 f848 	bl	8009ec8 <_fstat_r>
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	dbec      	blt.n	8009e16 <__swhatbuf_r+0x12>
 8009e3c:	9901      	ldr	r1, [sp, #4]
 8009e3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e46:	4259      	negs	r1, r3
 8009e48:	4159      	adcs	r1, r3
 8009e4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e4e:	e7eb      	b.n	8009e28 <__swhatbuf_r+0x24>

08009e50 <__smakebuf_r>:
 8009e50:	898b      	ldrh	r3, [r1, #12]
 8009e52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e54:	079d      	lsls	r5, r3, #30
 8009e56:	4606      	mov	r6, r0
 8009e58:	460c      	mov	r4, r1
 8009e5a:	d507      	bpl.n	8009e6c <__smakebuf_r+0x1c>
 8009e5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e60:	6023      	str	r3, [r4, #0]
 8009e62:	6123      	str	r3, [r4, #16]
 8009e64:	2301      	movs	r3, #1
 8009e66:	6163      	str	r3, [r4, #20]
 8009e68:	b003      	add	sp, #12
 8009e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e6c:	ab01      	add	r3, sp, #4
 8009e6e:	466a      	mov	r2, sp
 8009e70:	f7ff ffc8 	bl	8009e04 <__swhatbuf_r>
 8009e74:	9f00      	ldr	r7, [sp, #0]
 8009e76:	4605      	mov	r5, r0
 8009e78:	4639      	mov	r1, r7
 8009e7a:	4630      	mov	r0, r6
 8009e7c:	f7fe fed4 	bl	8008c28 <_malloc_r>
 8009e80:	b948      	cbnz	r0, 8009e96 <__smakebuf_r+0x46>
 8009e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e86:	059a      	lsls	r2, r3, #22
 8009e88:	d4ee      	bmi.n	8009e68 <__smakebuf_r+0x18>
 8009e8a:	f023 0303 	bic.w	r3, r3, #3
 8009e8e:	f043 0302 	orr.w	r3, r3, #2
 8009e92:	81a3      	strh	r3, [r4, #12]
 8009e94:	e7e2      	b.n	8009e5c <__smakebuf_r+0xc>
 8009e96:	89a3      	ldrh	r3, [r4, #12]
 8009e98:	6020      	str	r0, [r4, #0]
 8009e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e9e:	81a3      	strh	r3, [r4, #12]
 8009ea0:	9b01      	ldr	r3, [sp, #4]
 8009ea2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ea6:	b15b      	cbz	r3, 8009ec0 <__smakebuf_r+0x70>
 8009ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eac:	4630      	mov	r0, r6
 8009eae:	f000 f81d 	bl	8009eec <_isatty_r>
 8009eb2:	b128      	cbz	r0, 8009ec0 <__smakebuf_r+0x70>
 8009eb4:	89a3      	ldrh	r3, [r4, #12]
 8009eb6:	f023 0303 	bic.w	r3, r3, #3
 8009eba:	f043 0301 	orr.w	r3, r3, #1
 8009ebe:	81a3      	strh	r3, [r4, #12]
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	431d      	orrs	r5, r3
 8009ec4:	81a5      	strh	r5, [r4, #12]
 8009ec6:	e7cf      	b.n	8009e68 <__smakebuf_r+0x18>

08009ec8 <_fstat_r>:
 8009ec8:	b538      	push	{r3, r4, r5, lr}
 8009eca:	4d07      	ldr	r5, [pc, #28]	@ (8009ee8 <_fstat_r+0x20>)
 8009ecc:	2300      	movs	r3, #0
 8009ece:	4604      	mov	r4, r0
 8009ed0:	4608      	mov	r0, r1
 8009ed2:	4611      	mov	r1, r2
 8009ed4:	602b      	str	r3, [r5, #0]
 8009ed6:	f7f8 f91b 	bl	8002110 <_fstat>
 8009eda:	1c43      	adds	r3, r0, #1
 8009edc:	d102      	bne.n	8009ee4 <_fstat_r+0x1c>
 8009ede:	682b      	ldr	r3, [r5, #0]
 8009ee0:	b103      	cbz	r3, 8009ee4 <_fstat_r+0x1c>
 8009ee2:	6023      	str	r3, [r4, #0]
 8009ee4:	bd38      	pop	{r3, r4, r5, pc}
 8009ee6:	bf00      	nop
 8009ee8:	2000133c 	.word	0x2000133c

08009eec <_isatty_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	4d06      	ldr	r5, [pc, #24]	@ (8009f08 <_isatty_r+0x1c>)
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	4608      	mov	r0, r1
 8009ef6:	602b      	str	r3, [r5, #0]
 8009ef8:	f7f8 f91a 	bl	8002130 <_isatty>
 8009efc:	1c43      	adds	r3, r0, #1
 8009efe:	d102      	bne.n	8009f06 <_isatty_r+0x1a>
 8009f00:	682b      	ldr	r3, [r5, #0]
 8009f02:	b103      	cbz	r3, 8009f06 <_isatty_r+0x1a>
 8009f04:	6023      	str	r3, [r4, #0]
 8009f06:	bd38      	pop	{r3, r4, r5, pc}
 8009f08:	2000133c 	.word	0x2000133c

08009f0c <_init>:
 8009f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0e:	bf00      	nop
 8009f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f12:	bc08      	pop	{r3}
 8009f14:	469e      	mov	lr, r3
 8009f16:	4770      	bx	lr

08009f18 <_fini>:
 8009f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f1a:	bf00      	nop
 8009f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f1e:	bc08      	pop	{r3}
 8009f20:	469e      	mov	lr, r3
 8009f22:	4770      	bx	lr
