ISim log file
Running: C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\serializer\serializer_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2so/serializer/serializer_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2so/serializer/serializer_test.v" Line 10.  For instance serializer_test/uut/, width 16 of formal port i2so_lft is not equal to width 1 of actual variable i2so_lft. 
WARNING: File "C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2so/serializer/serializer_test.v" Line 11.  For instance serializer_test/uut/, width 16 of formal port i2so_rgt is not equal to width 1 of actual variable i2so_rgt. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 100000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
