<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik0: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(0),Inst_dzielnik_100kHz_na_400Hz/licznik_T(0),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(0) <= NOT ((wy_clk AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik1: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(1),Inst_dzielnik_100kHz_na_400Hz/licznik_T(1),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(1) <= ((Inst_dzielnik_100kHz_na_400Hz/licznik(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk AND Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik2: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(2),Inst_dzielnik_100kHz_na_400Hz/licznik_T(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(2) <= (Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik3: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(3),Inst_dzielnik_100kHz_na_400Hz/licznik_T(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(3) <= ((Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND Inst_dzielnik_100kHz_na_400Hz/licznik(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik4: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(4),Inst_dzielnik_100kHz_na_400Hz/licznik_T(4),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(4) <= ((Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik5: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(5),Inst_dzielnik_100kHz_na_400Hz/licznik_T(5),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(5) <= ((Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_100kHz_na_400Hz/licznik6: FTCPE port map (Inst_dzielnik_100kHz_na_400Hz/licznik(6),Inst_dzielnik_100kHz_na_400Hz/licznik_T(6),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_100kHz_na_400Hz/licznik_T(6) <= ((Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_400Hz_na_10Hz/licznik0: FTCPE port map (Inst_dzielnik_400Hz_na_10Hz/licznik(0),Inst_dzielnik_400Hz_na_10Hz/licznik_T(0),wy_clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_400Hz_na_10Hz/licznik_T(0) <= NOT ((wy_clk_mp AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND NOT Inst_dzielnik_400Hz_na_10Hz/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(2) AND Inst_dzielnik_400Hz_na_10Hz/licznik(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(4)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_400Hz_na_10Hz/licznik1: FTCPE port map (Inst_dzielnik_400Hz_na_10Hz/licznik(1),Inst_dzielnik_400Hz_na_10Hz/licznik(0),wy_clk,'0','0','1');
</td></tr><tr><td>
FTCPE_Inst_dzielnik_400Hz_na_10Hz/licznik2: FTCPE port map (Inst_dzielnik_400Hz_na_10Hz/licznik(2),Inst_dzielnik_400Hz_na_10Hz/licznik_T(2),wy_clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_400Hz_na_10Hz/licznik_T(2) <= (Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_400Hz_na_10Hz/licznik(1));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_400Hz_na_10Hz/licznik3: FTCPE port map (Inst_dzielnik_400Hz_na_10Hz/licznik(3),Inst_dzielnik_400Hz_na_10Hz/licznik_T(3),wy_clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_400Hz_na_10Hz/licznik_T(3) <= ((Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_400Hz_na_10Hz/licznik(1) AND Inst_dzielnik_400Hz_na_10Hz/licznik(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk_mp AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND NOT Inst_dzielnik_400Hz_na_10Hz/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(2) AND Inst_dzielnik_400Hz_na_10Hz/licznik(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(4)));
</td></tr><tr><td>
FTCPE_Inst_dzielnik_400Hz_na_10Hz/licznik4: FTCPE port map (Inst_dzielnik_400Hz_na_10Hz/licznik(4),Inst_dzielnik_400Hz_na_10Hz/licznik_T(4),wy_clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_dzielnik_400Hz_na_10Hz/licznik_T(4) <= (Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_400Hz_na_10Hz/licznik(1) AND Inst_dzielnik_400Hz_na_10Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_400Hz_na_10Hz/licznik(3));
</td></tr><tr><td>
LDCP_Inst_moj_projekt_1/StartStop: LDCP port map (Inst_moj_projekt_1/StartStop,Inst_moj_projekt_1/StartStop_D,sw1,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_moj_projekt_1/StartStop_D <= NOT (((sw0 AND NOT Inst_moj_projekt_1/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT Inst_moj_projekt_1/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND b0 AND NOT b1)));
</td></tr><tr><td>
LDCP_Inst_moj_projekt_2/StartStop: LDCP port map (Inst_moj_projekt_2/StartStop,Inst_moj_projekt_2/StartStop_D,sw1,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Inst_moj_projekt_2/StartStop_D <= NOT (((NOT sw0 AND NOT Inst_moj_projekt_2/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT Inst_moj_projekt_2/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND b0 AND NOT b1)));
</td></tr><tr><td>
</td></tr><tr><td>
Inst_transkoder_7s/wy(0)12 <= ((wy_we_transkoder7s(1) AND wy_we_transkoder7s(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_362)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(1) AND wy_s_dz_we3_2(0) AND NOT wy_s_dz_we3_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(1) AND NOT wy_ds_we1_2(2) AND wy_ds_we1_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(1) AND wy_min_we4_2(0) AND NOT wy_min_we4_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(1) AND NOT wy_s_j_we2_2(2) AND wy_s_j_we2_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(0) AND NOT wy_s_dz_we3(2) AND wy_we_transkoder7s(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1(2) AND wy_ds_we1(0) AND wy_we_transkoder7s(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4(0) AND NOT wy_min_we4(2) AND wy_we_transkoder7s(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2(2) AND wy_s_j_we2(0) AND wy_we_transkoder7s(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(3)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_300 <= ((sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2(2)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_310 <= ((NOT sw0 AND sw1 AND wy_ds_we1(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_moj_projekt_1/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_ds_we1(0) AND NOT b0 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_moj_projekt_1/StartStop));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_311 <= ((sw0 AND sw1 AND wy_ds_we1_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_moj_projekt_2/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT b0 AND wy_ds_we1_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_moj_projekt_2/StartStop));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_362 <= ((sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(0) AND wy_s_dz_we3_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_ds_we1_2(2) AND NOT wy_ds_we1_2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4_2(0) AND wy_min_we4_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(2) AND NOT wy_s_j_we2_2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(0) AND wy_s_dz_we3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_ds_we1(2) AND NOT wy_ds_we1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4(0) AND wy_min_we4(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2(2) AND NOT wy_s_j_we2(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_363 <= ((sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3_2(0) AND wy_s_dz_we3_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_ds_we1_2(2) AND wy_ds_we1_2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(0) AND wy_min_we4_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(2) AND wy_s_j_we2_2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(0) AND wy_s_dz_we3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_ds_we1(2) AND wy_ds_we1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4(0) AND wy_min_we4(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2(2) AND wy_s_j_we2(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_374 <= ((sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(0) AND NOT wy_s_dz_we3_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(2) AND NOT wy_ds_we1_2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4_2(0) AND NOT wy_min_we4_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2) AND NOT wy_s_j_we2_2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(0) AND NOT wy_s_dz_we3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1(2) AND NOT wy_ds_we1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4(0) AND NOT wy_min_we4(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2(2) AND NOT wy_s_j_we2(0)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_395 <= (NOT wy_min_we4(1) AND NOT wy_min_we4(2) AND wy_min_we4(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_396 <= (NOT wy_min_we4_2(1) AND NOT wy_min_we4_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_414 <= (wy_s_j_we2(0) AND NOT wy_ds_we1(1) AND NOT wy_ds_we1(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_310 AND wy_ds_we1(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_415 <= (wy_s_j_we2_2(0) AND NOT wy_ds_we1_2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(2) AND N_PZ_311 AND wy_ds_we1_2(3));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_466 <= ((NOT wy_we_transkoder7s(1) AND NOT wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_we_transkoder7s(3) AND NOT N_PZ_300));
</td></tr><tr><td>
</td></tr><tr><td>
d_Stopwatch1 <= sw0;
</td></tr><tr><td>
</td></tr><tr><td>
d_Stopwatch2 <= NOT sw0;
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(0) <= NOT ((NOT wy_sterowanie_kropka AND wy_we(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(1) <= NOT ((wy_sterowanie_kropka AND wy_we(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(2) <= NOT ((NOT wy_sterowanie_kropka AND NOT wy_we(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_aktywna_anoda(3) <= NOT ((wy_sterowanie_kropka AND NOT wy_we(1)));
</td></tr><tr><td>
FTCPE_wy_clk: FTCPE port map (wy_clk,wy_clk_T,clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_clk_T <= ((Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(1) AND NOT Inst_dzielnik_100kHz_na_400Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(3) AND Inst_dzielnik_100kHz_na_400Hz/licznik(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_100kHz_na_400Hz/licznik(5) AND Inst_dzielnik_100kHz_na_400Hz/licznik(6)));
</td></tr><tr><td>
FTCPE_wy_clk_mp: FTCPE port map (wy_clk_mp,wy_clk_mp_T,wy_clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_clk_mp_T <= ((Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_400Hz_na_10Hz/licznik(1) AND Inst_dzielnik_400Hz_na_10Hz/licznik(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Inst_dzielnik_400Hz_na_10Hz/licznik(3) AND Inst_dzielnik_400Hz_na_10Hz/licznik(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_clk_mp AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(0) AND NOT Inst_dzielnik_400Hz_na_10Hz/licznik(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(2) AND Inst_dzielnik_400Hz_na_10Hz/licznik(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_dzielnik_400Hz_na_10Hz/licznik(4)));
</td></tr><tr><td>
FTCPE_wy_ds_we10: FTCPE port map (wy_ds_we1(0),wy_ds_we1_T(0),wy_clk_mp,wy_ds_we1_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_T(0) <= NOT (((sw0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Inst_moj_projekt_1/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw1 AND b0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2(0) AND NOT wy_ds_we1(1) AND NOT wy_ds_we1(2) AND wy_ds_we1(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND wy_s_dz_we3(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(3) AND N_PZ_395 AND wy_ds_we1(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_ds_we11: FTCPE port map (wy_ds_we1(1),wy_ds_we1_T(1),wy_clk_mp,wy_ds_we1_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_T(1) <= NOT (((NOT N_PZ_310)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_ds_we1(1) AND NOT wy_ds_we1(2) AND wy_ds_we1(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_ds_we12: FTCPE port map (wy_ds_we1(2),wy_ds_we1_T(2),wy_clk_mp,wy_ds_we1_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_T(2) <= (wy_ds_we1(1) AND N_PZ_310);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_wy_ds_we13: FDCPE port map (wy_ds_we1(3),wy_ds_we1_D(3),wy_clk_mp,wy_ds_we1_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_D(3) <= ((NOT N_PZ_310 AND wy_ds_we1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_ds_we1(1) AND NOT wy_ds_we1(2) AND wy_ds_we1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_ds_we1(1) AND wy_ds_we1(2) AND wy_ds_we1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_ds_we1(1) AND wy_ds_we1(2) AND N_PZ_310 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2(0) AND NOT wy_ds_we1(2) AND wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2(3) AND wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND N_PZ_395 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_ds_we1(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_ds_we1_20: FTCPE port map (wy_ds_we1_2(0),wy_ds_we1_2_T(0),wy_clk_mp,wy_ds_we1_2_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_T(0) <= NOT (((NOT sw0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Inst_moj_projekt_2/StartStop)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw1 AND b0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND wy_s_j_we2_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(1) AND NOT wy_ds_we1_2(2) AND wy_ds_we1_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(0) AND wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(3) AND N_PZ_396 AND wy_ds_we1_2(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_ds_we1_21: FTCPE port map (wy_ds_we1_2(1),wy_ds_we1_2_T(1),wy_clk_mp,wy_ds_we1_2_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_T(1) <= NOT (((NOT N_PZ_311)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_ds_we1_2(1) AND NOT wy_ds_we1_2(2) AND wy_ds_we1_2(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_ds_we1_22: FTCPE port map (wy_ds_we1_2(2),wy_ds_we1_2_T(2),wy_clk_mp,wy_ds_we1_2_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_T(2) <= (wy_ds_we1_2(1) AND N_PZ_311);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_wy_ds_we1_23: FDCPE port map (wy_ds_we1_2(3),wy_ds_we1_2_D(3),wy_clk_mp,wy_ds_we1_2_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_D(3) <= ((NOT N_PZ_311 AND wy_ds_we1_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_ds_we1_2(1) AND NOT wy_ds_we1_2(2) AND wy_ds_we1_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_ds_we1_2(1) AND wy_ds_we1_2(2) AND wy_ds_we1_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_ds_we1_2(1) AND wy_ds_we1_2(2) AND N_PZ_311 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND wy_s_j_we2_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(2) AND wy_min_we4_2(0) AND wy_s_dz_we3_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3) AND N_PZ_396 AND wy_ds_we1_2(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_ds_we1_2_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we40: FTCPE port map (wy_min_we4(0),wy_min_we4_T(0),wy_clk_mp,wy_min_we4_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_T(0) <= ((wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND NOT wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND wy_s_dz_we3(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(3) AND NOT N_PZ_395));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we41: FTCPE port map (wy_min_we4(1),wy_min_we4_T(1),wy_clk_mp,wy_min_we4_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_T(1) <= (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND NOT N_PZ_395);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we42: FTCPE port map (wy_min_we4(2),wy_min_we4_T(2),wy_clk_mp,wy_min_we4_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_T(2) <= (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND wy_min_we4(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we43: FTCPE port map (wy_min_we4(3),wy_min_we4_T(3),wy_clk_mp,wy_min_we4_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_T(3) <= (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND wy_min_we4(1) AND wy_min_we4(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we4_20: FTCPE port map (wy_min_we4_2(0),wy_min_we4_2_T(0),wy_clk_mp,wy_min_we4_2_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_T(0) <= ((NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND NOT wy_min_we4_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_s_dz_we3_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3) AND NOT N_PZ_396));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we4_21: FTCPE port map (wy_min_we4_2(1),wy_min_we4_2_T(1),wy_clk_mp,wy_min_we4_2_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_T(1) <= (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_min_we4_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3) AND NOT N_PZ_396);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we4_22: FTCPE port map (wy_min_we4_2(2),wy_min_we4_2_T(2),wy_clk_mp,wy_min_we4_2_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_T(2) <= (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_min_we4_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_min_we4_23: FTCPE port map (wy_min_we4_2(3),wy_min_we4_2_T(3),wy_clk_mp,wy_min_we4_2_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_T(3) <= (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_min_we4_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(1) AND wy_min_we4_2(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_min_we4_2_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we30: FTCPE port map (wy_s_dz_we3(0),wy_s_dz_we3_T(0),wy_clk_mp,wy_s_dz_we3_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_T(0) <= NOT (((wy_s_j_we2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_j_we2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_414)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND N_PZ_395)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we31: FTCPE port map (wy_s_dz_we3(1),wy_s_dz_we3_T(1),wy_clk_mp,wy_s_dz_we3_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_T(1) <= ((wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_s_dz_we3(1) AND wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_s_j_we2(3) AND NOT wy_s_dz_we3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_s_j_we2(3) AND wy_s_dz_we3(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we32: FTCPE port map (wy_s_dz_we3(2),wy_s_dz_we3_T(2),wy_clk_mp,wy_s_dz_we3_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_T(2) <= ((wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_s_dz_we3(1) AND wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND NOT wy_min_we4(0) AND wy_s_j_we2(3) AND wy_s_dz_we3(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_s_j_we2(3) AND wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_395));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we33: FTCPE port map (wy_s_dz_we3(3),wy_s_dz_we3_T(3),wy_clk_mp,wy_s_dz_we3_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_T(3) <= (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_414 AND wy_s_dz_we3(1) AND wy_s_j_we2(3) AND wy_s_dz_we3(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we3_20: FTCPE port map (wy_s_dz_we3_2(0),wy_s_dz_we3_2_T(0),wy_clk_mp,wy_s_dz_we3_2_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_T(0) <= NOT (((wy_s_j_we2_2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_j_we2_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_415)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(0) AND wy_s_dz_we3_2(2) AND NOT wy_s_dz_we3_2(3) AND N_PZ_396)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we3_21: FTCPE port map (wy_s_dz_we3_2(1),wy_s_dz_we3_2_T(1),wy_clk_mp,wy_s_dz_we3_2_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_T(1) <= ((wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3_2(0) AND NOT wy_s_j_we2_2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2) AND N_PZ_415 AND NOT wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3_2(0) AND NOT wy_s_j_we2_2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_s_j_we2_2(3) AND wy_s_dz_we3_2(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we3_22: FTCPE port map (wy_s_dz_we3_2(2),wy_s_dz_we3_2_T(2),wy_clk_mp,wy_s_dz_we3_2_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_T(2) <= ((wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3_2(0) AND NOT wy_s_j_we2_2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2) AND N_PZ_415 AND NOT wy_min_we4_2(0) AND wy_s_dz_we3_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3_2(0) AND NOT wy_s_j_we2_2(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(3) AND NOT N_PZ_396));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_dz_we3_23: FTCPE port map (wy_s_dz_we3_2(3),wy_s_dz_we3_2_T(3),wy_clk_mp,wy_s_dz_we3_2_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_T(3) <= (wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND N_PZ_415 AND wy_s_dz_we3_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_dz_we3_2_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_j_we20: FTCPE port map (wy_s_j_we2(0),wy_s_j_we2_T(0),wy_clk_mp,wy_s_j_we2_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_T(0) <= NOT (((wy_ds_we1(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_ds_we1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_310)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_ds_we1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2(0) AND wy_min_we4(0) AND NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND N_PZ_395)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_j_we21: FTCPE port map (wy_s_j_we2(1),wy_s_j_we2_T(1),wy_clk_mp,wy_s_j_we2_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_T(1) <= NOT (((NOT N_PZ_414)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND wy_s_j_we2(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_j_we22: FTCPE port map (wy_s_j_we2(2),wy_s_j_we2_T(2),wy_clk_mp,wy_s_j_we2_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_T(2) <= (wy_s_j_we2(1) AND N_PZ_414);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_wy_s_j_we23: FDCPE port map (wy_s_j_we2(3),wy_s_j_we2_D(3),wy_clk_mp,wy_s_j_we2_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_D(3) <= ((NOT N_PZ_414 AND wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_j_we2(1) AND NOT wy_s_j_we2(2) AND wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_j_we2(1) AND wy_s_j_we2(2) AND wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_j_we2(1) AND wy_s_j_we2(2) AND N_PZ_414 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_dz_we3(0) AND NOT wy_s_j_we2(2) AND wy_min_we4(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(1) AND wy_s_j_we2(3) AND wy_s_dz_we3(2) AND NOT wy_s_dz_we3(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_395));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_j_we2_20: FTCPE port map (wy_s_j_we2_2(0),wy_s_j_we2_2_T(0),wy_clk_mp,wy_s_j_we2_2_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_T(0) <= NOT (((wy_ds_we1_2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_ds_we1_2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_311)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_ds_we1_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND wy_s_j_we2_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_min_we4_2(0) AND wy_s_dz_we3_2(2) AND wy_s_j_we2_2(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(3) AND N_PZ_396)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_CLR(0) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_j_we2_21: FTCPE port map (wy_s_j_we2_2(1),wy_s_j_we2_2_T(1),wy_clk_mp,wy_s_j_we2_2_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_T(1) <= NOT (((NOT N_PZ_415)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_CLR(1) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_s_j_we2_22: FTCPE port map (wy_s_j_we2_2(2),wy_s_j_we2_2_T(2),wy_clk_mp,wy_s_j_we2_2_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_T(2) <= (wy_s_j_we2_2(1) AND N_PZ_415);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_CLR(2) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FDCPE_wy_s_j_we2_23: FDCPE port map (wy_s_j_we2_2(3),wy_s_j_we2_2_D(3),wy_clk_mp,wy_s_j_we2_2_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_D(3) <= ((NOT N_PZ_415 AND wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_j_we2_2(1) AND NOT wy_s_j_we2_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_j_we2_2(1) AND wy_s_j_we2_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_s_j_we2_2(1) AND wy_s_j_we2_2(2) AND N_PZ_415 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_s_dz_we3_2(1) AND wy_s_dz_we3_2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(2) AND wy_min_we4_2(0) AND wy_s_dz_we3_2(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_s_j_we2_2(3) AND NOT wy_s_dz_we3_2(3) AND N_PZ_396));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wy_s_j_we2_2_CLR(3) <= (NOT sw1 AND NOT b0);
</td></tr><tr><td>
FTCPE_wy_sterowanie_kropka: FTCPE port map (wy_sterowanie_kropka,'0',wy_clk,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(0) <= NOT ((NOT Inst_transkoder_7s/wy(0)12 AND NOT N_PZ_466));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(1) <= NOT (((wy_we_transkoder7s(1) AND NOT N_PZ_466 AND NOT N_PZ_363)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_we_transkoder7s(1) AND NOT N_PZ_362 AND NOT N_PZ_466)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(2) <= ((N_PZ_466)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_we_transkoder7s(1) AND N_PZ_374));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(3) <= NOT (((NOT Inst_transkoder_7s/wy(0)12 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(1) AND NOT N_PZ_466)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Inst_transkoder_7s/wy(0)12 AND NOT N_PZ_466 AND NOT N_PZ_363)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(4) <= NOT (((wy_we_transkoder7s(1) AND N_PZ_374)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_s_dz_we3_2(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_ds_we1_2(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_min_we4_2(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_s_j_we2_2(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_s_dz_we3(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_ds_we1(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_min_we4(0) AND wy_we_transkoder7s(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Inst_transkoder_7s/wy(0)12 AND NOT wy_s_j_we2(0) AND wy_we_transkoder7s(3))));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(5) <= NOT (((wy_we_transkoder7s(3) AND N_PZ_362)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Inst_transkoder_7s/wy(0)12 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	wy_we_transkoder7s(1) AND N_PZ_300)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_we_transkoder7s(1) AND wy_we_transkoder7s(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_300)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_transkoder_7s(6) <= ((N_PZ_466)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wy_we_transkoder7s(1) AND N_PZ_363)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wy_we_transkoder7s(1) AND wy_we_transkoder7s(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_300));
</td></tr><tr><td>
FTCPE_wy_we1: FTCPE port map (wy_we(1),NOT wy_sterowanie_kropka,wy_clk,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
wy_we_transkoder7s(1) <= ((sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4_2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2(1)));
</td></tr><tr><td>
</td></tr><tr><td>
wy_we_transkoder7s(3) <= ((sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2_2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_dz_we3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_ds_we1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_min_we4(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT sw0 AND NOT wy_sterowanie_kropka AND NOT wy_we(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wy_s_j_we2(3)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
