{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715996049796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715996049801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 13:34:08 2024 " "Processing started: Sat May 18 13:34:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715996049801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996049801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996049801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715996050883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715996050883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noc/synthesis/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-rtl " "Found design unit 1: NOC-rtl" {  } { { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059085 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "NOC/synthesis/NOC.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_irq_mapper " "Found entity 1: NOC_irq_mapper" {  } { { "NOC/synthesis/submodules/NOC_irq_mapper.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0 " "Found entity 1: NOC_mm_interconnect_0" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NOC_mm_interconnect_0_rsp_mux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059128 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_mux " "Found entity 1: NOC_mm_interconnect_0_rsp_mux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NOC_mm_interconnect_0_rsp_demux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_rsp_demux " "Found entity 1: NOC_mm_interconnect_0_rsp_demux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NOC_mm_interconnect_0_cmd_mux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_mux " "Found entity 1: NOC_mm_interconnect_0_cmd_mux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NOC_mm_interconnect_0_cmd_demux_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_cmd_demux " "Found entity 1: NOC_mm_interconnect_0_cmd_demux" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059170 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_003_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059186 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_003 " "Found entity 2: NOC_mm_interconnect_0_router_003" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_002_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059191 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_002 " "Found entity 2: NOC_mm_interconnect_0_router_002" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_001_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059196 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router_001 " "Found entity 2: NOC_mm_interconnect_0_router_001" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715996059200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_mm_interconnect_0_router_default_decode " "Found entity 1: NOC_mm_interconnect_0_router_default_decode" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059202 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_mm_interconnect_0_router " "Found entity 2: NOC_mm_interconnect_0_router" {  } { { "NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_switches_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_switches_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_switches_pio " "Found entity 1: NOC_switches_pio" {  } { { "NOC/synthesis/submodules/NOC_switches_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_switches_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_onchip_memory " "Found entity 1: NOC_onchip_memory" {  } { { "NOC/synthesis/submodules/NOC_onchip_memory.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_led_pio " "Found entity 1: NOC_led_pio" {  } { { "NOC/synthesis/submodules/NOC_led_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_display0_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_display0_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_display0_pio " "Found entity 1: NOC_display0_pio" {  } { { "NOC/synthesis/submodules/NOC_display0_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_display0_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_data_out_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_data_out_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_data_out_pio " "Found entity 1: NOC_data_out_pio" {  } { { "NOC/synthesis/submodules/NOC_data_out_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_data_out_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_data_in_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_data_in_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_data_in_pio " "Found entity 1: NOC_data_in_pio" {  } { { "NOC/synthesis/submodules/NOC_data_in_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_data_in_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu " "Found entity 1: NOC_cpu" {  } { { "NOC/synthesis/submodules/NOC_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996059267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996059267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file noc/synthesis/submodules/noc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_ic_data_module " "Found entity 1: NOC_cpu_cpu_ic_data_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOC_cpu_cpu_ic_tag_module " "Found entity 2: NOC_cpu_cpu_ic_tag_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOC_cpu_cpu_bht_module " "Found entity 3: NOC_cpu_cpu_bht_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "4 NOC_cpu_cpu_register_bank_a_module " "Found entity 4: NOC_cpu_cpu_register_bank_a_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOC_cpu_cpu_register_bank_b_module " "Found entity 5: NOC_cpu_cpu_register_bank_b_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOC_cpu_cpu_dc_tag_module " "Found entity 6: NOC_cpu_cpu_dc_tag_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOC_cpu_cpu_dc_data_module " "Found entity 7: NOC_cpu_cpu_dc_data_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOC_cpu_cpu_dc_victim_module " "Found entity 8: NOC_cpu_cpu_dc_victim_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "9 NOC_cpu_cpu_nios2_oci_debug " "Found entity 9: NOC_cpu_cpu_nios2_oci_debug" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "10 NOC_cpu_cpu_nios2_oci_break " "Found entity 10: NOC_cpu_cpu_nios2_oci_break" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: NOC_cpu_cpu_nios2_oci_xbrk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: NOC_cpu_cpu_nios2_oci_dbrk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOC_cpu_cpu_nios2_oci_itrace " "Found entity 13: NOC_cpu_cpu_nios2_oci_itrace" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "14 NOC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: NOC_cpu_cpu_nios2_oci_td_mode" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "15 NOC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: NOC_cpu_cpu_nios2_oci_dtrace" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "16 NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "17 NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "18 NOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NOC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "19 NOC_cpu_cpu_nios2_oci_fifo " "Found entity 19: NOC_cpu_cpu_nios2_oci_fifo" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "20 NOC_cpu_cpu_nios2_oci_pib " "Found entity 20: NOC_cpu_cpu_nios2_oci_pib" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "21 NOC_cpu_cpu_nios2_oci_im " "Found entity 21: NOC_cpu_cpu_nios2_oci_im" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "22 NOC_cpu_cpu_nios2_performance_monitors " "Found entity 22: NOC_cpu_cpu_nios2_performance_monitors" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "23 NOC_cpu_cpu_nios2_avalon_reg " "Found entity 23: NOC_cpu_cpu_nios2_avalon_reg" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "24 NOC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: NOC_cpu_cpu_ociram_sp_ram_module" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "25 NOC_cpu_cpu_nios2_ocimem " "Found entity 25: NOC_cpu_cpu_nios2_ocimem" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "26 NOC_cpu_cpu_nios2_oci " "Found entity 26: NOC_cpu_cpu_nios2_oci" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""} { "Info" "ISGN_ENTITY_NAME" "27 NOC_cpu_cpu " "Found entity 27: NOC_cpu_cpu" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_sysclk " "Found entity 1: NOC_cpu_cpu_debug_slave_sysclk" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_tck " "Found entity 1: NOC_cpu_cpu_debug_slave_tck" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_debug_slave_wrapper " "Found entity 1: NOC_cpu_cpu_debug_slave_wrapper" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_mult_cell " "Found entity 1: NOC_cpu_cpu_mult_cell" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_cpu_cpu_test_bench " "Found entity 1: NOC_cpu_cpu_test_bench" {  } { { "NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_buttons_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_buttons_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_buttons_pio " "Found entity 1: NOC_buttons_pio" {  } { { "NOC/synthesis/submodules/NOC_buttons_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_buttons_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_addr_out_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_addr_out_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_addr_out_pio " "Found entity 1: NOC_addr_out_pio" {  } { { "NOC/synthesis/submodules/NOC_addr_out_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_addr_out_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc/synthesis/submodules/noc_addr_in_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_addr_in_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOC_addr_in_pio " "Found entity 1: NOC_addr_in_pio" {  } { { "NOC/synthesis/submodules/NOC_addr_in_pio.v" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_addr_in_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recopDesign-bdf_type " "Found design unit 1: recopDesign-bdf_type" {  } { { "recop.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060183 ""} { "Info" "ISGN_ENTITY_NAME" "1 recopDesign " "Found entity 1: recopDesign" {  } { { "recop.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060192 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060202 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060208 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060213 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060225 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060230 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060236 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060246 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060251 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060256 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060261 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060266 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060272 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaddrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaddrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAddrMux-behaviour " "Found design unit 1: dataAddrMux-behaviour" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060283 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAddrMux " "Found entity 1: dataAddrMux" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060287 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715996060287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060287 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sip top_level.vhd(70) " "VHDL error at top_level.vhd(70): formal port or parameter \"sip\" must have actual or default value" {  } { { "top_level.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level.vhd" 70 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1715996060292 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sip recop.vhd(29) " "HDL error at recop.vhd(29): see declaration for object \"sip\"" {  } { { "recop.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.vhd" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715996060292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg " "Generated suppressed messages file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996060392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715996061676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 18 13:34:21 2024 " "Processing ended: Sat May 18 13:34:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715996061676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715996061676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715996061676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715996061676 ""}
