============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:45:06 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         292  9095.847 548433.106 557528.952 
  TOP                        292  9095.847 529939.919 539035.766 
    stoch2bin                104  4097.310 202807.938 206905.249 
      inc_add_23_27_1         20   948.882  12595.434  13544.316 
    genblk1[3].genblk1.sng    47  1252.745  71472.625  72725.370 
      ctr                     28  1108.810  61510.190  62619.000 
    genblk1[0].genblk1.sng    46  1232.991  83185.769  84418.760 
      ctr                     27  1089.056  72877.190  73966.246 
    genblk1[1].genblk1.sng    46  1232.991  82487.820  83720.811 
      ctr                     27  1089.056  72296.530  73385.586 
    genblk1[2].genblk1.sng    46  1232.991  81583.488  82816.479 
      ctr                     27  1089.056  71440.201  72529.257 

