Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 09:05:43 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.781        0.000                      0                  250        0.017        0.000                      0                  250        4.020        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.781        0.000                      0                  250        0.017        0.000                      0                  250        4.020        0.000                       0                   234  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 2.534ns (27.476%)  route 6.689ns (72.524%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.076     6.741    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X1Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.893 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.422     7.315    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     7.641 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.532     8.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.646     8.942    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.066 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          1.007    10.073    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.152    10.225 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=3, routed)           0.974    11.199    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.326    11.525 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.669    12.194    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.318 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.587    12.905    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.150    13.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.777    13.831    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.326    14.157 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.000    14.157    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2_n_0
    SLICE_X3Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    14.369 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.369    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X3Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.509    14.850    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.064    15.151    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.531ns (27.339%)  route 6.727ns (72.661%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.076     6.741    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X1Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.893 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.422     7.315    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     7.641 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.532     8.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.646     8.942    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.066 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          1.007    10.073    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.152    10.225 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=3, routed)           0.974    11.199    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.326    11.525 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.669    12.194    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.318 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.587    12.905    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.150    13.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.815    13.870    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.326    14.196 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    14.196    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X2Y55          MUXF7 (Prop_muxf7_I0_O)      0.209    14.405 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.405    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X2Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.509    14.850    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.113    15.200    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 2.076ns (22.876%)  route 6.999ns (77.124%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.518     5.661 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/Q
                         net (fo=23, routed)          1.114     6.775    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[0]
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.152     6.927 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.594     7.521    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.326     7.847 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.457     8.304    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124     8.428 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.795     9.223    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124     9.347 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41/O
                         net (fo=5, routed)           0.644     9.991    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    10.115 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          1.116    11.231    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.850    12.205    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.329 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.675    13.004    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.754    13.882    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.124    14.006 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.000    14.006    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2_n_0
    SLICE_X9Y55          MUXF7 (Prop_muxf7_I0_O)      0.212    14.218 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.218    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y55          FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 2.073ns (22.805%)  route 7.017ns (77.195%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.518     5.661 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/Q
                         net (fo=23, routed)          1.114     6.775    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[0]
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.152     6.927 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.594     7.521    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.326     7.847 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.457     8.304    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124     8.428 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.795     9.223    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124     9.347 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41/O
                         net (fo=5, routed)           0.644     9.991    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    10.115 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          1.116    11.231    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.850    12.205    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.329 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.675    13.004    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.772    13.900    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    14.024 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    14.024    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I0_O)      0.209    14.233 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.233    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.113    15.117    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 2.560ns (28.162%)  route 6.530ns (71.838%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.076     6.741    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X1Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.893 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.422     7.315    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     7.641 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.532     8.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.646     8.942    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.066 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          1.007    10.073    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.152    10.225 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=3, routed)           0.974    11.199    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.326    11.525 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.669    12.194    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.318 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.587    12.905    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.150    13.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.618    13.673    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.326    13.999 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    13.999    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X5Y55          MUXF7 (Prop_muxf7_I0_O)      0.238    14.237 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.237    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X5Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.064    15.135    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 2.105ns (23.381%)  route 6.898ns (76.619%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.518     5.661 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/Q
                         net (fo=23, routed)          1.114     6.775    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[0]
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.152     6.927 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72/O
                         net (fo=1, routed)           0.594     7.521    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_72_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.326     7.847 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50/O
                         net (fo=3, routed)           0.457     8.304    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_50_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124     8.428 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.795     9.223    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124     9.347 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41/O
                         net (fo=5, routed)           0.644     9.991    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    10.115 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=10, routed)          1.116    11.231    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.355 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.850    12.205    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.329 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.675    13.004    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.653    13.781    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.124    13.905 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    13.905    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I0_O)      0.241    14.146 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.146    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.113    15.117    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.442ns (27.371%)  route 6.480ns (72.629%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.165     6.764    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X7Y59          LUT3 (Prop_lut3_I0_O)        0.152     6.916 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_74/O
                         net (fo=2, routed)           0.826     7.742    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_74_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.326     8.068 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56/O
                         net (fo=5, routed)           0.420     8.488    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.118     8.606 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_10/O
                         net (fo=5, routed)           0.821     9.428    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_10_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.352     9.780 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12/O
                         net (fo=1, routed)           0.595    10.375    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_12_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I2_O)        0.328    10.703 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9/O
                         net (fo=4, routed)           0.694    11.397    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_9_n_0
    SLICE_X6Y55          LUT4 (Prop_lut4_I1_O)        0.124    11.521 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_5/O
                         net (fo=4, routed)           0.620    12.140    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_5_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124    12.264 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_31/O
                         net (fo=1, routed)           0.620    12.885    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_31_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.124    13.009 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=4, routed)           0.718    13.727    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X10Y56         LUT4 (Prop_lut4_I2_O)        0.124    13.851 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_3/O
                         net (fo=1, routed)           0.000    13.851    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_3_n_0
    SLICE_X10Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    14.065 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.065    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y56         FDCE (Setup_fdce_C_D)        0.113    15.118    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 2.046ns (23.169%)  route 6.785ns (76.831%))
  Logic Levels:           10  (LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=20, routed)          0.927     6.540    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_19/O
                         net (fo=2, routed)           0.602     7.266    MINESWEEP/RANDOM/bomb1Col0[0]_i_19_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I2_O)        0.124     7.390 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_11/O
                         net (fo=7, routed)           1.010     8.400    MINESWEEP/RANDOM/bomb1Col0[0]_i_11_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I3_O)        0.152     8.552 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_7/O
                         net (fo=8, routed)           0.628     9.181    MINESWEEP/RANDOM/bomb1Col0[2]_i_7_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.332     9.513 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_17/O
                         net (fo=1, routed)           0.402     9.915    MINESWEEP/RANDOM/bomb1Col0[0]_i_17_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.124    10.039 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_10/O
                         net (fo=7, routed)           1.072    11.111    MINESWEEP/RANDOM/bomb1Col0[0]_i_10_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    11.235 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_27/O
                         net (fo=1, routed)           0.689    11.924    MINESWEEP/RANDOM/bomb1Col0[3]_i_27_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    12.048 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=2, routed)           0.837    12.885    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124    13.009 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_5/O
                         net (fo=4, routed)           0.617    13.626    MINESWEEP/RANDOM/bomb1Col0[3]_i_5_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    13.750 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_2/O
                         net (fo=1, routed)           0.000    13.750    MINESWEEP/RANDOM/bomb1Col0[3]_i_2_n_0
    SLICE_X3Y52          MUXF7 (Prop_muxf7_I0_O)      0.238    13.988 r  MINESWEEP/RANDOM/bomb1Col0_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.988    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.064    15.059    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.531ns (28.361%)  route 6.393ns (71.639%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.076     6.741    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X1Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.893 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.422     7.315    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     7.641 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.532     8.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.124     8.297 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.646     8.942    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.066 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          1.007    10.073    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.152    10.225 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=3, routed)           0.974    11.199    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.326    11.525 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.669    12.194    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124    12.318 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.587    12.905    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.150    13.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.481    13.536    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I1_O)        0.326    13.862 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.000    13.862    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2_n_0
    SLICE_X2Y57          MUXF7 (Prop_muxf7_I0_O)      0.209    14.071 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.071    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X2Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_D)        0.113    15.199    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 2.020ns (23.038%)  route 6.748ns (76.962%))
  Logic Levels:           10  (LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=20, routed)          0.927     6.540    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.664 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_19/O
                         net (fo=2, routed)           0.602     7.266    MINESWEEP/RANDOM/bomb1Col0[0]_i_19_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I2_O)        0.124     7.390 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_11/O
                         net (fo=7, routed)           1.010     8.400    MINESWEEP/RANDOM/bomb1Col0[0]_i_11_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I3_O)        0.152     8.552 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_7/O
                         net (fo=8, routed)           0.628     9.181    MINESWEEP/RANDOM/bomb1Col0[2]_i_7_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.332     9.513 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_17/O
                         net (fo=1, routed)           0.402     9.915    MINESWEEP/RANDOM/bomb1Col0[0]_i_17_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I2_O)        0.124    10.039 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_10/O
                         net (fo=7, routed)           1.072    11.111    MINESWEEP/RANDOM/bomb1Col0[0]_i_10_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    11.235 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_27/O
                         net (fo=1, routed)           0.689    11.924    MINESWEEP/RANDOM/bomb1Col0[3]_i_27_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    12.048 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=2, routed)           0.837    12.885    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.124    13.009 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_5/O
                         net (fo=4, routed)           0.580    13.589    MINESWEEP/RANDOM/bomb1Col0[3]_i_5_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    13.713 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_2/O
                         net (fo=1, routed)           0.000    13.713    MINESWEEP/RANDOM/bomb1Col0[2]_i_2_n_0
    SLICE_X3Y52          MUXF7 (Prop_muxf7_I0_O)      0.212    13.925 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.925    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.064    15.059    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  1.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/Q
                         net (fo=1, routed)           0.177     1.789    MINESWEEP/tempBombLocation[4]
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[4]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.052     1.772    MINESWEEP/finalBombLocations_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.952%)  route 0.236ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/Q
                         net (fo=1, routed)           0.236     1.848    MINESWEEP/tempBombLocation[5]
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.066     1.786    MINESWEEP/finalBombLocations_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.473%)  route 0.241ns (59.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/Q
                         net (fo=1, routed)           0.241     1.853    MINESWEEP/tempBombLocation[1]
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y47          FDCE (Hold_fdce_C_D)         0.070     1.790    MINESWEEP/finalBombLocations_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.094%)  route 0.245ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.245     1.857    MINESWEEP/tempBombLocation[9]
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.059     1.779    MINESWEEP/finalBombLocations_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.309%)  route 0.253ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[7]/Q
                         net (fo=1, routed)           0.253     1.864    MINESWEEP/tempBombLocation[7]
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.063     1.783    MINESWEEP/finalBombLocations_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.438%)  route 0.286ns (63.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.286     1.897    MINESWEEP/tempBombLocation[2]
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y47          FDCE (Hold_fdce_C_D)         0.066     1.786    MINESWEEP/finalBombLocations_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tempTiles_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.212ns (40.658%)  route 0.309ns (59.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/finalBombLocations_reg[15]/Q
                         net (fo=19, routed)          0.309     1.922    MINESWEEP/TILEDRIVE/Q[15]
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.048     1.970 r  MINESWEEP/TILEDRIVE/tempTiles[15]_i_1/O
                         net (fo=1, routed)           0.000     1.970    MINESWEEP/TILEDRIVE/tempTiles[15]
    SLICE_X8Y48          FDPE                                         r  MINESWEEP/TILEDRIVE/tempTiles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y48          FDPE                                         r  MINESWEEP/TILEDRIVE/tempTiles_reg[15]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y48          FDPE (Hold_fdpe_C_D)         0.131     1.851    MINESWEEP/TILEDRIVE/tempTiles_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tempTiles_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.314%)  route 0.309ns (59.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  MINESWEEP/finalBombLocations_reg[15]/Q
                         net (fo=19, routed)          0.309     1.922    MINESWEEP/TILEDRIVE/Q[15]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  MINESWEEP/TILEDRIVE/tempTiles[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    MINESWEEP/TILEDRIVE/tempTiles[0]
    SLICE_X8Y48          FDPE                                         r  MINESWEEP/TILEDRIVE/tempTiles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y48          FDPE                                         r  MINESWEEP/TILEDRIVE/tempTiles_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y48          FDPE (Hold_fdpe_C_D)         0.120     1.840    MINESWEEP/TILEDRIVE/tempTiles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.955%)  route 0.314ns (60.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  MINESWEEP/finalBombLocations_reg[8]/Q
                         net (fo=8, routed)           0.314     1.926    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[4].LEVEL_DETECT/Q[5]
    SLICE_X10Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.971 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[4].LEVEL_DETECT/HIT_SCAN.clearTemp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.971    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[4].LEVEL_DETECT_n_6
    SLICE_X10Y48         FDCE                                         r  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/ClearTiles_inst/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[9]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.121     1.841    MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.247%)  route 0.341ns (70.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.341     1.929    MINESWEEP/tempBombLocation[0]
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.070     1.790    MINESWEEP/finalBombLocations_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y42   MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y42   MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y42   MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y46   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y44   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y43   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y43   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y45   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 3.977ns (49.144%)  route 4.116ns (50.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X15Y48         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDPE (Prop_fdpe_C_Q)         0.456     5.547 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.116     9.663    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.185 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.185    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.025ns (49.919%)  route 4.038ns (50.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y49         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.609 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           4.038     9.648    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.155 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.155    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 3.974ns (50.811%)  route 3.847ns (49.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y49         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDPE (Prop_fdpe_C_Q)         0.456     5.547 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.847     9.395    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.913 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.913    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 3.960ns (52.345%)  route 3.605ns (47.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y47         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.547 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.605     9.153    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.657 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.657    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.019ns (53.742%)  route 3.459ns (46.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y47         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.609 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.459     9.068    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.569 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.569    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 3.981ns (53.443%)  route 3.468ns (46.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y48          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     5.547 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.468     9.016    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.541 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.541    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.023ns (54.089%)  route 3.415ns (45.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y47          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDPE (Prop_fdpe_C_Q)         0.518     5.609 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.415     9.024    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.529 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.529    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 3.960ns (53.593%)  route 3.429ns (46.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X15Y48         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDPE (Prop_fdpe_C_Q)         0.456     5.547 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.429     8.976    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.480 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.480    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 3.962ns (54.411%)  route 3.320ns (45.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.635     5.156    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y45          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.320     8.932    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.438 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.438    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 3.970ns (54.853%)  route 3.268ns (45.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.635     5.156    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y45          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.268     8.880    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.395 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.395    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.212ns (59.544%)  route 0.144ns (40.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.144     1.757    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.048     1.805 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.189ns (48.192%)  route 0.203ns (51.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.203     1.793    MINESWEEP/MOVEDETECT/playerMoveSync[4]
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.048     1.841 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X11Y43         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.226ns (56.219%)  route 0.176ns (43.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.176     1.753    MINESWEEP/MOVEDETECT/playerMoveSync[13]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.098     1.851 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.851    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X13Y47         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.183ns (45.180%)  route 0.222ns (54.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y43         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.222     1.812    MINESWEEP/MOVEDETECT/playerMoveSync[8]
    SLICE_X15Y44         LUT3 (Prop_lut3_I0_O)        0.042     1.854 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.854    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X15Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.209ns (45.025%)  route 0.255ns (54.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.144     1.757    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.111     1.913    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X11Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.185ns (37.356%)  route 0.310ns (62.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.310     1.900    MINESWEEP/MOVEDETECT/playerMoveSync[12]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.044     1.944 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.944    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X15Y46         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.227ns (42.054%)  route 0.313ns (57.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y43         FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.313     1.890    MINESWEEP/MOVEDETECT/playerMoveSync[5]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.099     1.989 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.989    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.209ns (37.775%)  route 0.344ns (62.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.289     1.902    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X11Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.947 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.055     2.002    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X10Y43         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.183ns (30.898%)  route 0.409ns (69.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.244     1.835    MINESWEEP/MOVEDETECT/playerMoveSync[6]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.042     1.877 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.165     2.041    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X15Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.187ns (29.316%)  route 0.451ns (70.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=6, routed)           0.274     1.865    MINESWEEP/MOVEDETECT/playerMoveSync[14]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.046     1.911 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.177     2.088    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X12Y47         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.989ns  (logic 2.079ns (26.022%)  route 5.910ns (73.978%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           3.279     4.738    MINESWEEP/MOVEDETECT/sw_IBUF[7]
    SLICE_X14Y45         LUT4 (Prop_lut4_I1_O)        0.124     4.862 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_9/O
                         net (fo=1, routed)           0.296     5.158    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_9_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.124     5.282 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8/O
                         net (fo=1, routed)           0.792     6.074    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.198 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.882     7.080    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.204 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.661     7.865    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X10Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.989 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.989    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.451     4.792    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/firstMoveDet_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 2.795ns (36.073%)  route 4.954ns (63.927%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.958     4.410    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.534    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.067 r  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.013     6.080    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.358     6.438 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_3/O
                         net (fo=19, routed)          0.983     7.421    MINESWEEP/MOVEDETECT/nextState2_carry__0_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.328     7.749 r  MINESWEEP/MOVEDETECT/firstMoveDet_i_1/O
                         net (fo=1, routed)           0.000     7.749    MINESWEEP/MOVEDETECT_n_5
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/firstMoveDet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.449     4.790    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/firstMoveDet_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.630ns  (logic 1.454ns (19.054%)  route 6.176ns (80.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         6.176     7.630    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X2Y57          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.508     4.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.448ns  (logic 2.795ns (37.531%)  route 4.653ns (62.469%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.958     4.410    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.534    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.067 r  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.013     6.080    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.358     6.438 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_3/O
                         net (fo=19, routed)          0.682     7.120    MINESWEEP/MOVEDETECT_n_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.328     7.448 r  MINESWEEP/FIRST_MOVE.count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.448    MINESWEEP/FIRST_MOVE.count[0]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.449     4.790    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 2.795ns (37.546%)  route 4.650ns (62.454%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.958     4.410    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.534    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.067 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.013     6.080    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y44         LUT2 (Prop_lut2_I1_O)        0.358     6.438 f  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_3/O
                         net (fo=19, routed)          0.679     7.117    MINESWEEP/MOVEDETECT_n_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.328     7.445 r  MINESWEEP/FIRST_MOVE.count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.445    MINESWEEP/FIRST_MOVE.count[1]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.449     4.790    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.454ns (19.776%)  route 5.897ns (80.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         5.897     7.351    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X6Y57          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.506     4.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.454ns (19.776%)  route 5.897ns (80.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         5.897     7.351    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X6Y57          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.506     4.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 2.467ns (34.429%)  route 4.699ns (65.571%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.958     4.410    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.534    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.067 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.863     5.930    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT5 (Prop_lut5_I3_O)        0.358     6.288 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.878     7.166    MINESWEEP/finalBombLocations0
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.452     4.793    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.021ns  (logic 2.467ns (35.139%)  route 4.554ns (64.861%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.958     4.410    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.534    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.067 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.863     5.930    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT5 (Prop_lut5_I3_O)        0.358     6.288 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.733     7.021    MINESWEEP/finalBombLocations0
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.451     4.792    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.021ns  (logic 2.467ns (35.139%)  route 4.554ns (64.861%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           2.958     4.410    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.534    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.910    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.067 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.863     5.930    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT5 (Prop_lut5_I3_O)        0.358     6.288 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.733     7.021    MINESWEEP/finalBombLocations0
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.451     4.792    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.475ns (59.372%)  route 0.325ns (40.628%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/G
    SLICE_X15Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/Q
                         net (fo=3, routed)           0.156     0.314    MINESWEEP/MOVEDETECT/p_0_in19_in
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  MINESWEEP/MOVEDETECT/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.359    MINESWEEP/MOVEDETECT/i__carry_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.470 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.470    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.515 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.169     0.684    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.116     0.800 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.800    MINESWEEP/MOVEDETECT_n_6
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.835     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y42         FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.475ns (49.058%)  route 0.493ns (50.942%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/G
    SLICE_X15Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/Q
                         net (fo=3, routed)           0.156     0.314    MINESWEEP/MOVEDETECT/p_0_in19_in
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  MINESWEEP/MOVEDETECT/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.359    MINESWEEP/MOVEDETECT/i__carry_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.470 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.470    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.515 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.852    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.116     0.968 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.968    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.836     1.963    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.475ns (48.956%)  route 0.495ns (51.044%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/G
    SLICE_X15Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/Q
                         net (fo=3, routed)           0.156     0.314    MINESWEEP/MOVEDETECT/p_0_in19_in
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  MINESWEEP/MOVEDETECT/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.359    MINESWEEP/MOVEDETECT/i__carry_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.470 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.470    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.515 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.339     0.854    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.116     0.970 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X10Y46         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.836     1.963    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X10Y46         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.222ns (22.010%)  route 0.786ns (77.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         0.786     1.008    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X2Y49          FDCE                                         f  MINESWEEP/RANDOM/bomb1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.994    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.222ns (22.010%)  route 0.786ns (77.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         0.786     1.008    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X3Y49          FDCE                                         f  MINESWEEP/RANDOM/bomb2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.994    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.222ns (22.010%)  route 0.786ns (77.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         0.786     1.008    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X3Y49          FDCE                                         f  MINESWEEP/RANDOM/bomb2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.867     1.994    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.222ns (22.000%)  route 0.787ns (78.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         0.787     1.009    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X5Y48          FDCE                                         f  MINESWEEP/RANDOM/bomb2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.865     1.992    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb3_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.222ns (21.905%)  route 0.791ns (78.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         0.791     1.013    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X4Y48          FDCE                                         f  MINESWEEP/RANDOM/bomb3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.865     1.992    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/RANDOM/bomb3_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.222ns (20.973%)  route 0.836ns (79.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=201, routed)         0.836     1.058    MINESWEEP/RANDOM/btnU_IBUF
    SLICE_X5Y50          FDCE                                         f  MINESWEEP/RANDOM/bomb3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.863     1.990    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.217ns (19.840%)  route 0.875ns (80.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.875     1.092    MINESWEEP/sw_IBUF[3]
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK





