// Seed: 2904949359
`define pp_10 0
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    input id_3
    , id_10,
    output id_4,
    input id_5,
    output id_6,
    input reg id_7,
    output reg id_8,
    output id_9
);
  integer id_11 = id_10 + id_3, id_12;
  always @(id_10 or posedge 1) begin
    id_4 <= id_5 - {id_5, 1, id_2};
    if (1) begin
      id_6 <= id_11;
      id_10 = id_7;
      id_8 <= 1;
      id_8 <= id_7;
    end
  end
  assign id_10 = 1;
  logic id_13;
  logic id_14;
  logic id_15;
endmodule
