#ifndef HEADER__G65816CM
#define HEADER__G65816CM

#define g65816i_branching(A)
#define g65816i_jumping(A)


/* ======================================================================== */
/* ================================ INCLUDES ============================== */
/* ======================================================================== */

/*
 * ported to v0.37b7
 * using automatic conversion tool v0.01
 */ 
package cpu.g65816;

public class g65816cmH
{
	
	
	/* ======================================================================== */
	/* ================================ GENERAL =============================== */
	/* ======================================================================== */
	
	/* Fallback on static if we don't have inline */
	#ifndef INLINE
	#define INLINE static
	#endif
	
	/* This should be set to the default size of your processor (min 16 bit) */
	#undef uint
	#define uint unsigned int
	
	#undef uint8
	#define uint8 unsigned char
	
	#undef int8
	
	/* Allow for architectures that don't have 8-bit sizes */
	#if UCHAR_MAX == 0xff
	#define int8 char
	#define MAKE_INT_8(A) (int8)((A)&0xff)
	#else
	#define int8   int
	INLINE int MAKE_INT_8(int A) {return (A & 0x80) ? A | ~0xff : A & 0xff;}
	#endif /* UCHAR_MAX == 0xff */
	
	#define MAKE_UINT_8(A) ((A)&0xff)
	#define MAKE_UINT_16(A) ((A)&0xffff)
	#define MAKE_UINT_24(A) ((A)&0xffffff)
	
	/* Bits */
	#define BIT_0		0x01
	#define BIT_1		0x02
	#define BIT_2		0x04
	#define BIT_3		0x08
	#define BIT_4		0x10
	#define BIT_5		0x20
	#define BIT_6		0x40
	#define BIT_7		0x80
	
	
	/* ======================================================================== */
	/* ================================== CPU ================================= */
	/* ======================================================================== */
	
	/* CPU Structure */
	typedef struct
	{
		uint a;				/* Accumulator */
		uint b;				/* holds high byte of accumulator */
		uint x;				/* Index Register X */
		uint y;				/* Index Register Y */
		uint s;				/* Stack Pointer */
		uint pc;			/* Program Counter */
		uint ppc;			/* Previous Program Counter */
		uint pb;			/* Program Bank (shifted left 16) */
		uint db;			/* Data Bank (shifted left 16) */
		uint d;				/* Direct Register */
		uint flag_e;		/* Emulation Mode Flag */
		uint flag_m;		/* Memory/Accumulator Select Flag */
		uint flag_x;		/* Index Select Flag */
		uint flag_n;		/* Negative Flag */
		uint flag_v;		/* Overflow Flag */
		uint flag_d;		/* Decimal Mode Flag */
		uint flag_i;		/* Interrupt Mask Flag */
		uint flag_z;		/* Zero Flag (inverted) */
		uint flag_c;		/* Carry Flag */
		uint line_irq;		/* Status of the IRQ line */
		uint line_nmi;		/* Status of the NMI line */
		uint ir;			/* Instruction Register */
		uint irq_delay;		/* delay 1 instruction before checking irq */
		int (*int_ack)(int); /* Interrupt Acknowledge */
		uint stopped;		/* Sets how the CPU is stopped */
		void (**opcodes)(void);
		uint (*get_reg)(int regnum);
		void (*set_reg)(int regnum, uint val);
		void (*set_line)(int line, int state);
		int  (*execute)(int cycles);
	} g65816i_cpu_struct;
	
	extern g65816i_cpu_struct g65816i_cpu;
	extern int g65816_ICount;
	extern uint g65816i_source;
	extern uint g65816i_destination;
	extern uint g65816i_adc_tbl[];
	extern uint g65816i_sbc_tbl[];
	
	extern void (**g65816i_opcodes[])(void);
	extern uint (*g65816i_get_reg[])(int regnum);
	extern void (*g65816i_set_reg[])(int regnum, uint val);
	extern void (*g65816i_set_line[])(int line, int state);
	extern int (*g65816i_execute[])(int cycles);
	
	#define REG_A			g65816i_cpu.a		/* Accumulator */
	#define REG_B			g65816i_cpu.b		/* Accumulator hi byte */
	#define REG_X			g65816i_cpu.x		/* Index X Register */
	#define REG_Y			g65816i_cpu.y		/* Index Y Register */
	#define REG_S			g65816i_cpu.s		/* Stack Pointer */
	#define REG_PC			g65816i_cpu.pc		/* Program Counter */
	#define REG_PPC			g65816i_cpu.ppc		/* Previous Program Counter */
	#define REG_PB			g65816i_cpu.pb		/* Program Bank */
	#define REG_DB			g65816i_cpu.db		/* Data Bank */
	#define REG_D			g65816i_cpu.d		/* Direct Register */
	#define FLAG_E			g65816i_cpu.flag_e	/* Emulation Mode Flag */
	#define FLAG_M			g65816i_cpu.flag_m	/* Memory/Accumulator Select Flag */
	#define FLAG_X			g65816i_cpu.flag_x	/* Index Select Flag */
	#define FLAG_N			g65816i_cpu.flag_n	/* Negative Flag */
	#define FLAG_V			g65816i_cpu.flag_v	/* Overflow Flag */
	#define FLAG_D			g65816i_cpu.flag_d	/* Decimal Mode Flag */
	#define FLAG_I			g65816i_cpu.flag_i	/* Interrupt Mask Flag */
	#define FLAG_Z			g65816i_cpu.flag_z	/* Zero Flag (inverted) */
	#define FLAG_C			g65816i_cpu.flag_c	/* Carry Flag */
	#define LINE_IRQ		g65816i_cpu.line_irq	/* Status of the IRQ line */
	#define LINE_NMI		g65816i_cpu.line_nmi	/* Status of the NMI line */
	#define REG_IR			g65816i_cpu.ir		/* Instruction Register */
	#define INT_ACK			g65816i_cpu.int_ack	/* Interrupt Acknowledge function pointer */
	#define CLOCKS			g65816_ICount		/* Clock cycles remaining */
	#define IRQ_DELAY		g65816i_cpu.irq_delay /* Delay 1 instruction before checking IRQ */
	#define CPU_STOPPED 	g65816i_cpu.stopped	/* Stopped status of the CPU */
	
	#define FTABLE_OPCODES	g65816i_cpu.opcodes
	#define FTABLE_GET_REG	g65816i_cpu.get_reg
	#define FTABLE_SET_REG	g65816i_cpu.set_reg
	#define FTABLE_SET_LINE	g65816i_cpu.set_line
	#define FTABLE_EXECUTE	g65816i_cpu.execute
	
	#define SRC				g65816i_source		/* Source Operand */
	#define DST				g65816i_destination	/* Destination Operand */
	
	#define STOP_LEVEL_WAI	1
	#define STOP_LEVEL_STOP	2
	
	#define EXECUTION_MODE_M0X0	0
	#define EXECUTION_MODE_M0X1	1
	#define EXECUTION_MODE_M1X0	2
	#define EXECUTION_MODE_M1X1	3
	#define EXECUTION_MODE_E	4
	
	INLINE void g65816i_set_execution_mode(uint mode)
	{
		FTABLE_OPCODES = g65816i_opcodes[mode];
		FTABLE_GET_REG = g65816i_get_reg[mode];
		FTABLE_SET_REG = g65816i_set_reg[mode];
		FTABLE_SET_LINE = g65816i_set_line[mode];
		FTABLE_EXECUTE = g65816i_execute[mode];
	}
	
	
	
	#define VECTOR_RESET	0xfffc		/* Reset */
	#define VECTOR_IRQ_E	0xfffe		/* Interrupt Request */
	#define VECTOR_NMI_E	0xfffa		/* Non-Maskable Interrupt */
	#define VECTOR_ABORT_E	0xfff8		/* ABORT asserted */
	#define VECTOR_BRK_E	0xfffe		/* Break Instruction */
	#define VECTOR_COP_E	0xfff4		/* Coprocessor instruction */
	
	#define VECTOR_IRQ_N	0xffee		/* Interrupt Request */
	#define VECTOR_NMI_N	0xffea		/* Non-Maskable Interrupt */
	#define VECTOR_ABORT_N	0xffe8		/* ABORT asserted */
	#define VECTOR_BRK_N	0xffe6		/* Break Instruction */
	#define VECTOR_COP_N	0xffe4		/* Coprocessor instruction */
	
	
	/* ======================================================================== */
	/* ================================= CLOCK ================================ */
	/* ======================================================================== */
	
	#define CLK_OP			1
	#define CLK_R8			1
	#define CLK_R16			2
	#define CLK_R24			3
	#define CLK_W8			1
	#define CLK_W16			2
	#define CLK_W24			3
	#define CLK_RMW8		3
	#define CLK_RMW16		5
	
	#define CLK_IMPLIED		1
	#define CLK_IMPLIED		1
	#define CLK_RELATIVE_8	1
	#define CLK_RELATIVE_16	2
	#define CLK_IMM			0
	#define CLK_AI			4
	#define CLK_AXI			4
	#define CLK_A			2
	#define CLK_AL			3
	#define CLK_ALX			3
	#define CLK_AX			2
	#define CLK_AY			2
	#define CLK_D			1
	#define CLK_DI			3
	#define CLK_DIY			3
	#define CLK_DLI			4
	#define CLK_DLIY		4
	#define CLK_DX			2
	#define CLK_DXI			4
	#define CLK_DY			2
	#define CLK_S			2
	#define CLK_SIY			5
	
	/* AX and AY addressing modes take 1 extra cycle when writing */
	#define CLK_W_IMM		0
	#define CLK_W_AI		4
	#define CLK_W_AXI		4
	#define CLK_W_A			2
	#define CLK_W_AL		3
	#define CLK_W_ALX		3
	#define CLK_W_AX		3
	#define CLK_W_AY		3
	#define CLK_W_D			1
	#define CLK_W_DI		3
	#define CLK_W_DIY		3
	#define CLK_W_DLI		4
	#define CLK_W_DLIY		4
	#define CLK_W_DX		2
	#define CLK_W_DXI		4
	#define CLK_W_DY		2
	#define CLK_W_S			2
	#define CLK_W_SIY		5
	
	#define CLK(A)			CLOCKS -= (A)
	#define USE_ALL_CLKS()	CLOCKS = 0
	
	
	/* ======================================================================== */
	/* ============================ STATUS REGISTER =========================== */
	/* ======================================================================== */
	
	/* Flag positions in Processor Status Register */
	/* common */
	#define FLAGPOS_N		BIT_7	/* Negative         */
	#define FLAGPOS_V		BIT_6	/* Overflow         */
	#define FLAGPOS_D		BIT_3	/* Decimal Mode     */
	#define FLAGPOS_I		BIT_2	/* Interrupt Mask   */
	#define FLAGPOS_Z		BIT_1	/* Zero             */
	#define FLAGPOS_C		BIT_0	/* Carry            */
	/* emulation */
	#define FLAGPOS_R		BIT_5	/* Reserved         */
	#define FLAGPOS_B		BIT_4	/* BRK Instruction  */
	/* native */
	#define FLAGPOS_M		BIT_5	/* Mem/Reg Select   */
	#define FLAGPOS_X		BIT_4	/* Index Select     */
	
	#define EFLAG_SET   	1
	#define EFLAG_CLEAR 	0
	#define MFLAG_SET   	FLAGPOS_M
	#define MFLAG_CLEAR 	0
	#define XFLAG_SET   	FLAGPOS_X
	#define XFLAG_CLEAR 	0
	#define NFLAG_SET   	0x80
	#define NFLAG_CLEAR 	0
	#define VFLAG_SET   	0x80
	#define VFLAG_CLEAR 	0
	#define DFLAG_SET   	FLAGPOS_D
	#define DFLAG_CLEAR 	0
	#define IFLAG_SET   	FLAGPOS_I
	#define IFLAG_CLEAR 	0
	#define BFLAG_SET   	FLAGPOS_B
	#define BFLAG_CLEAR 	0
	#define ZFLAG_SET   	0
	#define ZFLAG_CLEAR 	1
	#define CFLAG_SET   	0x100
	#define CFLAG_CLEAR 	0
	
	/* Codition code tests */
	#define COND_CC()		(!(FLAG_C&0x100))	/* Carry Clear */
	#define COND_CS()		(FLAG_C&0x100)		/* Carry Set */
	#define COND_EQ()		(!FLAG_Z)			/* Equal */
	#define COND_NE()		FLAG_Z				/* Not Equal */
	#define COND_MI()		(FLAG_N&0x80)		/* Minus */
	#define COND_PL()		(!(FLAG_N&0x80))	/* Plus */
	#define COND_VC()		(!(FLAG_V&0x80))	/* Overflow Clear */
	#define COND_VS()		(FLAG_V&0x80)		/* Overflow Set */
	
	/* Set Overflow flag in math operations */
	#define VFLAG_ADD_8(S, D, R)	((S^R) & (D^R))
	#define VFLAG_ADD_16(S, D, R)	(((S^R) & (D^R))>>8)
	#define VFLAG_SUB_8(S, D, R)	((S^D) & (R^D))
	#define VFLAG_SUB_16(S, D, R)	(((S^D) & (R^D))>>8)
	
	#define CFLAG_8(A)		(A)
	#define CFLAG_16(A)		((A)>>8)
	#define NFLAG_8(A)		(A)
	#define NFLAG_16(A)		((A)>>8)
	
	#define CFLAG_AS_1()	((FLAG_C>>8)&1)
	
	
	
	/* ======================================================================== */
	/* ================================== CPU ================================= */
	/* ======================================================================== */
	#endif /* HEADER__G65816CM */
}
