// Seed: 1037682426
module module_0 (
    output wire  id_0,
    output uwire id_1,
    output tri0  id_2
);
  uwire id_5 = 1;
  wor   id_6 = id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output logic id_5,
    output wor id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input logic id_11,
    input tri1 id_12,
    output wire id_13,
    output wire id_14
    , id_20,
    input tri id_15,
    output tri1 id_16,
    input uwire id_17,
    output wor id_18
);
  always @(id_0 == id_15 or 1) begin
    id_1 <= id_11;
    id_5 <= id_20;
  end
  assign id_1 = !id_0;
  xor (id_6, id_15, id_11, id_4, id_0, id_3, id_17, id_9, id_2, id_10, id_12, id_7, id_8);
  module_0(
      id_14, id_14, id_6
  );
endmodule
