#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Jul 17 17:39:04 2020
# Process ID: 20772
# Current directory: C:/Users/James Xia/Desktop/Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20640 C:\Users\James Xia\Desktop\Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/James Xia/Desktop/Lab6/Lab6/vivado.log
# Journal file: C:/Users/James Xia/Desktop/Lab6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.xpr}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 960.367 ; gain = 0.000
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new
file mkdir {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new}
close [ open {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v} w ]
add_files {{C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new
file mkdir {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new}
close [ open {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v} w ]
add_files -fileset sim_1 {{C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab6' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab6_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'col' is not permitted [C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 960.367 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab6' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab6_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab6
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reg_code' is not permitted [C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab6' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab6_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab6
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'AN' is not permitted [C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_lab6' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_lab6_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sources_1/new/Lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_lab6
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12fe0634c6fe41e3a55aea2ceb82872c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_lab6_behav xil_defaultlib.sim_lab6 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab6
Compiling module xil_defaultlib.sim_lab6
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_lab6_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/James -notrace
couldn't read file "C:/Users/James": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 17 18:02:57 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_lab6_behav -key {Behavioral:sim_1:Functional:sim_lab6} -tclbatch {sim_lab6.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_lab6.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_lab6_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 960.367 ; gain = 0.000
launch_runs synth_1 -jobs 6
[Fri Jul 17 18:03:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Jul 17 18:04:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1140.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1218.270 ; gain = 0.840
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1218.270 ; gain = 0.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1218.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1357.832 ; gain = 397.465
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {AN[3]} {AN[2]} {AN[1]} {AN[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {CA[6]} {CA[5]} {CA[4]} {CA[3]} {CA[2]} {CA[1]} {CA[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {col[3]} {col[2]} {col[1]} {col[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {reg_code[3]} {reg_code[2]} {reg_code[1]} {reg_code[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {row[3]} {row[2]} {row[1]} {row[0]}]]
place_ports {AN[3]} W4
place_ports {AN[2]} V4
place_ports {AN[1]} U4
place_ports {AN[0]} U2
place_ports {CA[6]} W7
place_ports {CA[5]} W6
place_ports {CA[4]} U8
place_ports {CA[3]} V8
place_ports {CA[2]} U5
place_ports {CA[1]} V5
place_ports {CA[0]} U7
place_ports {col[3]} B16
place_ports {col[2]} B15
place_ports {col[1]} A16
place_ports {col[0]} A14
place_ports {row[3]} C16
place_ports {row[2]} C15
place_ports {row[1]} A17
place_ports {row[0]} A15
place_ports {reg_code[3]} V19
place_ports {reg_code[2]} U19
place_ports {reg_code[1]} E19
place_ports {reg_code[0]} U16
place_ports clock W5
place_ports reset T18
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
file mkdir {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new}
close [ open {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new/constraint.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new/constraint.xdc}}
set_property target_constrs_file {C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.srcs/constrs_1/new/constraint.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Jul 17 18:13:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Jul 17 18:14:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1849.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1889.648 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1889.648 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.656 ; gain = 235.844
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jul 17 18:17:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/James Xia/Desktop/Lab6/Lab6/Lab6.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 17 18:18:13 2020...
