Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 14 15:18:42 2024
| Host         : nb555 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.145        0.000                      0                  167        0.259        0.000                      0                  167        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.145        0.000                      0                  167        0.259        0.000                      0                  167        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 fsm_button_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_button_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.365ns (40.652%)  route 3.453ns (59.348%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.712     5.315    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  fsm_button_inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    fsm_button_inst/counter_reg_n_0_[2]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  fsm_button_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    fsm_button_inst/plusOp_carry_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.357 f  fsm_button_inst/plusOp_carry__0/O[3]
                         net (fo=4, routed)           0.612     7.969    fsm_button_inst/in3[8]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.332     8.301 r  fsm_button_inst/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.981     9.283    fsm_button_inst/FSM_sequential_state[1]_i_10_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.326     9.609 r  fsm_button_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.966    10.575    fsm_button_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.699 r  fsm_button_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.309    11.008    fsm_button_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124    11.132 r  fsm_button_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.132    fsm_button_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.600    15.023    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.031    15.277    fsm_button_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 fsm_button_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_button_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.365ns (41.672%)  route 3.310ns (58.328%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.712     5.315    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  fsm_button_inst/counter_reg[2]/Q
                         net (fo=1, routed)           0.583     6.354    fsm_button_inst/counter_reg_n_0_[2]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.028 r  fsm_button_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.028    fsm_button_inst/plusOp_carry_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.357 f  fsm_button_inst/plusOp_carry__0/O[3]
                         net (fo=4, routed)           0.612     7.969    fsm_button_inst/in3[8]
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.332     8.301 r  fsm_button_inst/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.981     9.283    fsm_button_inst/FSM_sequential_state[1]_i_10_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.326     9.609 r  fsm_button_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.966    10.575    fsm_button_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.699 r  fsm_button_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.167    10.866    fsm_button_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124    10.990 r  fsm_button_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.990    fsm_button_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.598    15.021    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.029    15.290    fsm_button_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.890ns (24.445%)  route 2.751ns (75.555%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.785     8.960    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_R)       -0.524    14.734    display_driver_inst/div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.890ns (24.445%)  route 2.751ns (75.555%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.785     8.960    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_R)       -0.524    14.734    display_driver_inst/div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.890ns (24.445%)  route 2.751ns (75.555%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.785     8.960    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_R)       -0.524    14.734    display_driver_inst/div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.890ns (24.445%)  route 2.751ns (75.555%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.785     8.960    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_driver_inst/div_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_R)       -0.524    14.734    display_driver_inst/div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.890ns (25.429%)  route 2.610ns (74.571%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.644     8.819    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.596    15.019    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[4]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.759    display_driver_inst/div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.890ns (25.429%)  route 2.610ns (74.571%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.644     8.819    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.596    15.019    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[5]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.759    display_driver_inst/div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.890ns (25.429%)  route 2.610ns (74.571%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.644     8.819    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.596    15.019    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[6]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.759    display_driver_inst/div_reg[6]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 display_driver_inst/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.890ns (25.429%)  route 2.610ns (74.571%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.716     5.319    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display_driver_inst/div_reg[7]/Q
                         net (fo=2, routed)           0.677     6.514    display_driver_inst/div_reg[7]
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.638 f  display_driver_inst/cnt[2]_i_5/O
                         net (fo=1, routed)           0.634     7.272    display_driver_inst/cnt[2]_i_5_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  display_driver_inst/cnt[2]_i_2/O
                         net (fo=4, routed)           0.655     8.051    display_driver_inst/cnt[2]_i_2_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     8.175 r  display_driver_inst/div[0]_i_1/O
                         net (fo=14, routed)          0.644     8.819    display_driver_inst/div[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.596    15.019    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[7]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.759    display_driver_inst/div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 display_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/displays_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.535%)  route 0.193ns (50.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  display_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display_driver_inst/cnt_reg[1]/Q
                         net (fo=18, routed)          0.193     1.853    display_driver_inst/cnt[1]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.048     1.901 r  display_driver_inst/displays[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    display_driver_inst/displays[4]_i_1_n_0
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     2.038    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDSE (Hold_fdse_C_D)         0.107     1.642    display_driver_inst/displays_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/displays_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.538%)  route 0.194ns (50.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  display_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display_driver_inst/cnt_reg[1]/Q
                         net (fo=18, routed)          0.194     1.854    display_driver_inst/cnt[1]
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.049     1.903 r  display_driver_inst/displays[5]_i_1/O
                         net (fo=1, routed)           0.000     1.903    display_driver_inst/displays[5]_i_1_n_0
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     2.038    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDSE (Hold_fdse_C_D)         0.107     1.642    display_driver_inst/displays_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_driver_inst/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display_driver_inst/div_reg[6]/Q
                         net (fo=2, routed)           0.125     1.807    display_driver_inst/div_reg[6]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  display_driver_inst/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    display_driver_inst/div_reg[4]_i_1_n_5
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_driver_inst/div_reg[6]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.134     1.651    display_driver_inst/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_driver_inst/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_inst/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.599     1.518    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  display_driver_inst/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  display_driver_inst/div_reg[10]/Q
                         net (fo=2, routed)           0.125     1.808    display_driver_inst/div_reg[10]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  display_driver_inst/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    display_driver_inst/div_reg[8]_i_1_n_5
    SLICE_X6Y84          FDRE                                         r  display_driver_inst/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.033    display_driver_inst/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  display_driver_inst/div_reg[10]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.134     1.652    display_driver_inst/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.809    counter_reg[18]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    counter_reg[16]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.127     1.812    counter_reg[30]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    counter_reg[28]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.810    counter_reg[22]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    counter_reg[20]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.809    counter_reg[10]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    counter_reg[8]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.810    counter_reg[14]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    counter_reg[12]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.811    counter_reg[26]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    counter_reg[24]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_inst/displays_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.110ns (46.714%)  route 4.688ns (53.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.419     5.743 r  display_driver_inst/displays_reg[6]/Q
                         net (fo=1, routed)           4.688    10.430    displays_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.691    14.121 r  displays_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.121    displays[6]
    K2                                                                r  displays[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.149ns (58.652%)  route 2.925ns (41.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.720     5.323    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  display_driver_inst/segments_reg[1]/Q
                         net (fo=1, routed)           2.925     8.667    segments_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    12.397 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.397    segments[1]
    R10                                                               r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 4.033ns (57.975%)  route 2.924ns (42.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.720     5.323    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  display_driver_inst/segments_reg[0]/Q
                         net (fo=1, routed)           2.924     8.702    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.279 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.279    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 4.030ns (58.026%)  route 2.915ns (41.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     5.780 r  display_driver_inst/displays_reg[2]/Q
                         net (fo=1, routed)           2.915     8.695    displays_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.270 r  displays_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.270    displays[2]
    T9                                                                r  displays[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.145ns (60.264%)  route 2.733ns (39.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y84          FDSE                                         r  display_driver_inst/displays_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDSE (Prop_fdse_C_Q)         0.419     5.740 r  display_driver_inst/displays_reg[7]/Q
                         net (fo=1, routed)           2.733     8.473    displays_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.726    12.199 r  displays_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.199    displays[7]
    U13                                                               r  displays[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.141ns (61.543%)  route 2.588ns (38.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.720     5.323    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  display_driver_inst/segments_reg[3]/Q
                         net (fo=1, routed)           2.588     8.330    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.052 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.052    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.153ns (61.944%)  route 2.551ns (38.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.720     5.323    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  display_driver_inst/segments_reg[5]/Q
                         net (fo=1, routed)           2.551     8.293    segments_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.734    12.027 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.027    segments[5]
    T11                                                               r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 4.008ns (61.229%)  route 2.538ns (38.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.718     5.321    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y84          FDSE                                         r  display_driver_inst/displays_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDSE (Prop_fdse_C_Q)         0.456     5.777 r  display_driver_inst/displays_reg[3]/Q
                         net (fo=1, routed)           2.538     8.315    displays_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.867 r  displays_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.867    displays[3]
    J14                                                               r  displays[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.143ns (64.289%)  route 2.301ns (35.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.419     5.743 r  display_driver_inst/displays_reg[5]/Q
                         net (fo=1, routed)           2.301     8.044    displays_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.724    11.768 r  displays_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.768    displays[5]
    T14                                                               r  displays[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 3.992ns (63.936%)  route 2.252ns (36.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.456     5.780 r  display_driver_inst/displays_reg[0]/Q
                         net (fo=1, routed)           2.252     8.031    displays_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.567 r  displays_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.567    displays[0]
    J17                                                               r  displays[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_inst/segments_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 1.381ns (82.833%)  route 0.286ns (17.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.596     1.515    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  display_driver_inst/segments_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_driver_inst/segments_reg[7]/Q
                         net (fo=1, routed)           0.286     1.943    segments_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.182 r  segments_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.182    segments[7]
    H15                                                               r  segments[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.379ns (76.815%)  route 0.416ns (23.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display_driver_inst/segments_reg[6]/Q
                         net (fo=1, routed)           0.416     2.077    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.315 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.315    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.433ns (77.918%)  route 0.406ns (22.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.128     1.648 r  display_driver_inst/displays_reg[4]/Q
                         net (fo=1, routed)           0.406     2.054    displays_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.305     3.359 r  displays_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.359    displays[4]
    P14                                                               r  displays[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.335ns (72.094%)  route 0.517ns (27.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display_driver_inst/segments_reg[2]/Q
                         net (fo=1, routed)           0.517     2.177    segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.372 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.372    segments[2]
    K16                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.377ns (72.120%)  route 0.532ns (27.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.141     1.661 r  display_driver_inst/displays_reg[1]/Q
                         net (fo=1, routed)           0.532     2.194    displays_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.430 r  displays_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.430    displays[1]
    J18                                                               r  displays[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.375ns (70.966%)  route 0.563ns (29.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  display_driver_inst/segments_reg[4]/Q
                         net (fo=1, routed)           0.563     2.223    segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.457 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.457    segments[4]
    P15                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.377ns (70.966%)  route 0.564ns (29.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.141     1.661 r  display_driver_inst/displays_reg[0]/Q
                         net (fo=1, routed)           0.564     2.225    displays_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.461 r  displays_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.461    displays[0]
    J17                                                               r  displays[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.433ns (69.664%)  route 0.624ns (30.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_driver_inst/displays_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.128     1.648 r  display_driver_inst/displays_reg[5]/Q
                         net (fo=1, routed)           0.624     2.272    displays_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.305     3.578 r  displays_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.578    displays[5]
    T14                                                               r  displays[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/displays_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.394ns (66.158%)  route 0.713ns (33.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X3Y84          FDSE                                         r  display_driver_inst/displays_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  display_driver_inst/displays_reg[3]/Q
                         net (fo=1, routed)           0.713     2.373    displays_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.626 r  displays_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.626    displays[3]
    J14                                                               r  displays[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_inst/segments_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.432ns (67.110%)  route 0.702ns (32.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    display_driver_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  display_driver_inst/segments_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  display_driver_inst/segments_reg[3]/Q
                         net (fo=1, routed)           0.702     2.349    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.653 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.653    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 1.659ns (25.372%)  route 4.880ns (74.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.175     6.539    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.592     5.015    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 1.659ns (25.372%)  route 4.880ns (74.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.175     6.539    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.592     5.015    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 1.659ns (25.372%)  route 4.880ns (74.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.175     6.539    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.592     5.015    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 1.659ns (25.372%)  route 4.880ns (74.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.175     6.539    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.592     5.015    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  fsm_button_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.534ns  (logic 1.659ns (25.389%)  route 4.875ns (74.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.171     6.534    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  fsm_button_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.592     5.015    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  fsm_button_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.389ns  (logic 1.659ns (25.965%)  route 4.730ns (74.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.026     6.389    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593     5.016    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.389ns  (logic 1.659ns (25.965%)  route 4.730ns (74.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.026     6.389    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593     5.016    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.389ns  (logic 1.659ns (25.965%)  route 4.730ns (74.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.026     6.389    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593     5.016    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.389ns  (logic 1.659ns (25.965%)  route 4.730ns (74.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.026     6.389    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.593     5.016    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  fsm_button_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fsm_button_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.240ns  (logic 1.659ns (26.588%)  route 4.581ns (73.412%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=18, routed)          3.705     5.212    fsm_button_inst/rstn_IBUF
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.152     5.364 r  fsm_button_inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.876     6.240    fsm_button_inst/counter[26]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  fsm_button_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595     5.018    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  fsm_button_inst/counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.289ns (36.922%)  route 0.495ns (63.078%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.495     0.739    fsm_button_inst/btnc_IBUF
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.784 r  fsm_button_inst/q_i_1/O
                         net (fo=1, routed)           0.000     0.784    fsm_button_inst/q_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  fsm_button_inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_button_inst/q_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.289ns (35.914%)  route 0.517ns (64.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.517     0.761    fsm_button_inst/btnc_IBUF
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.806 r  fsm_button_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.806    fsm_button_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.289ns (33.315%)  route 0.579ns (66.685%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.144     0.869    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[21]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.289ns (33.315%)  route 0.579ns (66.685%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.144     0.869    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[22]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.289ns (33.315%)  route 0.579ns (66.685%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.144     0.869    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[23]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.289ns (33.315%)  route 0.579ns (66.685%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.144     0.869    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  fsm_button_inst/counter_reg[24]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.289ns (31.606%)  route 0.626ns (68.394%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.626     0.871    fsm_button_inst/btnc_IBUF
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.916 r  fsm_button_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.916    fsm_button_inst/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  fsm_button_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.289ns (31.559%)  route 0.628ns (68.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.192     0.917    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y86          FDRE                                         r  fsm_button_inst/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  fsm_button_inst/counter_reg[25]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.289ns (31.559%)  route 0.628ns (68.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.192     0.917    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y86          FDRE                                         r  fsm_button_inst/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  fsm_button_inst/counter_reg[26]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            fsm_button_inst/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.289ns (31.370%)  route 0.633ns (68.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_IBUF_inst/O
                         net (fo=6, routed)           0.436     0.680    fsm_button_inst/btnc_IBUF
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.725 r  fsm_button_inst/counter[26]_i_2/O
                         net (fo=27, routed)          0.197     0.923    fsm_button_inst/counter[26]_i_2_n_0
    SLICE_X4Y84          FDRE                                         r  fsm_button_inst/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.033    fsm_button_inst/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  fsm_button_inst/counter_reg[17]/C





