# Verilog Hackathon Education Kit Manual  
---
### Delete Later - New Messages & Notes:
> [!NOTE] 2025-07-04 - (STEAM Clown) - I will be working on the Gates/Mux section labs today. connect on telegram or interact through this do when you push.  
### Delete Later - Notes to Writers:
> [!NOTE] - Just so you know, I'm (STEAM Clown) an going to be just editing this doc in place, so if you make a fork, just make sure you check it in correctly
> [!NOTE]â“- (STEAM Clown) - Suggest a better title for this document.  Make some suggestions here to have this doc communicate better what we are trying to do.  "teaching Verilog, showing steps to implement in hardware, help students gain a marketable skill."  
> [ToDo] ğŸš§- (AnyOne) Update any section paragraphs to have breaks to make them more readable. make these breaks 78 characters to accommodate 78+CR+LF  

---
### Links That will be deleted later
**Verilog Text Books & Tutorials**
* [NOT A LINK WE CAN SHARE - Digital Design and Computer Architecture](https://www.r-5.org/files/books/computers/hw-layers/hardware/digital-desigh/David_Harris_Sarah_Harris-Digital_Design_and_Computer_Architecture-EN.pdf)
* [https://www.asic-world.com/verilog/veritut.html](https://www.asic-world.com/verilog/veritut.html)
* [https://www.chipverify.com/tutorials/verilog](https://www.chipverify.com/tutorials/verilog)
* [https://nandland.com/learn-verilog/](https://nandland.com/learn-verilog/)
* [Maybe some examples - https://www.fpga4fun.com/](https://www.fpga4fun.com/)
* [Some Gowin Tang Examples - https://learn.lushaylabs.com/](https://learn.lushaylabs.com/)
* [More Examples - https://github.com/zapta/apio-examples/tree/master/examples/sipeed-tang-nano-9k](https://github.com/zapta/apio-examples/tree/master/examples/sipeed-tang-nano-9k)
* [Maybe... - https://www.fpga4student.com/](https://www.fpga4student.com/)
* [http://www.sunburst-design.com/papers/}(http://www.sunburst-design.com/papers/)

**OLD Google Doc - jorge.zavala@gmail.com**
* [Old Google Document](https://docs.google.com/document/d/1Z1MZMz6SOwn6kjaCy0DiFt3yNVrN_1zEZgmNQC1ft-Q/edit?usp=sharing)  
**Yuri's Presentations**
* [Workforce Development](https://bit.ly/ee-workforce-devel)
* [Verilog Meetup LA](https://bit.ly/Verilog-Meetup-in-LA-2024-08-31)
* [ADA Univ](https://bit.ly/ada-univ-sv-fpga-2024)
* [HackerDojo](https://bit.ly/Yuri-Panchul-Hacker-Dojo-2024-01-14)
**Other Stuff to sort**
*
**Github Markdown**
* [MD cheat sheet](https://www.markdownguide.org/cheat-sheet/)
---
---
---
# Verilog Hackathon Education Kit Manual
## About This Manual  
> [!NOTE]ğŸš§- â- Assigned - STEAM Clown will update this later
  
This Manual and labs are a comprehensive introduction to Verilog Hardware Description Language (HDL), designed for both beginners and experienced engineers looking to deepen their understanding of digital system design. Whether you're new to Verilog or aiming to strengthen your skills, this course offers a solid foundation in modeling, simulating, and synthesizing digital logic. Youâ€™ll learn how to describe complex hardware systems using Verilog, with hands-on experience targeting both FPGA and ASIC platforms.   

Through progressive modules, real-world labs, and capstone projects, you'll gain practical skills applicable to embedded systems, electronics engineering, and chip design industries. This course balances conceptual understanding with industry-relevant application, making it ideal for students, hobbyists, and professionals alike.  

This Verilog Manual will walk you through a set of Labs and Exercises that will quickly let you see the results of your Verilog code implemented in hardware.  You will learn through hands-on-labs that will take you from simple Verilog syntax to more complex structures. The Lessons will explain the code, and the Labs will provide challenges implementing the concepts from the Lessons. This Tutorial will not go very deep into Simulation or Testbenches.  The goal is to teach basic Verilog syntax, and quickly see its implementation in the kit Hardware.  

While the Verilog design flows described in this Manual can target multiple FPGAs boards & ASIC tools flows, most design flows described in this manual,  will target the Gowin Sipeed Tang Nano 9K FPGA Development Board (GOWIN GW1NR-9)  


## Introduction - Verilog Hackathon Education Kit
> [!NOTE]ğŸš§- Anyone can work on this... It is just a short overview of the kit, golas, and how to use it
## Introduction to Digital Design & The Verilog Language  
> [!NOTE]ğŸš§- Anyone can work on this... It probably should link to an overview presentation

**Verilog** is a hardware description language (HDL) used to describe and model digital systems. Instead of drawing schematics, engineers can write Verilog code to define how circuits behave and how theyâ€™re built. It is useful when designing systems like processors, memory controllers, or digital signal processing blocks. You can design, build, and parameterize a hardware description of something built from digital logic.

### Design Abstraction Levels in Verilog
One of Verilogâ€™s strengths is that it lets you describe hardware at different levels of detail, depending on where you are in the design process. The three most common levels are:
* **Behavioral Level** â€“ Describes what the system should do, using high-level control structures like if, case, and always. Verilog is an abstraction of the described logic, which can be parameterized, so make code portable and flexible.

  At this level, the designer focuses on what the system should do rather than how it will be built. The description is written using code that looks more like a sequence of instructionsâ€”these describe behavior over time, usually inside always blocks or with the help of functions and tasks. Think of this like writing a recipe without worrying about the kitchen layout. The actual structure of the hardware isnâ€™t considered hereâ€”only the operations and flow.
* **Register-Transfer Level (RTL)** â€“ Focuses on how data moves between registers and what operations are performed on that data. Most Verilog RTL descriptions are clocked by a system clock. This RTL is the most widely used level for synthesis (turning your design into hardware).

  This is the level where most real hardware designs are written. It deals with how data moves between registers and what logical or arithmetic operations are performed in between. Itâ€™s all synchronized to a clock. RTL is â€œsynthesizable,â€ which means you can use it to generate real hardware. In modern terms, if a block of Verilog code can be turned into a circuit by a synthesis tool, it qualifies as RTL.
* **Gate level** â€“ This is the lowest level, where you describe the circuit in terms of individual logic gates and their connections. You usually donâ€™t write this by handâ€”itâ€™s often generated by synthesis tools.

  Here, the design is broken down into individual logic gatesâ€”ANDs, ORs, NOTs, etc.â€”and the way they are connected. Signals are treated as having fixed logical values (0, 1, X for unknown, and Z for high-impedance). Gate-level code isnâ€™t usually written by hand. Itâ€™s typically produced by synthesis tools, which convert RTL code into a detailed gate-level representation (called a netlist). This version is useful for simulations that need to consider exact timing, but it's not practical for initial design work.

Verilog is widely used because it scales well with complexity. It's much easier to manage a large project in Verilog than with a schematic. Designs written in Verilog are portable. They donâ€™t depend on a specific chip or manufacturing process, which makes it easier to reuse and adapt them to FPGA or ASIC design flows.    

Verilog gives hardware engineers a way to write and test their designs using code. This approach makes debugging, simulation, and development faster and more flexible.  This is important for modern parameterized digital systems that would be impractical to handle graphically with Schematics.  

### ASIC vs FPGA: Whatâ€™s the Difference?

> [!NOTE]ğŸš§- â Max is working on this

ASIC chip is manufactured from library elements (that is a list of
very basic logic primitives like INV, AND, OR, different types of flip-flops
that could be used). Types, quantities, placement and connections between the
elements are design specific.

On the other hand, FPGA chip is manufactured with reconfigurable logic
elements, and the Verilog design is mapped on pre-existing logic and then
connected accordingly. Instead of making combinational logic out of certain
primitives, FPGA utilizes LUTs (lookup tables) that allow configuring generic
table into any logic function.

So on FPGA you are limited with existing number of LUTs, memories, and other
utility blocks like multipliers, while for ASIC you can use any number of
library elements as long as you have an area on the die to fit them.

FPGA is a great platform for prototyping, because you can easily
reconfigure the chip after making changes in Verilog source code. Meanwhile
ASIC is a huge commitment, because after sending the final design to the
factory you have to wait for several months before the first batch of chips
would be made. And if there would be a fault in the design, a fix would cost 
a lot of additional time and money.

The same Verilog design would be able to reach much higher clock frequency in
ASIC than on FPGA, due to length of FPGA interconnect fabric, LUT delay and
fixed placement of elements affecting timing.

### Verilog Design Flow Overview

> [!NOTE]ğŸš§- â Max is working on this

![OpenROAD layout result](images/openroad_layout.png)

On a high level, typical design flow has these stages:

* **RTL design** - Writing Verilog code
* **Verification** - Running Verilog code in simulation with a test program,
that checks the output of RTL against software model
* **Synthesis** - Converting Verilog description into a gate-level netlist of
primitives for target architecture. Netlist specifies elements and connections
between them, they are not physically placed yet.
* **Place and Route** - Assigning elements a place on the chip, then routing
them together

* [ASIC specific] **GDSII** - Final topology file is created that is sent to the
factory
* [FPGA specific] **Bitstream generation** - Generate bitstream and upload to
the board

## Introduction To Kit Hardware  
### Gowin FPGA Board - Tang-Nano Introduction 

#### ğŸ› ï¸ LAB Activity: Install of the Gowin Tang-Nano FPGA tools - Installation & Build Steps  
> [!NOTE]ğŸš§- â- STEAM Clown will update this later
In this ğŸ› ï¸ Lab Activity, you are going to install the Gowan Tang-Nano FPGA tools.  You will verify that the installation is correct and ready to run the subsequent Verilog Labs. 

#### ğŸ› ï¸ LAB Activity: Gowin FPGA Board - Tang-Nano Setup & Hardware Connections    
> [!NOTE]ğŸš§- This section will show the connection of just the FPGA Board & GPIO board
---

---
#### ğŸ› ï¸ LAB Activity: Hello World - Blinking An LED    
> [!NOTE]ğŸš§- This section will show the working design, running the scripts, and seeing that the hardware works, proving that your systems is working.

> [!NOTE] - What other labs should we have to teach basic Verilog?  
> [!NOTE] - STEAM CLown - I think that we should have a few more Labs to show using the GPIO board.  Also, maybe we should change the order of the labs, so we can do all the labs focused on the GPIO module before we start looking at the Display. Thoughts?

> [!NOTE] We should have code in this first lab that starts with 
> assign led [0] = key [0];
> assign led [1] = key [1];
> And then have the first lab to connect Led [6] and led[7] to key[6] and key[7]
> before we have them do the logic gates.
---
## Verilog Labs
---
The following are the Labs that are found in the [Basic Music - Hackation](https://github.com/verilog-meetup/basics-graphics-music) in the [Problems](https://github.com/verilog-meetup/basics-graphics-music/tree/main/hackathon/problems) directory.  Make sure you follow the instructions to git clone and copy these design files.

### Logical Gates
#### Logical Gates Introduction
In this first set of Verilog Labs, you are going to learn about Verilog **Logic Gates**.  

**Logic gates** are the building blocks of digital circuits. They process binary input values (0 or 1) and produce binary outputs based on specific logical rules. You use logic gates to build everything from simple decision-making circuits to complex CPUs and FPGAs.
* Learn how to create simple logic gates using Verilog.
* Use wire and assign statements to build AND, OR, XOR, NAND, NOR, and XNOR gates.
* Control onboard LEDs using push button inputs to visualize the gate behavior.

In the following labs you will explore the Verilog syntax and coding structures to build Logic Gates

#### Target Hardware Setup and Pin Description  
**HW-154 Board I/O Board - Hardware Connections:** This is the basic pin description & wiring connections from the Gowin FPGA board to the HW-154 Board I/O Board as used in this set of lab challenges.
![Basic Board Setup For Gates & Mux Labs](https://github.com/verilog-meetup/verilog-hackathon-education-kit-manual/blob/main/images/verilog-gowin-gpio-01.png)

**GPIO Module - Pin Description:**  
| HW-154 I/O Board Pin  |     FPGA Pin      |          Description                                    |  
| ----------------- | ----------------- | ------------------------------------------------------- |  
| J1-DIO            | GPIO-25           | DIO data channel for HW-154 LED & Key Board             |  
| J1-CLK            | GPIO-26           | CLK (Clock) for synchronizing the data transfer         |  
| J1- STB           | GPIO-27           | STB (Strobe) chip select or enable for communication    |  
| J1- GND           | GND               | GND                                                     |  
| J1- VCC           | VCC 3.3 V         | VCC 3.3 V                                               |   

#### Target Software, Tools, Libraries & Drivers Setup
Make sure you have followed the instructions to install the Gowin tools and applications. See ![Gowin Install Instructions]()
> [!NOTE] - Add link to Gowin Install Instructions

#### Logic Gates Verilog Code
Logic gates form the foundation of all digital electronics. These basic building blocks process two or more binary input values/signals (0 and 1) and produce a single binary output based on logical rules. Gates like AND, OR, and XOR enable a wide range of operations.   

They can be simple LED control to complex logic. In Verilog, logic gates are implemented using continuous assignments (assign) and basic bitwise operators such as &, |, and ^. The following labs will introduce you to the Verilog syntax used to model and test these gates using Verilog on an FPGA platform, preparing you to build decision making circuits.  

This set of labs will introduce and let you build Verilog code to implement six fundamental logic gates. You will have an opportunity to build AND, OR, XOR, NAND,  NOR, and XNOR Verilog implementations, connecting Push Button switches to LED's.   

Each gate processes two binary inputs (0 = LOW, 1 = HIGH) and produces a binary output based on a specific logical rule. Let's take a look at the Logic Gate logical rules:
##### AND 
An **AND** gate outputs 1 only if both inputs are 1. This gate is used when multiple conditions must be true to activate a signal. An example would be requiring two buttons to be pressed simultaneously.  
**Logical Rules**  
| Gate     | Symbol | Description                                 | Output Rule |  
| -------- | ------ | ------------------------------------------- | ----------- |   
| **AND**  | `&`    | Output is `1` only if **both inputs are 1** | a & b       |

**Verilog Example**  
```Verilog
assign led[0] = key[0] & key[1];
```
**Logic Diagram**  
<pre>   key[0] ----\ 
               AND ---> led[0] 
   key[1] ----/ </pre>

**Truth Table**  
| Input[1] | Input[0] | Output (AND) |
| ------- | ------- | ------------ |
| 0       | 0       | 0            |
| 0       | 1       | 0            |
| 1       | 0       | 0            |
| 1       | 1       | 1            |  

##### OR 
An **OR** gate outputs 1 if at least one input is 1. Itâ€™s used when any of several inputs can activate a result.  An example would let an output LED turn on if either button A or button B were pressed.  Only one of the inputs needs to be active to create a logical result of a 1 on the output.  

**Logical Rules**  
| Gate     | Symbol | Description                                | Output Rule |  
| -------- | ------ | ------------------------------------------ | ----------- |   
| **OR**  | \|    | Output is `1` if **at least one input is 1** | a \| b      |

**Verilog Example**  
```Verilog
assign led[1] = key[0] | key[1];  
```
**Logic Diagram**  
<pre> key[0] ----\ 
             OR ---> led[0] 
 key[1] ----/ </pre>

**Truth Table**  
| Input[1] | Input[0] | Output (OR)  |
| -------- | -------- | ------------ |
| 0        | 0        | 0            |
| 0        | 1        | 1            |
| 1        | 0        | 1            |
| 1        | 1        | 1            |  

> [!NOTE] I'll add the XOR, NOR,NAND, XNOR later

#### Logic Gates Verilog Code Introduction

If you followed the GITHub clone instructions, you should have the following directory path:  
**~/gowin/basics-graphics-music/hackathon/problems/1_gates_and_muxes/** where you will find the file **hackathon_top.sv**  
```
cd gowin/basics-graphics-music/hackathon/problems/1_gates_and_muxes
```
Open the **hackathon_top.sv** in a code editor,  VS-Code is recommended, but any text editor will work.  

Let's review the Verilog syntax in this top level Verilog File. At this point, don't edit this file.  You are just looking at it.

---
**Comment Used To Control The FPGA Bash flow**

These 2 comments in Verilog are used by the Bash scripts that generate the FPGA files.  Please don't edit these comments.  
```
// Board configuration: tang_nano_9k_lcd_480_272_tm1638_hackathon
// This module uses few parameterization and relaxed typing rules
```

**Top Verilog Block Inputs and Outputs**  
This section of the Verilog file defines all the Inputs and Outputs of the top level block.  Think of these as physical pins coming into or out of your Top Level Verilog Block.  

```Verilog
module hackathon_top
(
    // System Clocks & Controls  
    input  logic       clock,
    input  logic       slow_clock,
    input  logic       reset,

    // HW-154 I/O Board - Switches & LEDs  
    input  logic [7:0] key,
    output logic [7:0] led,

    // A dynamic seven-segment display  
    output logic [7:0] abcdefgh,
    output logic [7:0] digit,

    // LCD screen interface  
    input  logic [8:0] x,
    input  logic [8:0] y,
    output logic [4:0] red,
    output logic [5:0] green,
    output logic [4:0] blue,

    // HW-154 I/O Board Communication Channel  
    inout  logic [3:0] gpio
);
```
We are going to only look at the HW-154 I/O Board - Switches & LEDs section
```Verilog
    // HW-154 I/O Board - Switches & LEDs  
    input  logic [7:0] key,
    output logic [7:0] led,
```
**inout** defines the direction of the signal pin, **logic** defines the type of "wire", \[7:0\] defines how many signals are generated in this "bus", and **key** is the name of the signals.

**output** defines the direction of the signal pin, **logic** defines the type of "wire", \[7:0\] defines how many signals are generated in this "bus", and **led** is the name of the signals.

When this code is synthesized, it will generate the following pins/wires you can connect to:  
key[0]  
key[1]  
key[2]  
key[3]   
key[4]  
key[5]  
key[6]  
key[7]  

led[0]  
led[1]  
led[2]  
led[3]  
led[4]  
led[5]   
led[6]   
led[7]     

For this Logic Gates Lab, you are only going ot be using the **input  logic [7:0] key,** and **output logic [7:0] led,**. The other inout/outpus, input logic clock, input logic slow_clock, input logic reset, the dynamic seven-segment display & the LCD screen interface wires will be used and explained in subsequent labs.  

While we actually pass signals between the Gowin FPGA board and the HW-154 GPIO board using a serial bus, that actually uses the inout  **logic [3:0] gpio** bus, for these first Logic and Mux labs, you can imagine the following block diagram representation.  

<pre> 
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Hackathon Top (FPGA)â”‚                â”‚    GPIO Module  â”‚
â”‚                    â”‚                â”‚                 â”‚
â”‚   input  key[0]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 0  â”‚
â”‚   input  key[1]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 1  â”‚
â”‚   input  key[2]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 2  â”‚
â”‚   input  key[3]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 3  â”‚
â”‚   input  key[4]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 4  â”‚
â”‚   input  key[5]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 5  â”‚
â”‚   input  key[6]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 6  â”‚
â”‚   input  key[7]    â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚  Push Button 7  â”‚
â”‚                    â”‚                â”‚                 â”‚
â”‚   output led[0]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 0          â”‚
â”‚   output led[1]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 1          â”‚
â”‚   output led[2]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 2          â”‚
â”‚   output led[3]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 3          â”‚
â”‚   output led[4]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 4          â”‚
â”‚   output led[5]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 5          â”‚
â”‚   output led[6]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 6          â”‚
â”‚   output led[7]    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚  LED 7          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
</pre>

#### ğŸ› ï¸ LAB Activity #1: Run Un-Edited Code

**Gate, Wire, and Continuous Assignments**  
Let's see how to connect and generate an **AND** gate. In the assign statement below, we are connecting the inputs key[0] and key[1] to the led[0].  the **&** that you see in the right hand side of the assignment **=** sign is telling this assign statement to perform a Bitwise AND operation between key[0] and key[1].

Only when both buttons **key[0]** and **key[1]** are pressed (value 1), **led[0]** will be turned ON (1).

**assign** is a continuous assignment, which creates combinational logicâ€”the output updates automatically and immediately when inputs change.

This will look like the following schematic diagram:
**Logic Diagram**  
<pre>   key[0] ----\ 
               AND ---> led[0] 
   key[1] ----/ </pre>
   
```Verilog
    // Gates, wires and continuous assignments

    assign led [0] = key [0] & key [1];
```
**Running the FPGA Bash scripts**
* If you have not done so already, Open a console window
* cd to the ~/gowin/basics-graphics-music/hackathon/problems/1_gates_and_muxes directory
```Bash
cd gowin/basics-graphics-music/hackathon/problems/1_gates_and_muxes
```
* with out saving any edits to hackathon_top.sv run the **03_synthesize_for_fpga.bash** script
```Bash
./03_synthesize_for_fpga.bash
```

**What Success Looks Like** - Only when both buttons **key[0]** and **key[1]** are pressed (value 1), **led[0]** will be turned ON (1)

#### ğŸ› ï¸ LAB Activity #2: Change AND to OR  

**Challenge:** Change the code **assign led [0] = key [0] & key [1];** to preform an **OR** assignment 

**Hint**: \| is the bitwise OR operator. When you replace the & bitwise operator with \| the the result assigned to the led[0] is true (1) if either key[0] or key[1] is pressed. 
<pre>   key[0] ----\ 
               OR ---> led[0] 
   key[1] ----/ </pre>

Edit your code, save it, 

**Running the FPGA Bash scripts**
* Save any edits to hackathon_top.sv, then in your console, run the bash **03_synthesize_for_fpga.bash** script
```Bash
./03_synthesize_for_fpga.bash
```
**Success?** When you press the key[0] the led[0] should now light up.  if you then only press key[1], the led[0] should also still light up.  If you press both key[0] and key[1], led[0] should also light up, because this is a bitwise **OR** will respond to either key[0], key[1] or both.

#### ğŸ› ï¸ LAB Activity #3: Wire assignments - Aliasing signals  

**What is a Verilog "wire"?**  

In Verilog, a **wire** is one of the most fundamental data types used to model physical electrical connections. A wire represents a combinational signal. A wire is something that is driven by some other logic but does not store a value on its own.  
- Think of it like a copper wire on a breadboard. It connects components together.
- It simply carries signals from one point to another.
- It has no "memory". Wires are not like a register or variable that stores state. (You will learn about these later)

**Why and how should you use a "wire"**   
 - Connecting inputs to internal logic.
 - Connecting outputs of logic gates to module outputs.
 - Breaking up complex expressions into smaller parts.
 - Improving readability with aliases.

**Example Verilog Code With Wire Assignments**
```Verilog
  wire a = key[0];
  wire b = key[1];
  assign led[0] = a & b;
```
- wire a = key[0]; means: connect the wire a to the bit key[0].
- 'a' now acts exactly like key[0], it's just a more readable or convenient name.
- Then, you can write logic expressions using a and b like variables, but they are just "wires."

Take a look at these diagrams and make sure you understand that they are equvelent:
<pre>   key[0] ----\ 
               AND ---> led[0] 
   key[1] ----/ 

   key[0] ----> a ----\ 
                       AND ---> led[0] 
   key[1] ----> b ----/</pre>
</pre>

**Challenge:** Use a wire assignment to create an **XOR** gate
* Create some "wires".  Assign key[0] to a wire lable "a", and key[1] to a wire lable "b"
* Update the Logical Gate oporator to the **XOR** operation using the "^" charactor. 

```Verilog
    wire a = key [0];  // Note a new construct - wire
    wire b = key [1];

    assign led [1] = a ^ b; // XOR - eXclusive OR
```
**Running the FPGA Bash scripts**
* Save any edits to hackathon_top.sv, then in your console, run the bash **03_synthesize_for_fpga.bash** script
```Bash
./03_synthesize_for_fpga.bash
```
**Success?** When you press the key[0] or the key[1] the led[0] should now light up.  This Logical Operation is exclusive, which means that the Logic will be asserted high only when either key[0] or key[1] is pressed, which will turn on the led[1]. If you press both key[0] and key[1], led[0] should not light up.  the same as if you did not push any keys.  This is an example of an exculusive operation, **XOR** when the inputs need to be differend.  It's one or the other input is asserted, but not both inputs.

##### Next Steps - Dig Deeper
Provide some additional resources or assignments to look at for Logical Gates

### Multiplexers, Making Logical Choices
#### Multiplexers Introduction
In this set of Verilog Labs, you are going to learn about Verilog **Multiplexers** (Mux).  

A **Multiplexer** (MUX) is a digital switch that selects one of several input signals and forwards it to a single output, based on control (select) signals.  

You can think of a MUX as a digital switch or traffic controller:
* If the select line is 0, the output follows input 0
* If the select line is 1, the output follows input 1

This makes a MUX useful for choosing between signals, such as:
* Selecting between two or more signals
* Selecting between two sensors
* Switching between operating modes
* Routing data in processors

**2-to-1 MUX: How It Works**
A 2-to-1 MUX has:
* 2 data inputs: in0 and in1
* 1 select input: sel
* 1 output: out

**2-to-1 MUX: Truth Table**
when you look at this truth table, notice that when the sel is low, it will alow the input signal in0 to be propogated to the out signal.  When the sel signal is low or "0", it does not mater or care wha the in1 signal is. Only the in0 signal is propogated.  When sel is high or "1", then the in0 is ingnored, and the in1 signal is propogated.

| `sel` | `in1` | `in0` | `out` |
| ----- | ----- | ----- | ----- |
| 0     | X     | 0     | 0     |
| 0     | X     | 1     | 1     |
| 1     | 0     | X     | 0     |
| 1     | 1     | X     | 1     |

<pre>               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    in0 â”€â”€â”€â”€â”€â–¶â”‚            â”‚
               â”‚            â”‚
               â”‚   2-to-1   â”‚â”€â”€â”€â”€â”€â–¶ out
    in1 â”€â”€â”€â”€â”€â–¶â”‚    MUX     â”‚
               â”‚            â”‚
    sel â”€â”€â”€â”€â”€â–¶â”‚  select=selâ”‚
               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
</pre>

In the following labs you will explore the Verilog syntax and coding structures to build Logic Multiplexer (Mux's)
* Build a 2-to-1 MUX using assign out = sel ? in1 : in0;
* Observe how changing the select signal affects the output LED
* Learn how to extend MUX structures to support more inputs or wider data

* 

    //------------------------------------------------------------------------

    // Signals for demoing multiplexers

    assign sel = key [7];
    assign d1  = key [6];
    assign d0  = key [5];

    //------------------------------------------------------------------------

    // Five different implementations

    always_comb  // Combinational always block
    begin
        if (sel == 1)     // If sel == 1
            led [7] = d1;  //    Output value of "a" to led [0]
        else
            led [7] = d0;  //    Output value of "b" to led [0]
    end

    //------------------------------------------------------------------------

    /*

    // "== 1" is not necessary
    // because Boolean value can be used as an "if" condition

    always_comb  // Combinational always block
    begin
        if (sel)
            led [7] = d1;
        else
            led [7] = d0;
    end

    */

    //------------------------------------------------------------------------

    assign led [6] = sel ? d1 : d0;  // If sel == 1, choose d1, otherwise d0

    //------------------------------------------------------------------------

    // You can also use "case" like "switch" in "C"

    always_comb
    begin
        case (sel)
        1: led [5] = d1;
        0: led [5] = d0;
        endcase
    end

    //------------------------------------------------------------------------

    /*

    // If you have only one statement you can omit "begin/end"

    always_comb
        if (sel)
            led [7] = d1;
        else
            led [7] = d0;

    always_comb
        case (sel)
        1: led [5] = d1;
        0: led [5] = d0;
        endcase

    */

    //------------------------------------------------------------------------

    // The construct "{ , }" is called "concatenation"

    wire [1:0] d = { d1, d0 };
    assign led [4] = d [sel];

    // If sel == 0, we choose d [0] which is equal to d0
    // If sel == 1, we choose d [1] which is equal to d1

    //------------------------------------------------------------------------

    // Exercise: Implement mux
    // without using "?" operation, "if", "case" or a bit selection.
    // Use only operations "&", "|", "~" and parenthesis, "(" and ")".

    //------------------------------------------------------------------------

    // Exercise: Implement a mux that chooses between four inputs
    // using two-bit selector.

endmodule

##### Target Hardware Setup and Pin Description
> [!NOTE] - This section should link to a presentation.
> [!NOTE] - This section should have a picture showing the Gowin FPGA and GPIO module and the connections
**HW-154 Board Module - Hardware:** description of hardware module and pins description as it's used in this lab.
![Basic Board Setup For Gates & Mux Labs](https://github.com/verilog-meetup/verilog-hackathon-education-kit-manual/blob/main/images/verilog-gowin-gpio-01.png)

**HW-154 Board Module - Pin Description:**
| HW-154 Board Pin  |     FPGA Pin      |          Description                                    |  
| ----------------- | ----------------- | ------------------------------------------------------- |  
| J1-DIO            | GPIO-25           | DIO data channel for HW-154 LED&Key Board               |  
| J1-CLK            | GPIO-26           | CLK (Clock) for synchronizing the data transfer         |  
| J1- STB           | GPIO-27           | STB (Strobe) chip select or enable for communication    |  
| J1- GND           | GND               | GND                                                     |  
| J1- VCC           | VCC 3.3 V         | VCC 3.3 V                                               |   


##### Target Software, Tools, Libraries & Drivers Setup
> [!NOTE] - This section will cover any specific software, tools, Libraries or Drivers that are used

##### Verilog Logic Gate Labs / Challenges
> [!NOTE] - This section will explain the specific Verilog Lab, what the goals are and outline the challenges.
```Verilog
Some code in Verilog
```
##### ğŸ› ï¸ LAB Activity: Challenge Name #1
**Verilog Code**
Explain the challenge
```Verilog
Some code in Verilog
```
**What Success Looks Like**
describe what a successful completion of the lab looks like

##### ğŸ› ï¸ LAB Activity: Challenge Name #2
**Verilog Code**
Explain the challenge
```Verilog
Some code in Verilog
```
**Running the FPGA Bash scripts**
This section will cover how and where to run the Verilog compile scripts to target the FPGA

**What Success Looks Like**
Describe what a successful completion of the lab looks like

##### Next Steps - Dig Deeper
Provide some additional resources or assignments to look at

#### Multiplexer Verilog Code

---
### Rectangles & Circles

---
### D Flip Flop

---
### Binary Counter

---
### Shift Register

---
### Moving Rectangle

---
### Game Example

---
### Ultrasonic Distance

---
### Rotary Encoder

---
# END Of Doc  
---
Everything below will get deleted, and was just part of the original md template  

### 1. Board Setup

![Basic Board Setup](https://github.com/verilog-meetup/verilog-hackathon-education-kit-manual/blob/main/images/basic_board_setup_1.jpg)

[Link](https://github.com/verilog-meetup/verilog-hackathon-education-kit-manual/blob/main/images/basic_board_setup_1.jpg)

### 1.1. Config your name and email

```bash
Some code in Bash
```

```Verilog
Some code in Verilog
```

1. List Item
2. List Item
3. List Item

* List Item
* List Item
* List Item

  # Jim can edit and post

Bold	**bold text**
Italic	*italicized text*

Blockquote

> blockquote
> blockquoteblockquoteblockquote
> blockquote
> blockquoteblockquoteblockquote

Horizontal Rule
---
### Lab Template <-- Put the lab title here

#### Lab Name - Introduction
> [!NOTE] - This section should link to a presentation.  Short explanation can be here, but really this should be linked to a presentation, and other resources to teach about this.  My plan for my class is to have a presentation, "Dig Deeper" assignments, some additional resources, and then a set of quiz questions.  This will be implemented in a Canvas LMS, and I'll publish this later in Jan 2026.

Give an overview for this component.  Include a "Why are we doing this step in this order".  This can be a short or long or multiple paragraphs. 
Overview of component
* This Step will includeâ€¦ < list what they are going to accomplish >
* This Step should take about N minutes to complete. 
#### Learning Goals

#### Lab Title - Verilog Code Explanation
> [!NOTE] - This section will show the Verilog code examples, explain how it works, and any new Verilog structures
**Verilog Code Used In This Lab**
Add an overview of how Logic Gate code works, and a few paragraphs of what are the logic gates, and what they look like in Verilog
```Verilog
Some code in Verilog
```


##### Verilog Logic Gate Labs / Challenges
> [!NOTE] - This section will explain the specific Verilog Lab, what the goals are and outline the challenges.
```Verilog
Some code in Verilog
```
###### ğŸ› ï¸ LAB Activity: Challenge Name #1
**Verilog Code**
Explain the challenge
```Verilog
Some code in Verilog
```
**What Success Looks Like**
describe what a successful completion of the lab looks like

###### ğŸ› ï¸ LAB Activity: Challenge Name #2
**Verilog Code**
Explain the challenge
```Verilog
Some code in Verilog
```
**Running the FPGA Bash scripts**
This section will cover how and where to run the Verilog compile scripts to target the FPGA

**What Success Looks Like**
Describe what a successful completion of the lab looks like

##### Next Steps - Dig Deeper
Provide some additional resources or assignments to look at
---


Element	Markdown Syntax
Table

| Syntax | Description |
| ----------- | ----------- |
| Header | Title |
| Paragraph | Text |

  
### Delete Later - Methods to show progress:
If you want to show you are still working or done, add the following:  
> [!NOTE] ğŸš§- Construction emoji, means you are still working on this section  
> [!NOTE] âœ…- Done with this task
> [!NOTE] âŒ- red "x", means you are not done, have not started, or are in progress
> [!NOTE] ğŸ“- This is a note to others. You can assign these notes to all or to a specific person.  
> [!NOTE] â- If you see a note ğŸ“ assigned to you or if you are going to accept it, replace it with a â  
> [!NOTE] â“- your name - Use this to ask a question to other writers/editors  
> [!NOTE] ğŸ…°ï¸- your name - Use this to answer the question
