BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
FREQUENCY PORT "clk_i" 50.000000 MHz ;
FREQUENCY PORT "mem_clk" 50.000000 MHz ;
USE PRIMARY NET "clk_i_c" ;
USE PRIMARY NET "mem_clk_c" ;
