B44_CHIP_RESET_FULL,VAR_0
B44_DMARX_ADDR,VAR_1
B44_DMARX_CTRL,VAR_2
B44_DMARX_PTR,VAR_3
B44_DMATX_ADDR,VAR_4
B44_DMATX_CTRL,VAR_5
B44_ENET_CTRL,VAR_6
B44_FULL_RESET,VAR_7
B44_MAC_CTRL,VAR_8
B44_MIB_CTRL,VAR_9
B44_PARTIAL_RESET,VAR_10
B44_RCV_LAZY,VAR_11
B44_RXMAXLEN,VAR_12
B44_TXMAXLEN,VAR_13
B44_TX_WMARK,VAR_14
DMARX_CTRL_ENABLE,VAR_15
DMARX_CTRL_ROSHIFT,VAR_16
DMATX_CTRL_ENABLE,VAR_17
ENET_CTRL_ENABLE,VAR_18
ETH_HLEN,VAR_19
MAC_CTRL_CRC32_ENAB,VAR_20
MAC_CTRL_PHY_LEDCTRL,VAR_21
MIB_CTRL_CLR_ON_READ,VAR_22
RCV_LAZY_FC_SHIFT,VAR_23
RX_HEADER_LEN,VAR_24
RX_PKT_OFFSET,VAR_25
__b44_set_rx_mode,FUNC_0
b44_chip_reset,FUNC_1
b44_phy_reset,FUNC_2
b44_setup_phy,FUNC_3
br32,FUNC_4
bw32,FUNC_5
b44_init_hw,FUNC_6
bp,VAR_26
reset_kind,VAR_27
val,VAR_28
