INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wiraa/Documents/School/EE2026/Verilog/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/clk_voice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_voice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wiraa/Documents/School/EE2026/Verilog/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sim_1/new/clk_voice_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_voice_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wiraa/Documents/School/EE2026/Verilog/SoundDisplay/SoundDisplay/SoundDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
