################################# For these tests to pass the following package......
####spi_board_select_pkg.vhd
################################# ......must be set to the following settings.........
#### constant SPI_BOARD_SEL_ADDR_BITS : integer := 4;                                                         -- This has to be a multiple of 4 for HREAD to work OK in testbench
#### constant SPI_BOARD_SEL_PROTOCOL_ADDR_BITS : integer := 6;                                                -- This---DOESN'T---has to be a multiple of 4 for HREAD to work OK in testbench
#### constant SPI_BOARD_SEL_PROTOCOL_DATA_BITS : integer := 8;                                                -- This has to be a multiple of 4 for HREAD to work OK in testbench
#### constant DATA_SIZE_C : integer   := SPI_BOARD_SEL_PROTOCOL_ADDR_BITS+SPI_BOARD_SEL_PROTOCOL_DATA_BITS+1; -- Total data size = read/write bit + address + data

################################################################################
#### board select address    address  	input data  read data  read data mask #### ############################################################################################################################################################

####  constant Test 		- gdrb_dp_mux_status_addr_c
Read			8	 			00 			00 			0D 			FF

#### internal reg Test 	- gdrb_dp_mux_line_time_0_addr_c
Read 	 		8	 			01 			00 			00			FF	 	# Read default value
Writ 	 		8	 			01 			11 			00			FF	 	# Test a SPI write....
Read 	 		8	 			01 			00 			11			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_line_time_1_addr_c
Read 	 		8	 			02 			00 			E5			FF	 	# Read default value
Writ 	 		8	 			02 			22 			E5			FF	 	# Test a SPI write....
Read 	 		8	 			02 			00 			22			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_control_addr_c
Read 	 		8	 			03 			00 			00			FF	 	# Read default value
Writ 	 		8	 			03 			33 			00			FF	 	# Test a SPI write....
Read 	 		8	 			03 			00 			33			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_illumin_on_lo_addr_c
Read 	 		8	 			04 			00 			3F			FF	 	# Read default value
Writ 	 		8	 			04 			44 			00			00	 	# Test a SPI write....
Read 	 		8	 			04 			00 			44			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_illumin_on_hi_addr_c
Read 	 		8	 			05 			00 			00			FF	 	# Read default value
Writ 	 		8	 			05 			55 			00			FF	 	# Test a SPI write....
Read 	 		8	 			05 			00 			55			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_illumin_off_lo_addr_c
Read 	 		8	 			06 			00 			3F			FF	 	# Read default value
Writ 	 		8	 			06 			66 			00			00	 	# Test a SPI write....
Read 	 		8	 			06 			00 			66			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_illumin_off_hi_addr_c
Read 	 		8	 			07 			00 			00			FF	 	# Read default value
Writ 	 		8	 			07 			77 			00			00	 	# Test a SPI write....
Read 	 		8	 			07 			00 			77			FF	 	# ....does a write to the reg map register

####  constant Test 		- gdrb_dp_mux_ues_position_addr_c thru gdrb_dp_mux_ues_year_month_addr_c
Read			8	 			0C 			00 			FF 			FF
Read			8	 			0D 			00 			10 			FF
Read			8	 			0E 			00 			24 			FF
Read			8	 			0F 			00 			26 			FF

#### internal reg Test 	- gdrb_dp_mux_SkipPixels_0_Len_addr_c
Read 	 		8	 			10 			00 			00			FF	 	# Read default value
Writ 	 		8	 			10 			88 			00			FF	 	# Test a SPI write....
Read 	 		8	 			10 			00 			88			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_SkipPixels_1_Len_addr_c
Read 	 		8	 			11 			00 			00			FF	 	# Read default value
Writ 	 		8	 			11 			99 			00			FF	 	# Test a SPI write....
Read 	 		8	 			11 			00 			99			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_RealImage_0_Len_addr_c
Read 	 		8	 			12 			00 			00			FF	 	# Read default value
Writ 	 		8	 			12 			11 			00			FF	 	# Test a SPI write....
Read 	 		8	 			12 			00 			11			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_RealImage_1_Len_addr_c
Read 	 		8	 			13 			00 			00			FF	 	# Read default value
Writ 	 		8	 			13 			22 			00			FF	 	# Test a SPI write....
Read 	 		8	 			13 			00 			22			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_pattern_control_addr_c
Read 	 		8	 			21 			00 			00			FF	 	# Read default value
Writ 	 		8	 			21 			11 			00			FF	 	# Test a SPI write....
Read 	 		8	 			21 			00 			11			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_front_porch_lo_addr_c
Read 	 		8	 			24 			00 			00			FF	 	# Read default value
Writ 	 		8	 			24 			44 			00			FF	 	# Test a SPI write....
Read 	 		8	 			24 			00 			44			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_front_porch_hi_addr_c
Read 	 		8	 			25 			00 			00			FF	 	# Read default value
Writ 	 		8	 			25 			55 			00			FF	 	# Test a SPI write....
Read 	 		8	 			25 			00 			55			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_dark_ref_lo_addr_c
Read 	 		8	 			26 			00 			00			FF	 	# Read default value
Writ 	 		8	 			26 			66 			00			FF	 	# Test a SPI write....
Read 	 		8	 			26 			00 			66			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_hi_addr_c
Read 	 		8	 			27 			00 			00			FF	 	# Read default value
Writ 	 		8	 			27 			77 			00			FF	 	# Test a SPI write....
Read 	 		8	 			27 			00 			77			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_back_porch_lo_addr_c
Read 	 		8	 			28 			00 			00			FF	 	# Read default value
Writ 	 		8	 			28 			88 			00			FF	 	# Test a SPI write....
Read 	 		8	 			28 			00 			88			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_back_porch_hi_addr_c
Read 	 		8	 			29 			00 			00			FF	 	# Read default value
Writ 	 		8	 			29 			99 			00			FF	 	# Test a SPI write....
Read 	 		8	 			29 			00 			99			FF	 	# ....does a write to the reg map register

#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_0_addr_c
Read 	 		8	 			2C 			00 			00			FF	 	# Read default value
Writ 	 		8	 			2C 			01 			00			FF	 	# Test a SPI write....
Read 	 		8	 			2C 			00 			01			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_1_addr_c
Read 	 		8	 			2D 			00 			00			FF	 	# Read default value
Writ 	 		8	 			2D 			08 			00			FF	 	# Test a SPI write....
Read 	 		8	 			2D 			00 			08			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_2_addr_c
Read 	 		8	 			2E 			00 			00			FF	 	# Read default value
Writ 	 		8	 			2E 			40 			00			FF	 	# Test a SPI write....
Read 	 		8	 			2E 			00 			40			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_3_addr_c
Read 	 		8	 			2F 			00 			00			FF	 	# Read default value
Writ 	 		8	 			2F 			C0 			00			FF	 	# Test a SPI write....
Read 	 		8	 			2F 			00 			C0			FF	 	# ....does a write to the reg map register
#### The 4 register values above when split into 3 lots of 10 bits inside FPGA should give 10 bit values of - 0x001, 0x002, 0x004

#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_0_addr_c
Read 	 		8	 			30 			00 			00			FF	 	# Read default value
Writ 	 		8	 			30 			01 			00			FF	 	# Test a SPI write....
Read 	 		8	 			30 			00 			01			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_1_addr_c
Read 	 		8	 			31 			00 			00			FF	 	# Read default value
Writ 	 		8	 			31 			08 			00			FF	 	# Test a SPI write....
Read 	 		8	 			31 			00 			08			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_2_addr_c
Read 	 		8	 			32 			00 			00			FF	 	# Read default value
Writ 	 		8	 			32 			40 			00			FF	 	# Test a SPI write....
Read 	 		8	 			32 			00 			40			FF	 	# ....does a write to the reg map register
#### internal reg Test 	- gdrb_dp_mux_dark_ref_value_3_addr_c
Read 	 		8	 			33 			00 			00			FF	 	# Read default value
Writ 	 		8	 			33 			C0 			00			FF	 	# Test a SPI write....
Read 	 		8	 			33 			00 			C0			FF	 	# ....does a write to the reg map register
#### The 4 register values above when split into 3 lots of 10 bits inside FPGA should give 10 bit values of - 0x001, 0x002, 0x004




#### internal reg Test 	- gdrb_dp_mux_crop_control_addr_c							------ WRITING 1 TO BIT 7 OF gdrb_dp_mux_crop_control_addr_c WILL EVENTUALLY RESET WHOLE FPGA !!!!!!!!!!!!
Read 	 		8	 			20 			00 			00			FF	 	# Read default value
Writ 	 		8	 			20 			44 			00			FF	 	# Test a SPI write....
Read 	 		8	 			20 			00 			44			FF	 	# ....does a write to the reg map register
#### out pins Test 		- gdrb_dp_mux_crop_control_addr_c
Writ 	 		8	 			20 			00 			00			00	 	# Test a SPI write....
RdPo			20				00 											# Test pins after above write 
Writ 	 		8	 			20 			AA 			00			00	 	# Test a SPI write.... 			 - bit 4 = TX_RESET_3V3_BAR, bit 6 = SER_BISTEN
RdPo			20				AA 											# Test pins after above write 


#### ####                                                                                                   
#### ####                                                                                                   
#### ####BELOW ARE VANILLA TESTS WITH GENERICS OF E....
#### ####                                                                                                   
#### ########board_select = TRUE
#### ########make_all_addresses_writeable_for_testing = TRUE
#### ########
#### ####....AND 'spi_board_select_pkg.vhd' SET AS ABOV
#### ########
#### ################################################################################
#### #### board select address    address  	input data  read data  read data mask #### #################################################################################################################################################################
#### ################################################################################                                                                                       
#### #### Test all reads
#### Read			8	 			00 			00 			00 			FF
#### Read			8	 			01 			00 			01 			FF
#### Read			8	 			02 			00 			02 			FF
#### Read			8	 			03 			00 			03 			FF
#### Read			8	 			04 			00 			04 			FF
#### Read			8	 			05 			00 			05 			FF
#### Read			8	 			06 			00 			06 			FF
#### Read			8	 			07 			00 			07 			FF
#### Read			8	 			08 			00 			08 			FF
#### Read			8	 			09 			00 			09 			FF
#### Read			8	 			0A 			00 			0A 			FF
#### Read			8	 			0B 			00 			0B 			FF
#### Read			8	 			0C 			00 			0C 			FF
#### Read			8	 			0D 			00 			0D 			FF
#### Read			8	 			0E 			00 			0E 			FF
#### Read			8	 			0F 			00 			0F 			FF
#### Read			8	 			10 			00 			10 			FF
#### Read			8	 			11 			00 			11 			FF
#### Read			8	 			12 			00 			12 			FF
#### Read			8	 			13 			00 			13 			FF
#### Read			8	 			14 			00 			14 			FF
#### Read			8	 			15 			00 			15 			FF
#### Read			8	 			16 			00 			16 			FF
#### Read			8	 			17 			00 			17 			FF
#### Read			8	 			18 			00 			18 			FF
#### Read			8	 			19 			00 			19 			FF
#### Read			8	 			1A 			00 			1A 			FF
#### Read			8	 			1B 			00 			1B 			FF
#### Read			8	 			1C 			00 			1C 			FF
#### Read			8	 			1D 			00 			1D 			FF
#### Read			8	 			1E 			00 			1E 			FF
#### Read			8	 			1F 			00 			1F 			FF
#### Read			8	 			3F 			00 			3F 			FF
#### #### These 2 reads below will wrap around back to addresses 00 and 01 respectively as they are off of the end of the address range of 6 bits
#### Read			8	 			40 			00 			00 			FF
#### Read			8	 			41 			00 			01 			FF
#### 
#### #### Test all write then read them (set MSb just as an extra test)
#### Writ			8	 			00 			00 			00 			00
#### Read			8	 			00 			00 			00 			FF
#### Writ			8	 			01 			11 			00 			00
#### Read			8	 			01 			11 			11 			FF
#### Writ			8	 			02 			22 			00 			00
#### Read			8	 			02 			22 			22 			FF
#### Writ			8	 			03 			33 			00 			00
#### Read			8	 			03 			33 			33 			FF
#### Writ			8	 			04 			44 			00 			00
#### Read			8	 			04 			44 			44 			FF
#### Writ			8	 			05 			55 			00 			00
#### Read			8	 			05 			55 			55 			FF
#### Writ			8	 			06 			66 			00 			00
#### Read			8	 			06 			66 			66 			FF
#### Writ			8	 			07 			77 			00 			00
#### Read			8	 			07 			77 			77 			FF
#### Writ			8	 			08 			88 			00 			00
#### Read			8	 			08 			88 			88 			FF
#### Writ			8	 			09 			99 			00 			00
#### Read			8	 			09 			99 			99 			FF
#### Writ			8	 			0A 			AA 			00 			00
#### Read			8	 			0A 			AA 			AA 			FF
#### Writ			8	 			0B 			BB 			00 			00
#### Read			8	 			0B 			BB 			BB 			FF
#### Writ			8	 			0C 			CC 			00 			00
#### Read			8	 			0C 			CC 			CC 			FF
#### Writ			8	 			0D 			DD 			00 			00
#### Read			8	 			0D 			DD 			DD 			FF
#### Writ			8	 			0E 			EE 			00 			00
#### Read			8	 			0E 			EE 			EE 			FF
#### Writ			8	 			0F 			FF 			00 			00
#### Read			8	 			0F 			FF 			FF 			FF
#### 
#### Writ			8	 			1F 			AA 			00 			00
#### Read			8	 			1F 			FF 			AA 			FF
#### 
#### Writ			8	 			3F 			55 			00 			00
#### Read			8	 			3F 			FF 			55 			FF
#### 
#### #### Read all written registers as an extra test
#### Read			8	 			00 			00 			00 			FF
#### Read			8	 			01 			11 			11 			FF
#### Read			8	 			02 			22 			22 			FF
#### Read			8	 			03 			33 			33 			FF
#### Read			8	 			04 			44 			44 			FF
#### Read			8	 			05 			55 			55 			FF
#### Read			8	 			06 			66 			66 			FF
#### Read			8	 			07 			77 			77 			FF
#### Read			8	 			08 			88 			88 			FF
#### Read			8	 			09 			99 			99 			FF
#### Read			8	 			0A 			AA 			AA 			FF
#### Read			8	 			0B 			BB 			BB 			FF
#### Read			8	 			0C 			CC 			CC 			FF
#### Read			8	 			0D 			DD 			DD 			FF
#### Read			8	 			0E 			EE 			EE 			FF
#### Read			8	 			0F 			FF 			FF 			FF
#### Read			8	 			1F 			FF 			AA 			FF
#### Read			8	 			3F 			FF 			55 			FF

