{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 01:32:27 2021 " "Info: Processing started: Tue May 11 01:32:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off registers -c registers --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registers -c registers --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sel0 " "Info: Assuming node \"sel0\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 256 448 616 272 "sel0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "write0/read1 " "Info: Assuming node \"write0/read1\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 304 440 608 320 "write0/read1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "write0/read1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 144 488 656 160 "cp" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel1 " "Info: Assuming node \"sel1\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 224 440 608 240 "sel1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "registerwr:inst1\|inst8 " "Info: Detected gated clock \"registerwr:inst1\|inst8\" as buffer" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "registerwr:inst1\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "registerwr:inst3\|inst8 " "Info: Detected gated clock \"registerwr:inst3\|inst8\" as buffer" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "registerwr:inst3\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sel0 " "Info: No valid register-to-register data paths exist for clock \"sel0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write0/read1 " "Info: No valid register-to-register data paths exist for clock \"write0/read1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cp " "Info: No valid register-to-register data paths exist for clock \"cp\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sel1 " "Info: No valid register-to-register data paths exist for clock \"sel1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "registerwr:inst3\|inst1 d6 cp 2.850 ns register " "Info: tsu for register \"registerwr:inst3\|inst1\" (data pin = \"d6\", clock pin = \"cp\") is 2.850 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.080 ns + Longest pin register " "Info: + Longest pin to register delay is 8.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns d6 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'd6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d6 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 568 488 656 584 "d6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.635 ns) + CELL(0.460 ns) 8.080 ns registerwr:inst3\|inst1 2 REG LCFF_X9_Y9_N9 1 " "Info: 2: + IC(6.635 ns) + CELL(0.460 ns) = 8.080 ns; Loc. = LCFF_X9_Y9_N9; Fanout = 1; REG Node = 'registerwr:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.095 ns" { d6 registerwr:inst3|inst1 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 320 456 520 400 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 17.88 % ) " "Info: Total cell delay = 1.445 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.635 ns ( 82.12 % ) " "Info: Total interconnect delay = 6.635 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { d6 registerwr:inst3|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.080 ns" { d6 {} d6~combout {} registerwr:inst3|inst1 {} } { 0.000ns 0.000ns 6.635ns } { 0.000ns 0.985ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 320 456 520 400 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 5.190 ns - Shortest register " "Info: - Shortest clock path from clock \"cp\" to destination register is 5.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cp 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 144 488 656 160 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.615 ns) 2.903 ns registerwr:inst3\|inst8 2 COMB LCCOMB_X1_Y9_N28 1 " "Info: 2: + IC(1.303 ns) + CELL(0.615 ns) = 2.903 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; COMB Node = 'registerwr:inst3\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { cp registerwr:inst3|inst8 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.646 ns registerwr:inst3\|inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(0.743 ns) + CELL(0.000 ns) = 3.646 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'registerwr:inst3\|inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 5.190 ns registerwr:inst3\|inst1 4 REG LCFF_X9_Y9_N9 1 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 5.190 ns; Loc. = LCFF_X9_Y9_N9; Fanout = 1; REG Node = 'registerwr:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { registerwr:inst3|inst8~clkctrl registerwr:inst3|inst1 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 320 456 520 400 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 43.66 % ) " "Info: Total cell delay = 2.266 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 56.34 % ) " "Info: Total interconnect delay = 2.924 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.190 ns" { cp registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl registerwr:inst3|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.190 ns" { cp {} cp~combout {} registerwr:inst3|inst8 {} registerwr:inst3|inst8~clkctrl {} registerwr:inst3|inst1 {} } { 0.000ns 0.000ns 1.303ns 0.743ns 0.878ns } { 0.000ns 0.985ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { d6 registerwr:inst3|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.080 ns" { d6 {} d6~combout {} registerwr:inst3|inst1 {} } { 0.000ns 0.000ns 6.635ns } { 0.000ns 0.985ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.190 ns" { cp registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl registerwr:inst3|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.190 ns" { cp {} cp~combout {} registerwr:inst3|inst8 {} registerwr:inst3|inst8~clkctrl {} registerwr:inst3|inst1 {} } { 0.000ns 0.000ns 1.303ns 0.743ns 0.878ns } { 0.000ns 0.985ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "write0/read1 q6 registerwr:inst3\|inst1 11.544 ns register " "Info: tco from clock \"write0/read1\" to destination pin \"q6\" through register \"registerwr:inst3\|inst1\" is 11.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write0/read1 source 5.460 ns + Longest register " "Info: + Longest clock path from clock \"write0/read1\" to source register is 5.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns write0/read1 1 CLK PIN_15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 2; CLK Node = 'write0/read1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { write0/read1 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 304 440 608 320 "write0/read1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.505 ns) 3.173 ns registerwr:inst3\|inst8 2 COMB LCCOMB_X1_Y9_N28 1 " "Info: 2: + IC(1.673 ns) + CELL(0.505 ns) = 3.173 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; COMB Node = 'registerwr:inst3\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { write0/read1 registerwr:inst3|inst8 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.916 ns registerwr:inst3\|inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(0.743 ns) + CELL(0.000 ns) = 3.916 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'registerwr:inst3\|inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 5.460 ns registerwr:inst3\|inst1 4 REG LCFF_X9_Y9_N9 1 " "Info: 4: + IC(0.878 ns) + CELL(0.666 ns) = 5.460 ns; Loc. = LCFF_X9_Y9_N9; Fanout = 1; REG Node = 'registerwr:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { registerwr:inst3|inst8~clkctrl registerwr:inst3|inst1 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 320 456 520 400 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 39.67 % ) " "Info: Total cell delay = 2.166 ns ( 39.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.294 ns ( 60.33 % ) " "Info: Total interconnect delay = 3.294 ns ( 60.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { write0/read1 registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl registerwr:inst3|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.460 ns" { write0/read1 {} write0/read1~combout {} registerwr:inst3|inst8 {} registerwr:inst3|inst8~clkctrl {} registerwr:inst3|inst1 {} } { 0.000ns 0.000ns 1.673ns 0.743ns 0.878ns } { 0.000ns 0.995ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 320 456 520 400 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.780 ns + Longest register pin " "Info: + Longest register to pin delay is 5.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerwr:inst3\|inst1 1 REG LCFF_X9_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y9_N9; Fanout = 1; REG Node = 'registerwr:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerwr:inst3|inst1 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 320 456 520 400 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.206 ns) 1.614 ns selector:inst2\|inst35 2 COMB LCCOMB_X1_Y9_N24 1 " "Info: 2: + IC(1.408 ns) + CELL(0.206 ns) = 1.614 ns; Loc. = LCCOMB_X1_Y9_N24; Fanout = 1; COMB Node = 'selector:inst2\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { registerwr:inst3|inst1 selector:inst2|inst35 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/wangyi/task-4/registers/selector.bdf" { { 200 576 640 248 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(3.096 ns) 5.780 ns q6 3 PIN PIN_35 0 " "Info: 3: + IC(1.070 ns) + CELL(3.096 ns) = 5.780 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'q6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.166 ns" { selector:inst2|inst35 q6 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 288 1312 1488 304 "q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.302 ns ( 57.13 % ) " "Info: Total cell delay = 3.302 ns ( 57.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 42.87 % ) " "Info: Total interconnect delay = 2.478 ns ( 42.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.780 ns" { registerwr:inst3|inst1 selector:inst2|inst35 q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.780 ns" { registerwr:inst3|inst1 {} selector:inst2|inst35 {} q6 {} } { 0.000ns 1.408ns 1.070ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { write0/read1 registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl registerwr:inst3|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.460 ns" { write0/read1 {} write0/read1~combout {} registerwr:inst3|inst8 {} registerwr:inst3|inst8~clkctrl {} registerwr:inst3|inst1 {} } { 0.000ns 0.000ns 1.673ns 0.743ns 0.878ns } { 0.000ns 0.995ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.780 ns" { registerwr:inst3|inst1 selector:inst2|inst35 q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.780 ns" { registerwr:inst3|inst1 {} selector:inst2|inst35 {} q6 {} } { 0.000ns 1.408ns 1.070ns } { 0.000ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel0 q4 12.691 ns Longest " "Info: Longest tpd from source pin \"sel0\" to destination pin \"q4\" is 12.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns sel0 1 CLK PIN_14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 9; CLK Node = 'sel0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 256 448 616 272 "sel0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.064 ns) + CELL(0.650 ns) 7.709 ns selector:inst2\|inst37 2 COMB LCCOMB_X1_Y9_N16 1 " "Info: 2: + IC(6.064 ns) + CELL(0.650 ns) = 7.709 ns; Loc. = LCCOMB_X1_Y9_N16; Fanout = 1; COMB Node = 'selector:inst2\|inst37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { sel0 selector:inst2|inst37 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/wangyi/task-4/registers/selector.bdf" { { 392 576 640 440 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(3.276 ns) 12.691 ns q4 3 PIN PIN_56 0 " "Info: 3: + IC(1.706 ns) + CELL(3.276 ns) = 12.691 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'q4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.982 ns" { selector:inst2|inst37 q4 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 320 1312 1488 336 "q4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.921 ns ( 38.78 % ) " "Info: Total cell delay = 4.921 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.770 ns ( 61.22 % ) " "Info: Total interconnect delay = 7.770 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.691 ns" { sel0 selector:inst2|inst37 q4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.691 ns" { sel0 {} sel0~combout {} selector:inst2|inst37 {} q4 {} } { 0.000ns 0.000ns 6.064ns 1.706ns } { 0.000ns 0.995ns 0.650ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "registerwr:inst1\|inst2 d5 write0/read1 3.694 ns register " "Info: th for register \"registerwr:inst1\|inst2\" (data pin = \"d5\", clock pin = \"write0/read1\") is 3.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write0/read1 destination 5.462 ns + Longest register " "Info: + Longest clock path from clock \"write0/read1\" to destination register is 5.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns write0/read1 1 CLK PIN_15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 2; CLK Node = 'write0/read1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { write0/read1 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 304 440 608 320 "write0/read1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.505 ns) 3.175 ns registerwr:inst1\|inst8 2 COMB LCCOMB_X1_Y9_N14 1 " "Info: 2: + IC(1.675 ns) + CELL(0.505 ns) = 3.175 ns; Loc. = LCCOMB_X1_Y9_N14; Fanout = 1; COMB Node = 'registerwr:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { write0/read1 registerwr:inst1|inst8 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.000 ns) 3.925 ns registerwr:inst1\|inst8~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(0.750 ns) + CELL(0.000 ns) = 3.925 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'registerwr:inst1\|inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 5.462 ns registerwr:inst1\|inst2 4 REG LCFF_X1_Y9_N13 1 " "Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 5.462 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 1; REG Node = 'registerwr:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { registerwr:inst1|inst8~clkctrl registerwr:inst1|inst2 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 432 456 520 512 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 39.66 % ) " "Info: Total cell delay = 2.166 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.296 ns ( 60.34 % ) " "Info: Total interconnect delay = 3.296 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { write0/read1 registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl registerwr:inst1|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { write0/read1 {} write0/read1~combout {} registerwr:inst1|inst8 {} registerwr:inst1|inst8~clkctrl {} registerwr:inst1|inst2 {} } { 0.000ns 0.000ns 1.675ns 0.750ns 0.871ns } { 0.000ns 0.995ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 432 456 520 512 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.074 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns d5 1 PIN PIN_28 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 2; PIN Node = 'd5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d5 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 584 488 656 600 "d5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.460 ns) 2.074 ns registerwr:inst1\|inst2 2 REG LCFF_X1_Y9_N13 1 " "Info: 2: + IC(0.474 ns) + CELL(0.460 ns) = 2.074 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 1; REG Node = 'registerwr:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { d5 registerwr:inst1|inst2 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 432 456 520 512 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 77.15 % ) " "Info: Total cell delay = 1.600 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.474 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.474 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { d5 registerwr:inst1|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.074 ns" { d5 {} d5~combout {} registerwr:inst1|inst2 {} } { 0.000ns 0.000ns 0.474ns } { 0.000ns 1.140ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { write0/read1 registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl registerwr:inst1|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { write0/read1 {} write0/read1~combout {} registerwr:inst1|inst8 {} registerwr:inst1|inst8~clkctrl {} registerwr:inst1|inst2 {} } { 0.000ns 0.000ns 1.675ns 0.750ns 0.871ns } { 0.000ns 0.995ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { d5 registerwr:inst1|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.074 ns" { d5 {} d5~combout {} registerwr:inst1|inst2 {} } { 0.000ns 0.000ns 0.474ns } { 0.000ns 1.140ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 01:32:27 2021 " "Info: Processing ended: Tue May 11 01:32:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
