<html>
<head>
<title>Mesa Source Code Documentation</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>
<div class="qindex">
<a class="qindex" href="../main/index.html">core</a> |
<a class="qindex" href="../glapi/index.html">glapi</a> |
<a class="qindex" href="../glsl/index.html">glsl</a> |
<a class="qindex" href="../nir/index.html">nir</a> |
<a class="qindex" href="../vbo/index.html">vbo</a> |
<a class="qindex" href="../math/index.html">math</a> |
<a class="qindex" href="../swrast/index.html">swrast</a> |
<a class="qindex" href="../swrast_setup/index.html">swrast_setup</a> |
<a class="qindex" href="../tnl/index.html">tnl</a> |
<a class="qindex" href="../tnl_dd/index.html">tnl_dd</a> |
<a class="qindex" href="../gbm/index.html">gbm</a> |
<a class="qindex" href="../i965/index.html">i965</a>
</div>
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_9172db528ee902c60f00bbddd6d6be2b.html">mesa</a></li><li class="navelem"><a class="el" href="dir_18c0559f0dc03c9de8793d4f4d9250e0.html">drivers</a></li><li class="navelem"><a class="el" href="dir_f9d2f2c49ee9856d84d18416dd980e1f.html">dri</a></li><li class="navelem"><a class="el" href="dir_402a52f95aa7794c8781e5eebb48eed0.html">i965</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">brw_pipe_control.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="brw__context_8h.html">brw_context.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="brw__defines_8h.html">brw_defines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="intel__batchbuffer_8h.html">intel_batchbuffer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="intel__fbo_8h.html">intel_fbo.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad7c098c79c379b0da8e84bacace7671b"><td class="memItemLeft" align="right" valign="top">static <a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#ad7c098c79c379b0da8e84bacace7671b">gen8_add_cs_stall_workaround_bits</a> (uint32_t *flags)</td></tr>
<tr class="memdesc:ad7c098c79c379b0da8e84bacace7671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">According to the latest documentation, any PIPE_CONTROL with the "Command Streamer Stall" bit set must also have another bit set, with five different options:  <a href="#ad7c098c79c379b0da8e84bacace7671b">More...</a><br /></td></tr>
<tr class="separator:ad7c098c79c379b0da8e84bacace7671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f072dd86b9ef4396d839a8b473606b3"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a0f072dd86b9ef4396d839a8b473606b3">gen7_cs_stall_every_four_pipe_controls</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw, uint32_t flags)</td></tr>
<tr class="separator:a0f072dd86b9ef4396d839a8b473606b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b43a6d4e729b2f9eeadd67f9fae8c62"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw, uint32_t flags)</td></tr>
<tr class="memdesc:a0b43a6d4e729b2f9eeadd67f9fae8c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a PIPE_CONTROL with various flushing flags.  <a href="#a0b43a6d4e729b2f9eeadd67f9fae8c62">More...</a><br /></td></tr>
<tr class="separator:a0b43a6d4e729b2f9eeadd67f9fae8c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e9ae0442c7f6b83f6b2f802c3768c1"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a61e9ae0442c7f6b83f6b2f802c3768c1">brw_emit_pipe_control_write</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw, uint32_t flags, drm_intel_bo *bo, uint32_t offset, uint32_t imm_lower, uint32_t imm_upper)</td></tr>
<tr class="memdesc:a61e9ae0442c7f6b83f6b2f802c3768c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a PIPE_CONTROL that writes to a buffer object.  <a href="#a61e9ae0442c7f6b83f6b2f802c3768c1">More...</a><br /></td></tr>
<tr class="separator:a61e9ae0442c7f6b83f6b2f802c3768c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db52e65691e8aeee8161d02e17630d6"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a2db52e65691e8aeee8161d02e17630d6">brw_emit_depth_stall_flushes</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw)</td></tr>
<tr class="memdesc:a2db52e65691e8aeee8161d02e17630d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restriction [DevSNB, DevIVB]:  <a href="#a2db52e65691e8aeee8161d02e17630d6">More...</a><br /></td></tr>
<tr class="separator:a2db52e65691e8aeee8161d02e17630d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60be86f24b2e1a05ce482dc162a2ba00"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a60be86f24b2e1a05ce482dc162a2ba00">gen7_emit_vs_workaround_flush</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw)</td></tr>
<tr class="memdesc:a60be86f24b2e1a05ce482dc162a2ba00"><td class="mdescLeft">&#160;</td><td class="mdescRight">From the Ivybridge PRM, Volume 2 Part 1, Section 3.2 (VS Stage Input): "A PIPE_CONTROL with Post-Sync Operation set to 1h and a depth stall needs to be sent just prior to any 3DSTATE_VS, 3DSTATE_URB_VS, 3DSTATE_CONSTANT_VS, 3DSTATE_BINDING_TABLE_POINTER_VS, 3DSTATE_SAMPLER_STATE_POINTER_VS command.  <a href="#a60be86f24b2e1a05ce482dc162a2ba00">More...</a><br /></td></tr>
<tr class="separator:a60be86f24b2e1a05ce482dc162a2ba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c669180fbf8afa4d9a1b5dc575e8a26"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a2c669180fbf8afa4d9a1b5dc575e8a26">gen7_emit_cs_stall_flush</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw)</td></tr>
<tr class="memdesc:a2c669180fbf8afa4d9a1b5dc575e8a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a PIPE_CONTROL command for gen7 with the CS Stall bit set.  <a href="#a2c669180fbf8afa4d9a1b5dc575e8a26">More...</a><br /></td></tr>
<tr class="separator:a2c669180fbf8afa4d9a1b5dc575e8a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6322e8703cbfc3ccdc83e64617eeb3f9"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a6322e8703cbfc3ccdc83e64617eeb3f9">brw_emit_post_sync_nonzero_flush</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw)</td></tr>
<tr class="memdesc:a6322e8703cbfc3ccdc83e64617eeb3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits a PIPE_CONTROL with a non-zero post-sync operation, for implementing two workarounds on gen6.  <a href="#a6322e8703cbfc3ccdc83e64617eeb3f9">More...</a><br /></td></tr>
<tr class="separator:a6322e8703cbfc3ccdc83e64617eeb3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad4a2728d541a3f27b06e2ce5a09c7d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#aaad4a2728d541a3f27b06e2ce5a09c7d">brw_emit_mi_flush</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw)</td></tr>
<tr class="separator:aaad4a2728d541a3f27b06e2ce5a09c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45729fe84467d944569146c953c560d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#ad45729fe84467d944569146c953c560d">brw_init_pipe_control</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw, const struct gen_device_info *devinfo)</td></tr>
<tr class="separator:ad45729fe84467d944569146c953c560d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f77f5539a427fa803da377ab026bad0"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="brw__pipe__control_8c.html#a7f77f5539a427fa803da377ab026bad0">brw_fini_pipe_control</a> (struct <a class="el" href="structbrw__context.html">brw_context</a> *brw)</td></tr>
<tr class="separator:a7f77f5539a427fa803da377ab026bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2db52e65691e8aeee8161d02e17630d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db52e65691e8aeee8161d02e17630d6">&sect;&nbsp;</a></span>brw_emit_depth_stall_flushes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> brw_emit_depth_stall_flushes </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restriction [DevSNB, DevIVB]: </p>
<p>Prior to changing Depth/Stencil Buffer state (i.e. any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set), followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set), followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH). </p>

<p>References <a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush()</a>, <a class="el" href="structbrw__context.html#a32b1f0a8fdd45fea58ffb65d8f97a1df">brw_context::gen</a>, <a class="el" href="brw__defines_8h.html#a15797909a57d621219f7031f15a87590">PIPE_CONTROL_DEPTH_CACHE_FLUSH</a>, and <a class="el" href="brw__defines_8h.html#ad6796d56c1458ec8e4d8640c15602172">PIPE_CONTROL_DEPTH_STALL</a>.</p>

<p>Referenced by <a class="el" href="genX__blorp__exec_8c.html#a0c10d81ce64e627c1f71c458e5b50a2d">blorp_exec()</a>, <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="brw__misc__state_8c.html#ae989959aa93e287e8a3b322fcb3fe6fc">brw_emit_depth_stencil_hiz()</a>, <a class="el" href="gen8__depth__state_8c.html#ab03e69257501b43ff0b7f3d372e2cd82">emit_depth_packets()</a>, <a class="el" href="gen6__depth__state_8c.html#ad501447e59256e5c6f58450d05f4d81c">gen6_emit_depth_stencil_hiz()</a>, and <a class="el" href="gen7__misc__state_8c.html#a30acb146a416206f71ef8c9588617388">gen7_emit_depth_stencil_hiz()</a>.</p>

</div>
</div>
<a id="aaad4a2728d541a3f27b06e2ce5a09c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad4a2728d541a3f27b06e2ce5a09c7d">&sect;&nbsp;</a></span>brw_emit_mi_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> brw_emit_mi_flush </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="intel__batchbuffer_8h.html#a4b8e745696f6e0bdb4a9247a513dc299">ADVANCE_BATCH</a>, <a class="el" href="structbrw__context.html#aee33040c7b0ca50d9f8713eaa31855e5">brw_context::batch</a>, <a class="el" href="intel__batchbuffer_8h.html#a246bd26196a3c3f2d82f94ee3fc9372d">BEGIN_BATCH_BLT</a>, <a class="el" href="brw__context_8h.html#a94071920943afab8e93dddfeaff05ad7a214e3833a214cd18f41cd9b3dd91da7b">BLT_RING</a>, <a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush()</a>, <a class="el" href="structbrw__context.html#a32b1f0a8fdd45fea58ffb65d8f97a1df">brw_context::gen</a>, <a class="el" href="brw__defines_8h.html#a7a5c461a60320c41c14c48287e4d8c41">MI_FLUSH_DW</a>, <a class="el" href="intel__batchbuffer_8h.html#a17b64616564afb9e0fdbdd423470503d">OUT_BATCH</a>, <a class="el" href="brw__defines_8h.html#a4cbbd43a60af69a7bf90df5897311419">PIPE_CONTROL_CONST_CACHE_INVALIDATE</a>, <a class="el" href="brw__defines_8h.html#a4fc4c73e254fe72d35ec46d615e2366c">PIPE_CONTROL_CS_STALL</a>, <a class="el" href="brw__defines_8h.html#a15797909a57d621219f7031f15a87590">PIPE_CONTROL_DEPTH_CACHE_FLUSH</a>, <a class="el" href="brw__defines_8h.html#a097420d899594925ae97ebd383b99cf7">PIPE_CONTROL_INSTRUCTION_INVALIDATE</a>, <a class="el" href="brw__defines_8h.html#a0952613355c3bed1d2b789c4481f282f">PIPE_CONTROL_NO_WRITE</a>, <a class="el" href="brw__defines_8h.html#a4ebcaecde2d206d5822dd60b5ce1fa07">PIPE_CONTROL_RENDER_TARGET_FLUSH</a>, <a class="el" href="brw__defines_8h.html#a23444ed779c4128628b55e15433da1b5">PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE</a>, <a class="el" href="brw__defines_8h.html#a33bbedf4d6f9ce32cf46f65c62e095dd">PIPE_CONTROL_VF_CACHE_INVALIDATE</a>, and <a class="el" href="structintel__batchbuffer.html#a9dc55a659509ca021cd5d09158d1d54e">intel_batchbuffer::ring</a>.</p>

<p>Referenced by <a class="el" href="brw__performance__query_8c.html#a15512cab16c461bd0edd2335cf6a03b0">brw_begin_perf_query()</a>, <a class="el" href="intel__buffer__objects_8c.html#a3a15ac7dc64f555f2570c533620c722d">brw_copy_buffer_subdata()</a>, <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="brw__draw_8c.html#aacdb250b14177c4eba711aa568204873">brw_emit_prim()</a>, <a class="el" href="brw__performance__query_8c.html#a3485397870e84d9925945f6feb84fe43">brw_end_perf_query()</a>, <a class="el" href="brw__sync_8c.html#a098c92558eee7901c759b88491ee2d47">brw_fence_insert_locked()</a>, <a class="el" href="intel__batchbuffer_8c.html#a65777dd5ff303b77fa6358c7a2257039">brw_finish_batch()</a>, <a class="el" href="intel__fbo_8h.html#a287ff64b2b1bba33d71b1ba36b0d9b54">brw_render_cache_set_check_flush()</a>, <a class="el" href="gen6__sol_8c.html#ab2210d5a7a52b0bfc5f7402212d6a676">brw_save_primitives_written_counters()</a>, <a class="el" href="intel__buffer__objects_8c.html#ac81e0296a6228d2fbd5092c060738099">brw_unmap_buffer()</a>, <a class="el" href="gen6__queryobj_8c.html#ad2ca67a331ba671ff8b8c9e22de720bb">emit_pipeline_stat()</a>, <a class="el" href="gen6__urb_8c.html#a0a8360dda42889514d0768244ee4c300">gen6_upload_urb()</a>, <a class="el" href="gen7__sol__state_8c.html#acb529d504557ef61ae2189554ddf414a">gen7_pause_transform_feedback()</a>, <a class="el" href="hsw__sol_8c.html#af2af6c54d1087dfec2aaa0eda528515d">hsw_pause_transform_feedback()</a>, <a class="el" href="intel__tex__image_8c.html#a5324e30021fc1e2ccfdbbfaec8ffd064">intel_get_tex_sub_image()</a>, <a class="el" href="intel__blit_8c.html#ab701f52716c95a33b92bd45d598ccaf0">intel_miptree_set_alpha_to_one()</a>, <a class="el" href="intel__tex_8c.html#aebfe87766d4eeb0e13d37461477220a3">intel_texture_barrier()</a>, <a class="el" href="intel__blit_8h.html#a168686c03da0da9ec3f0403f5d55e099">intelEmitCopyBlit()</a>, <a class="el" href="intel__blit_8h.html#acee2082c7a8611c88915a688c4c451a0">intelEmitImmediateColorExpandBlit()</a>, <a class="el" href="intel__pixel__read_8c.html#aaff932d8321bda1bb1a050a8c364c0a8">intelReadPixels()</a>, <a class="el" href="hsw__sol_8c.html#abea59f496cc6b77181481cfc6e34672f">save_prim_start_values()</a>, <a class="el" href="hsw__sol_8c.html#acd3780605ce49b58311daea70c924900">tally_prims_written()</a>, <a class="el" href="gen6__queryobj_8c.html#a2713d325b98d954a0a08b8c4fe22bab3">write_primitives_generated()</a>, <a class="el" href="gen6__queryobj_8c.html#a8a231e7fa92e207fbc30d0df1241ac9a">write_xfb_overflow_streams()</a>, and <a class="el" href="gen6__queryobj_8c.html#a7c02fe5493c659326cce16402e078da4">write_xfb_primitives_written()</a>.</p>

</div>
</div>
<a id="a0b43a6d4e729b2f9eeadd67f9fae8c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b43a6d4e729b2f9eeadd67f9fae8c62">&sect;&nbsp;</a></span>brw_emit_pipe_control_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> brw_emit_pipe_control_flush </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emit a PIPE_CONTROL with various flushing flags. </p>
<p>The caller is responsible for deciding what flags are appropriate for the given generation. </p>

<p>References <a class="el" href="brw__defines_8h.html#ad801635aa82169513caf767acacaee71">_3DSTATE_PIPE_CONTROL</a>, <a class="el" href="intel__batchbuffer_8h.html#a4b8e745696f6e0bdb4a9247a513dc299">ADVANCE_BATCH</a>, <a class="el" href="intel__batchbuffer_8h.html#a7d9cc5f4e1a3e4d27c102773652a9e11">BEGIN_BATCH</a>, <a class="el" href="brw__pipe__control_8c.html#a6322e8703cbfc3ccdc83e64617eeb3f9">brw_emit_post_sync_nonzero_flush()</a>, <a class="el" href="structbrw__context.html#a32b1f0a8fdd45fea58ffb65d8f97a1df">brw_context::gen</a>, <a class="el" href="brw__pipe__control_8c.html#a0f072dd86b9ef4396d839a8b473606b3">gen7_cs_stall_every_four_pipe_controls()</a>, <a class="el" href="brw__pipe__control_8c.html#ad7c098c79c379b0da8e84bacace7671b">gen8_add_cs_stall_workaround_bits()</a>, <a class="el" href="intel__batchbuffer_8h.html#a17b64616564afb9e0fdbdd423470503d">OUT_BATCH</a>, <a class="el" href="brw__defines_8h.html#a88df4dc8bf34d5db6d15e47176515dd4">PIPE_CONTROL_CACHE_FLUSH_BITS</a>, <a class="el" href="brw__defines_8h.html#aeb9276c5918c668bcaa5a415585bc762">PIPE_CONTROL_CACHE_INVALIDATE_BITS</a>, <a class="el" href="brw__defines_8h.html#a4fc4c73e254fe72d35ec46d615e2366c">PIPE_CONTROL_CS_STALL</a>, <a class="el" href="brw__defines_8h.html#a4ebcaecde2d206d5822dd60b5ce1fa07">PIPE_CONTROL_RENDER_TARGET_FLUSH</a>, and <a class="el" href="brw__defines_8h.html#a33bbedf4d6f9ce32cf46f65c62e095dd">PIPE_CONTROL_VF_CACHE_INVALIDATE</a>.</p>

<p>Referenced by <a class="el" href="brw__program_8c.html#aae0342ce1e30878412137d11e8c3fa85">brw_blend_barrier()</a>, <a class="el" href="brw__blorp_8h.html#ab0af48c1ea799d6058b2c1e08242adf0">brw_blorp_resolve_color()</a>, <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="brw__pipe__control_8c.html#a2db52e65691e8aeee8161d02e17630d6">brw_emit_depth_stall_flushes()</a>, <a class="el" href="brw__pipe__control_8c.html#aaad4a2728d541a3f27b06e2ce5a09c7d">brw_emit_mi_flush()</a>, <a class="el" href="brw__pipe__control_8c.html#a6322e8703cbfc3ccdc83e64617eeb3f9">brw_emit_post_sync_nonzero_flush()</a>, <a class="el" href="brw__state_8h.html#af3ae16a0176fb746a74b13e8be52bbb8">brw_emit_select_pipeline()</a>, <a class="el" href="brw__clear_8c.html#aa94064fc7b513e66402df1d32d1a7230">brw_fast_clear_depth()</a>, <a class="el" href="intel__batchbuffer_8c.html#a65777dd5ff303b77fa6358c7a2257039">brw_finish_batch()</a>, <a class="el" href="brw__program_8c.html#a6a7ac82869ff64d8d5130ede95aeaa51">brw_memory_barrier()</a>, <a class="el" href="intel__fbo_8h.html#a287ff64b2b1bba33d71b1ba36b0d9b54">brw_render_cache_set_check_flush()</a>, <a class="el" href="brw__queryobj_8c.html#a2fddb7a1e1ab538ec4713039df474a38">brw_write_timestamp()</a>, <a class="el" href="brw__blorp_8c.html#a6c9603de4be2cb3d416ca8d68b4a2ef3">do_single_blorp_clear()</a>, <a class="el" href="gen8__depth__state_8c.html#a590ae68af28887f1745177fb6c6ba1be">gen8_hiz_exec()</a>, <a class="el" href="gen8__depth__state_8c.html#ae3d8b892b2fec78e935d865ce898b2e2">gen8_write_pma_stall_bits()</a>, <a class="el" href="hsw__queryobj_8c.html#a65da1f1c1364d931f3d03bd13b720d69">hsw_result_to_gpr0()</a>, <a class="el" href="intel__tex_8c.html#aebfe87766d4eeb0e13d37461477220a3">intel_texture_barrier()</a>, <a class="el" href="brw__conditional__render_8c.html#a5cf6769afa62abe87d082cd1985a348d">set_predicate_for_result()</a>, <a class="el" href="gen7__l3__state_8c.html#a853786fcee5192a7fc71e1cb4d1a4fad">setup_l3_config()</a>, and <a class="el" href="gen6__vs__state_8c.html#ac4c010453fb47bb9b98f18ce8018f6ee">upload_vs_state()</a>.</p>

</div>
</div>
<a id="a61e9ae0442c7f6b83f6b2f802c3768c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e9ae0442c7f6b83f6b2f802c3768c1">&sect;&nbsp;</a></span>brw_emit_pipe_control_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> brw_emit_pipe_control_write </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">drm_intel_bo *&#160;</td>
          <td class="paramname"><em>bo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm_lower</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm_upper</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emit a PIPE_CONTROL that writes to a buffer object. </p>
<p><code>flags</code> should contain one of the following items:</p><ul>
<li>PIPE_CONTROL_WRITE_IMMEDIATE</li>
<li>PIPE_CONTROL_WRITE_TIMESTAMP</li>
<li>PIPE_CONTROL_WRITE_DEPTH_COUNT </li>
</ul>

<p>References <a class="el" href="brw__defines_8h.html#ad801635aa82169513caf767acacaee71">_3DSTATE_PIPE_CONTROL</a>, <a class="el" href="intel__batchbuffer_8h.html#a4b8e745696f6e0bdb4a9247a513dc299">ADVANCE_BATCH</a>, <a class="el" href="intel__batchbuffer_8h.html#a7d9cc5f4e1a3e4d27c102773652a9e11">BEGIN_BATCH</a>, <a class="el" href="structbrw__context.html#a32b1f0a8fdd45fea58ffb65d8f97a1df">brw_context::gen</a>, <a class="el" href="brw__pipe__control_8c.html#a0f072dd86b9ef4396d839a8b473606b3">gen7_cs_stall_every_four_pipe_controls()</a>, <a class="el" href="brw__pipe__control_8c.html#ad7c098c79c379b0da8e84bacace7671b">gen8_add_cs_stall_workaround_bits()</a>, <a class="el" href="intel__batchbuffer_8h.html#a17b64616564afb9e0fdbdd423470503d">OUT_BATCH</a>, <a class="el" href="intel__batchbuffer_8h.html#aa89a27f8e2322d67ba4ba3a2a51a5466">OUT_RELOC</a>, <a class="el" href="intel__batchbuffer_8h.html#ae9f594caa28fcd06ad9e393185f8918a">OUT_RELOC64</a>, and <a class="el" href="brw__defines_8h.html#ae6652ca2dc4c22d5869c7e11a60f3bb5">PIPE_CONTROL_GLOBAL_GTT_WRITE</a>.</p>

<p>Referenced by <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="brw__pipe__control_8c.html#a6322e8703cbfc3ccdc83e64617eeb3f9">brw_emit_post_sync_nonzero_flush()</a>, <a class="el" href="brw__queryobj_8c.html#a32260ebaeb44b52abac5611ee8272321">brw_write_depth_count()</a>, <a class="el" href="brw__queryobj_8c.html#a2fddb7a1e1ab538ec4713039df474a38">brw_write_timestamp()</a>, <a class="el" href="brw__pipe__control_8c.html#a2c669180fbf8afa4d9a1b5dc575e8a26">gen7_emit_cs_stall_flush()</a>, <a class="el" href="brw__pipe__control_8c.html#a60be86f24b2e1a05ce482dc162a2ba00">gen7_emit_vs_workaround_flush()</a>, <a class="el" href="gen8__depth__state_8c.html#a590ae68af28887f1745177fb6c6ba1be">gen8_hiz_exec()</a>, and <a class="el" href="gen6__queryobj_8c.html#ac6c370969bb193976403bac7740be8d7">set_query_availability()</a>.</p>

</div>
</div>
<a id="a6322e8703cbfc3ccdc83e64617eeb3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6322e8703cbfc3ccdc83e64617eeb3f9">&sect;&nbsp;</a></span>brw_emit_post_sync_nonzero_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> brw_emit_post_sync_nonzero_flush </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emits a PIPE_CONTROL with a non-zero post-sync operation, for implementing two workarounds on gen6. </p>
<p>From section 1.4.7.1 "PIPE_CONTROL" of the Sandy Bridge PRM volume 2 part 1:</p>
<p>[DevSNB-C+{W/A}] Before any depth stall flush (including those produced by non-pipelined state commands), software needs to first send a PIPE_CONTROL with no bits set except Post-Sync Operation != 0.</p>
<p>[Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable =1, a PIPE_CONTROL with any non-zero post-sync-op is required.</p>
<p>And the workaround for these two requires this workaround first:</p>
<p>[Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent BEFORE the pipe-control with a post-sync op and no write-cache flushes.</p>
<p>And this last workaround is tricky because of the requirements on that bit. From section 1.4.7.2.3 "Stall" of the Sandy Bridge PRM volume 2 part 1: </p><pre class="fragment">"1 of the following must also be set:
 - Render Target Cache Flush Enable ([12] of DW1)
 - Depth Cache Flush Enable ([0] of DW1)
 - Stall at Pixel Scoreboard ([1] of DW1)
 - Depth Stall ([13] of DW1)
 - Post-Sync Operation ([13] of DW1)
 - Notify Enable ([8] of DW1)"
</pre><p>The cache flushes require the workaround flush that triggered this one, so we can't use it. Depth stall would trigger the same. Post-sync nonzero is what triggered this second workaround, so we can't use that one either. Notify enable is IRQs, which aren't really our business. That leaves only stall at scoreboard. </p>

<p>References <a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush()</a>, <a class="el" href="brw__pipe__control_8c.html#a61e9ae0442c7f6b83f6b2f802c3768c1">brw_emit_pipe_control_write()</a>, <a class="el" href="brw__defines_8h.html#a4fc4c73e254fe72d35ec46d615e2366c">PIPE_CONTROL_CS_STALL</a>, <a class="el" href="brw__defines_8h.html#ae1da3a17865ba912935bbb27c6fd113a">PIPE_CONTROL_STALL_AT_SCOREBOARD</a>, <a class="el" href="brw__defines_8h.html#ab7bb674eaa9afab254f6ef30b41ddb7d">PIPE_CONTROL_WRITE_IMMEDIATE</a>, and <a class="el" href="structbrw__context.html#ae8ce2a360fb03a3add0ccda0bfb33ff5">brw_context::workaround_bo</a>.</p>

<p>Referenced by <a class="el" href="genX__blorp__exec_8c.html#a0c10d81ce64e627c1f71c458e5b50a2d">blorp_exec()</a>, <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush()</a>, <a class="el" href="brw__state__upload_8c.html#ad3767c7a80fa902d1ffb060d6efe82e6">brw_upload_initial_gpu_state()</a>, and <a class="el" href="brw__state__upload_8c.html#a585aea43d591c2414b451dfa7c0d84f1">brw_upload_pipeline_state()</a>.</p>

</div>
</div>
<a id="a7f77f5539a427fa803da377ab026bad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f77f5539a427fa803da377ab026bad0">&sect;&nbsp;</a></span>brw_fini_pipe_control()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> brw_fini_pipe_control </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="structbrw__context.html#ae8ce2a360fb03a3add0ccda0bfb33ff5">brw_context::workaround_bo</a>.</p>

<p>Referenced by <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, and <a class="el" href="intel__screen_8h.html#a4d3aee4d91bcf453c889aecaada9473c">intelDestroyContext()</a>.</p>

</div>
</div>
<a id="ad45729fe84467d944569146c953c560d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45729fe84467d944569146c953c560d">&sect;&nbsp;</a></span>brw_init_pipe_control()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int brw_init_pipe_control </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct gen_device_info *&#160;</td>
          <td class="paramname"><em>devinfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="structbrw__context.html#a09b215d26b759d54ed8f2f9c65f12ba8">brw_context::bufmgr</a>, <a class="el" href="structbrw__context.html#a9583e2a03de4aedd0979a63cf484024e">brw_context::pipe_controls_since_last_cs_stall</a>, and <a class="el" href="structbrw__context.html#ae8ce2a360fb03a3add0ccda0bfb33ff5">brw_context::workaround_bo</a>.</p>

<p>Referenced by <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, and <a class="el" href="brw__context_8h.html#a0e8d15b43d2915c48c1a740aae0fb0c5">brwCreateContext()</a>.</p>

</div>
</div>
<a id="a0f072dd86b9ef4396d839a8b473606b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f072dd86b9ef4396d839a8b473606b3">&sect;&nbsp;</a></span>gen7_cs_stall_every_four_pipe_controls()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t gen7_cs_stall_every_four_pipe_controls </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="structbrw__context.html#a32b1f0a8fdd45fea58ffb65d8f97a1df">brw_context::gen</a>, <a class="el" href="structbrw__context.html#a8e6ed8fbbefb6e285ca3d1594fcbda3e">brw_context::is_haswell</a>, <a class="el" href="brw__defines_8h.html#a4fc4c73e254fe72d35ec46d615e2366c">PIPE_CONTROL_CS_STALL</a>, and <a class="el" href="structbrw__context.html#a9583e2a03de4aedd0979a63cf484024e">brw_context::pipe_controls_since_last_cs_stall</a>.</p>

<p>Referenced by <a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush()</a>, and <a class="el" href="brw__pipe__control_8c.html#a61e9ae0442c7f6b83f6b2f802c3768c1">brw_emit_pipe_control_write()</a>.</p>

</div>
</div>
<a id="a2c669180fbf8afa4d9a1b5dc575e8a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c669180fbf8afa4d9a1b5dc575e8a26">&sect;&nbsp;</a></span>gen7_emit_cs_stall_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> gen7_emit_cs_stall_flush </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emit a PIPE_CONTROL command for gen7 with the CS Stall bit set. </p>

<p>References <a class="el" href="brw__pipe__control_8c.html#a61e9ae0442c7f6b83f6b2f802c3768c1">brw_emit_pipe_control_write()</a>, <a class="el" href="brw__defines_8h.html#a4fc4c73e254fe72d35ec46d615e2366c">PIPE_CONTROL_CS_STALL</a>, <a class="el" href="brw__defines_8h.html#ab7bb674eaa9afab254f6ef30b41ddb7d">PIPE_CONTROL_WRITE_IMMEDIATE</a>, and <a class="el" href="structbrw__context.html#ae8ce2a360fb03a3add0ccda0bfb33ff5">brw_context::workaround_bo</a>.</p>

<p>Referenced by <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="brw__state_8h.html#af3ae16a0176fb746a74b13e8be52bbb8">brw_emit_select_pipeline()</a>, <a class="el" href="gen7__urb_8c.html#a8a0b9998a478a78a2551021db7739f73">gen7_emit_push_constant_state()</a>, and <a class="el" href="gen7__gs__state_8c.html#ad75c2998eff417546703f045f7c079fb">upload_gs_state()</a>.</p>

</div>
</div>
<a id="a60be86f24b2e1a05ce482dc162a2ba00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60be86f24b2e1a05ce482dc162a2ba00">&sect;&nbsp;</a></span>gen7_emit_vs_workaround_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> gen7_emit_vs_workaround_flush </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structbrw__context.html">brw_context</a> *&#160;</td>
          <td class="paramname"><em>brw</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>From the Ivybridge PRM, Volume 2 Part 1, Section 3.2 (VS Stage Input): "A PIPE_CONTROL with Post-Sync Operation set to 1h and a depth stall needs to be sent just prior to any 3DSTATE_VS, 3DSTATE_URB_VS, 3DSTATE_CONSTANT_VS, 3DSTATE_BINDING_TABLE_POINTER_VS, 3DSTATE_SAMPLER_STATE_POINTER_VS command. </p>
<p>Only one PIPE_CONTROL needs to be sent before any combination of VS associated 3DSTATE." </p>

<p>References <a class="el" href="brw__pipe__control_8c.html#a61e9ae0442c7f6b83f6b2f802c3768c1">brw_emit_pipe_control_write()</a>, <a class="el" href="structbrw__context.html#a32b1f0a8fdd45fea58ffb65d8f97a1df">brw_context::gen</a>, <a class="el" href="brw__defines_8h.html#ad6796d56c1458ec8e4d8640c15602172">PIPE_CONTROL_DEPTH_STALL</a>, <a class="el" href="brw__defines_8h.html#ab7bb674eaa9afab254f6ef30b41ddb7d">PIPE_CONTROL_WRITE_IMMEDIATE</a>, and <a class="el" href="structbrw__context.html#ae8ce2a360fb03a3add0ccda0bfb33ff5">brw_context::workaround_bo</a>.</p>

<p>Referenced by <a class="el" href="brw__context_8h.html#a515786ba3c44ae847d7f1592097f8756">brw_depth_writes_enabled()</a>, <a class="el" href="gen6__vs__state_8c.html#abde16f4cb87179714bce70213e3be807">gen6_upload_vs_push_constants()</a>, <a class="el" href="brw__sampler__state_8c.html#a6269e8fe04c8d90bfa15a254208e9197">gen7_emit_sampler_state_pointers_xs()</a>, <a class="el" href="gen7__urb_8c.html#ae45b74909222cca3d8c3e2e2157b347c">gen7_upload_urb()</a>, and <a class="el" href="gen7__vs__state_8c.html#ac4c010453fb47bb9b98f18ce8018f6ee">upload_vs_state()</a>.</p>

</div>
</div>
<a id="ad7c098c79c379b0da8e84bacace7671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c098c79c379b0da8e84bacace7671b">&sect;&nbsp;</a></span>gen8_add_cs_stall_workaround_bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="elRef" doxygen="/opt/mesa/i965/mesa/doxygen/math.tag:../math/" href="../math/m__copy__tmp_8h.html#ac9c84fa68bbad002983e35ce3663c686">void</a> gen8_add_cs_stall_workaround_bits </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>According to the latest documentation, any PIPE_CONTROL with the "Command Streamer Stall" bit set must also have another bit set, with five different options: </p>
<ul>
<li>Render Target Cache Flush</li>
<li>Depth Cache Flush</li>
<li>Stall at Pixel Scoreboard</li>
<li>Post-Sync Operation</li>
<li>Depth Stall</li>
<li>DC Flush Enable</li>
</ul>
<p>I chose "Stall at Pixel Scoreboard" since we've used it effectively in the past, but the choice is fairly arbitrary. </p>

<p>References <a class="el" href="brw__defines_8h.html#a4fc4c73e254fe72d35ec46d615e2366c">PIPE_CONTROL_CS_STALL</a>, <a class="el" href="brw__defines_8h.html#a417ff701a9022208b5bbcaec3d2fceb8">PIPE_CONTROL_DATA_CACHE_FLUSH</a>, <a class="el" href="brw__defines_8h.html#a15797909a57d621219f7031f15a87590">PIPE_CONTROL_DEPTH_CACHE_FLUSH</a>, <a class="el" href="brw__defines_8h.html#ad6796d56c1458ec8e4d8640c15602172">PIPE_CONTROL_DEPTH_STALL</a>, <a class="el" href="brw__defines_8h.html#a4ebcaecde2d206d5822dd60b5ce1fa07">PIPE_CONTROL_RENDER_TARGET_FLUSH</a>, <a class="el" href="brw__defines_8h.html#ae1da3a17865ba912935bbb27c6fd113a">PIPE_CONTROL_STALL_AT_SCOREBOARD</a>, <a class="el" href="brw__defines_8h.html#a50990303316920ad65d4ea93e3d4a35e">PIPE_CONTROL_WRITE_DEPTH_COUNT</a>, <a class="el" href="brw__defines_8h.html#ab7bb674eaa9afab254f6ef30b41ddb7d">PIPE_CONTROL_WRITE_IMMEDIATE</a>, and <a class="el" href="brw__defines_8h.html#a4ccab702c4c9f9fd50086a2ab4323cf7">PIPE_CONTROL_WRITE_TIMESTAMP</a>.</p>

<p>Referenced by <a class="el" href="brw__pipe__control_8c.html#a0b43a6d4e729b2f9eeadd67f9fae8c62">brw_emit_pipe_control_flush()</a>, and <a class="el" href="brw__pipe__control_8c.html#a61e9ae0442c7f6b83f6b2f802c3768c1">brw_emit_pipe_control_write()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
