

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sat Jan 16 19:33:23 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fir1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     14|       0|    346|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     112|    168|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|     642|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|     754|    541|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |fir_ap_start_s_axi_U  |fir_ap_start_s_axi  |        0|      0|  112|  168|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                 |                    |        0|      0|  112|  168|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_192_p2  |     *    |      2|  0|  20|          32|           8|
    |mul_ln700_2_fu_198_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln700_3_fu_114_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln700_4_fu_120_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln700_5_fu_126_p2  |     *    |      2|  0|  20|          32|           8|
    |mul_ln700_6_fu_132_p2  |     *    |      2|  0|  20|          32|           6|
    |mul_ln700_fu_186_p2    |     *    |      2|  0|  20|          32|           6|
    |add_ln700_1_fu_222_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_204_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_208_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_212_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_218_p2    |     +    |      0|  0|  39|          32|          32|
    |y_V                    |     +    |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     14|  0| 346|         416|         247|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln700_4_reg_279         |  32|   0|   32|          0|
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |mul_ln700_1_reg_269         |  32|   0|   32|          0|
    |mul_ln700_2_reg_274         |  32|   0|   32|          0|
    |mul_ln700_3_reg_244         |  30|   0|   32|          2|
    |mul_ln700_4_reg_249         |  32|   0|   32|          0|
    |mul_ln700_5_reg_254         |  32|   0|   32|          0|
    |mul_ln700_6_reg_259         |  32|   0|   32|          0|
    |mul_ln700_reg_264           |  32|   0|   32|          0|
    |shift_reg_V_0               |  32|   0|   32|          0|
    |shift_reg_V_1               |  32|   0|   32|          0|
    |shift_reg_V_2               |  32|   0|   32|          0|
    |shift_reg_V_3               |  32|   0|   32|          0|
    |shift_reg_V_4               |  32|   0|   32|          0|
    |shift_reg_V_4_load_reg_239  |  32|   0|   32|          0|
    |shift_reg_V_5               |  32|   0|   32|          0|
    |shift_reg_V_6               |  32|   0|   32|          0|
    |shift_reg_V_7               |  32|   0|   32|          0|
    |shift_reg_V_8               |  32|   0|   32|          0|
    |shift_reg_V_9               |  32|   0|   32|          0|
    |x_V_read_reg_233            |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 642|   0|  644|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ap_start_AWVALID  |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_AWREADY  | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_AWADDR   |  in |    5|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WVALID   |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WREADY   | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WDATA    |  in |   32|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WSTRB    |  in |    4|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_ARVALID  |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_ARREADY  | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_ARADDR   |  in |    5|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RVALID   | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RREADY   |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RDATA    | out |   32|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RRESP    | out |    2|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_BVALID   | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_BREADY   |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_BRESP    | out |    2|    s_axi   |   ap_start   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      fir     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

