# define COMPUTED_PI_OUT_SIZE 48
typedef struct 
{
	unsigned CN1_M00_X20PS9402_NetworkStatus:8;
	unsigned CN1_M00_X20PS9402_StatusInput01:1;
	unsigned CN1_M00_X20PS9402_Bit_Unused_01:1;
	unsigned CN1_M00_X20PS9402_StatusInput02:1;
	unsigned CN1_M00_X20PS9402_Bit_Unused_02:5;
	unsigned CN1_M01_X20DI9371_NetworkStatus:8;
	unsigned CN1_M01_X20DI9371_DigitalInput01:1;
	unsigned CN1_M01_X20DI9371_DigitalInput02:1;
	unsigned CN1_M01_X20DI9371_DigitalInput03:1;
	unsigned CN1_M01_X20DI9371_DigitalInput04:1;
	unsigned CN1_M01_X20DI9371_DigitalInput05:1;
	unsigned CN1_M01_X20DI9371_DigitalInput06:1;
	unsigned CN1_M01_X20DI9371_DigitalInput07:1;
	unsigned CN1_M01_X20DI9371_DigitalInput08:1;
	unsigned CN1_M01_X20DI9371_DigitalInput09:1;
	unsigned CN1_M01_X20DI9371_DigitalInput10:1;
	unsigned CN1_M01_X20DI9371_DigitalInput11:1;
	unsigned CN1_M01_X20DI9371_DigitalInput12:1;
	unsigned CN1_M01_X20DI9371_Bit_Unused_01:4;
	unsigned CN1_M02_X20DO9322_NetworkStatus:8;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput01:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput02:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput03:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput04:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput05:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput06:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput07:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput08:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput09:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput10:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput11:1;
	unsigned CN1_M02_X20DO9322_StatusDigitalOutput12:1;
	unsigned CN1_M02_X20DO9322_Bit_Unused_01:4;
	unsigned CN2_M00_X20PS9402_NetworkStatus:8;
	unsigned CN2_M00_X20PS9402_StatusInput01:1;
	unsigned CN2_M00_X20PS9402_Bit_Unused_01:1;
	unsigned CN2_M00_X20PS9402_StatusInput02:1;
	unsigned CN2_M00_X20PS9402_Bit_Unused_02:5;
	unsigned CN2_M01_X20DI9371_NetworkStatus:8;
	unsigned CN2_M01_X20DI9371_DigitalInput01:1;
	unsigned CN2_M01_X20DI9371_DigitalInput02:1;
	unsigned CN2_M01_X20DI9371_DigitalInput03:1;
	unsigned CN2_M01_X20DI9371_DigitalInput04:1;
	unsigned CN2_M01_X20DI9371_DigitalInput05:1;
	unsigned CN2_M01_X20DI9371_DigitalInput06:1;
	unsigned CN2_M01_X20DI9371_DigitalInput07:1;
	unsigned CN2_M01_X20DI9371_DigitalInput08:1;
	unsigned CN2_M01_X20DI9371_DigitalInput09:1;
	unsigned CN2_M01_X20DI9371_DigitalInput10:1;
	unsigned CN2_M01_X20DI9371_DigitalInput11:1;
	unsigned CN2_M01_X20DI9371_DigitalInput12:1;
	unsigned CN2_M01_X20DI9371_Bit_Unused_01:4;
	unsigned CN2_M02_X20DO9322_NetworkStatus:8;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput01:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput02:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput03:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput04:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput05:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput06:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput07:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput08:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput09:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput10:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput11:1;
	unsigned CN2_M02_X20DO9322_StatusDigitalOutput12:1;
	unsigned CN2_M02_X20DO9322_Bit_Unused_01:4;
	unsigned CN2_M03_X20AI4622_NetworkStatus:8;
	unsigned PADDING_VAR_1:8;
	unsigned CN2_M03_X20AI4622_AnalogInput01:16;
	unsigned CN2_M03_X20AI4622_AnalogInput02:16;
	unsigned CN2_M03_X20AI4622_AnalogInput03:16;
	unsigned CN2_M03_X20AI4622_AnalogInput04:16;
	unsigned CN2_M04_X20AO4622_NetworkStatus:8;
	unsigned CN3_M00_X20PS9402_NetworkStatus:8;
	unsigned CN3_M00_X20PS9402_StatusInput01:1;
	unsigned CN3_M00_X20PS9402_Bit_Unused_01:1;
	unsigned CN3_M00_X20PS9402_StatusInput02:1;
	unsigned CN3_M00_X20PS9402_Bit_Unused_02:5;
	unsigned CN3_M01_X20DI9371_NetworkStatus:8;
	unsigned CN3_M01_X20DI9371_DigitalInput01:1;
	unsigned CN3_M01_X20DI9371_DigitalInput02:1;
	unsigned CN3_M01_X20DI9371_DigitalInput03:1;
	unsigned CN3_M01_X20DI9371_DigitalInput04:1;
	unsigned CN3_M01_X20DI9371_DigitalInput05:1;
	unsigned CN3_M01_X20DI9371_DigitalInput06:1;
	unsigned CN3_M01_X20DI9371_DigitalInput07:1;
	unsigned CN3_M01_X20DI9371_DigitalInput08:1;
	unsigned CN3_M01_X20DI9371_DigitalInput09:1;
	unsigned CN3_M01_X20DI9371_DigitalInput10:1;
	unsigned CN3_M01_X20DI9371_DigitalInput11:1;
	unsigned CN3_M01_X20DI9371_DigitalInput12:1;
	unsigned CN3_M01_X20DI9371_Bit_Unused_01:4;
	unsigned CN3_M02_X20DI9371_NetworkStatus:8;
	unsigned CN3_M02_X20DI9371_DigitalInput01:1;
	unsigned CN3_M02_X20DI9371_DigitalInput02:1;
	unsigned CN3_M02_X20DI9371_DigitalInput03:1;
	unsigned CN3_M02_X20DI9371_DigitalInput04:1;
	unsigned CN3_M02_X20DI9371_DigitalInput05:1;
	unsigned CN3_M02_X20DI9371_DigitalInput06:1;
	unsigned CN3_M02_X20DI9371_DigitalInput07:1;
	unsigned CN3_M02_X20DI9371_DigitalInput08:1;
	unsigned CN3_M02_X20DI9371_DigitalInput09:1;
	unsigned CN3_M02_X20DI9371_DigitalInput10:1;
	unsigned CN3_M02_X20DI9371_DigitalInput11:1;
	unsigned CN3_M02_X20DI9371_DigitalInput12:1;
	unsigned CN3_M02_X20DI9371_Bit_Unused_01:4;
	unsigned CN3_M03_X20DI9371_NetworkStatus:8;
	unsigned CN3_M03_X20DI9371_DigitalInput01:1;
	unsigned CN3_M03_X20DI9371_DigitalInput02:1;
	unsigned CN3_M03_X20DI9371_DigitalInput03:1;
	unsigned CN3_M03_X20DI9371_DigitalInput04:1;
	unsigned CN3_M03_X20DI9371_DigitalInput05:1;
	unsigned CN3_M03_X20DI9371_DigitalInput06:1;
	unsigned CN3_M03_X20DI9371_DigitalInput07:1;
	unsigned CN3_M03_X20DI9371_DigitalInput08:1;
	unsigned CN3_M03_X20DI9371_DigitalInput09:1;
	unsigned CN3_M03_X20DI9371_DigitalInput10:1;
	unsigned CN3_M03_X20DI9371_DigitalInput11:1;
	unsigned CN3_M03_X20DI9371_DigitalInput12:1;
	unsigned CN3_M03_X20DI9371_Bit_Unused_01:4;
	unsigned CN3_M04_X20DO9322_NetworkStatus:8;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput01:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput02:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput03:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput04:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput05:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput06:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput07:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput08:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput09:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput10:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput11:1;
	unsigned CN3_M04_X20DO9322_StatusDigitalOutput12:1;
	unsigned CN3_M04_X20DO9322_Bit_Unused_01:4;
	unsigned CN3_M05_X20DO9322_NetworkStatus:8;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput01:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput02:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput03:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput04:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput05:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput06:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput07:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput08:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput09:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput10:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput11:1;
	unsigned CN3_M05_X20DO9322_StatusDigitalOutput12:1;
	unsigned CN3_M05_X20DO9322_Bit_Unused_01:4;
	unsigned CN3_M06_X20DO9322_NetworkStatus:8;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput01:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput02:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput03:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput04:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput05:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput06:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput07:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput08:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput09:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput10:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput11:1;
	unsigned CN3_M06_X20DO9322_StatusDigitalOutput12:1;
	unsigned CN3_M06_X20DO9322_Bit_Unused_01:4;
	unsigned PADDING_VAR_2:8;
} PI_OUT;

# define COMPUTED_PI_IN_SIZE 20
typedef struct 
{
	unsigned CN1_M02_X20DO9322_DigitalOutput01:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput02:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput03:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput04:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput05:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput06:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput07:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput08:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput09:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput10:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput11:1;
	unsigned CN1_M02_X20DO9322_DigitalOutput12:1;
	unsigned CN1_M02_X20DO9322_Bit_Unused_01:4;
	unsigned CN2_M02_X20DO9322_DigitalOutput01:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput02:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput03:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput04:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput05:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput06:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput07:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput08:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput09:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput10:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput11:1;
	unsigned CN2_M02_X20DO9322_DigitalOutput12:1;
	unsigned CN2_M02_X20DO9322_Bit_Unused_01:4;
	unsigned CN2_M04_X20AO4622_AnalogOutput01:16;
	unsigned CN2_M04_X20AO4622_AnalogOutput02:16;
	unsigned CN2_M04_X20AO4622_AnalogOutput03:16;
	unsigned CN2_M04_X20AO4622_AnalogOutput04:16;
	unsigned CN3_M04_X20DO9322_DigitalOutput01:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput02:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput03:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput04:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput05:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput06:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput07:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput08:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput09:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput10:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput11:1;
	unsigned CN3_M04_X20DO9322_DigitalOutput12:1;
	unsigned CN3_M04_X20DO9322_Bit_Unused_01:4;
	unsigned CN3_M05_X20DO9322_DigitalOutput01:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput02:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput03:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput04:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput05:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput06:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput07:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput08:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput09:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput10:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput11:1;
	unsigned CN3_M05_X20DO9322_DigitalOutput12:1;
	unsigned CN3_M05_X20DO9322_Bit_Unused_01:4;
	unsigned CN3_M06_X20DO9322_DigitalOutput01:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput02:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput03:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput04:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput05:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput06:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput07:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput08:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput09:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput10:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput11:1;
	unsigned CN3_M06_X20DO9322_DigitalOutput12:1;
	unsigned CN3_M06_X20DO9322_Bit_Unused_01:4;
	unsigned PADDING_VAR_1:16;
} PI_IN;
