set_property -dict {PACKAGE_PIN A8 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_24_N]
set_property -dict {PACKAGE_PIN A9 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_24_P]
set_property -dict {PACKAGE_PIN A10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_33_N]
set_property -dict {PACKAGE_PIN A12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_31_N]
set_property -dict {PACKAGE_PIN A13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_31_P]
set_property -dict {PACKAGE_PIN A14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_22_N]
set_property -dict {PACKAGE_PIN A15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_20_N]
set_property -dict {PACKAGE_PIN A17 IOSTANDARD LVCMOS25} [get_ports I2C_FPGA_SDA]
set_property -dict {PACKAGE_PIN A18 IOSTANDARD LVCMOS25} [get_ports EXP_INT]
set_property -dict {PACKAGE_PIN A19 IOSTANDARD LVCMOS25} [get_ports FPGA_XR_GPIO_0]
set_property -dict {PACKAGE_PIN A20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_32_N]
set_property -dict {PACKAGE_PIN A22 IOSTANDARD LVCMOS25} [get_ports CFG_D03]
set_property -dict {PACKAGE_PIN A25 IOSTANDARD LVCMOS25} [get_ports CFG_DIN]
set_property -dict {PACKAGE_PIN AA3 IOSTANDARD SSTL15} [get_ports DDR3_DQ48]
set_property -dict {PACKAGE_PIN AA4 IOSTANDARD SSTL15} [get_ports DDR3_DQ38]
set_property -dict {PACKAGE_PIN AA5 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS4_P]
set_property -dict {PACKAGE_PIN AA8 IOSTANDARD LVCMOS15} [get_ports Pmod2_5]
set_property -dict {PACKAGE_PIN AA9 IOSTANDARD SSTL15} [get_ports DDR3_A2]
set_property -dict {PACKAGE_PIN AA10 IOSTANDARD SSTL15} [get_ports DDR3_A3]
set_property -dict {PACKAGE_PIN AA12 IOSTANDARD SSTL15} [get_ports DDR3_A12]
set_property -dict {PACKAGE_PIN AA13 IOSTANDARD SSTL15} [get_ports DDR3_CKE]
set_property -dict {PACKAGE_PIN AA14 IOSTANDARD SSTL15} [get_ports DDR3_DQ26]
set_property -dict {PACKAGE_PIN AA15 IOSTANDARD SSTL15} [get_ports DDR3_DM3]
set_property -dict {PACKAGE_PIN AA17 IOSTANDARD SSTL15} [get_ports DDR3_DQ29]
set_property -dict {PACKAGE_PIN AA18 IOSTANDARD SSTL15} [get_ports DDR3_DQ24]
set_property -dict {PACKAGE_PIN AA19 IOSTANDARD SSTL15} [get_ports DDR3_DQ20]
set_property -dict {PACKAGE_PIN AA20 IOSTANDARD SSTL15} [get_ports DDR3_DQ16]
set_property -dict {PACKAGE_PIN AA22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_0_N]
set_property -dict {PACKAGE_PIN AA23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_1_P]
set_property -dict {PACKAGE_PIN AA24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK0_M2C_N]
set_property -dict {PACKAGE_PIN AA25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_12_P]
set_property -dict {PACKAGE_PIN AB1 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS6_P]
set_property -dict {PACKAGE_PIN AB2 IOSTANDARD SSTL15} [get_ports DDR3_DQ52]
set_property -dict {PACKAGE_PIN AB4 IOSTANDARD SSTL15} [get_ports DDR3_DQ37]
set_property -dict {PACKAGE_PIN AB5 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS4_N]
set_property -dict {PACKAGE_PIN AB6 IOSTANDARD SSTL15} [get_ports DDR3_DQ33]
set_property -dict {PACKAGE_PIN AB7 IOSTANDARD SSTL15} [get_ports DDR3_RAS_N]
set_property -dict {PACKAGE_PIN AB9 IOSTANDARD SSTL15} [get_ports DDR3_ODT]
set_property -dict {PACKAGE_PIN AB10 IOSTANDARD SSTL15} [get_ports DDR3_A1]
set_property -dict {PACKAGE_PIN AB11 IOSTANDARD SSTL15} [get_ports DDR3_A6]
set_property -dict {PACKAGE_PIN AB12 IOSTANDARD SSTL15} [get_ports DDR3_A14]
set_property -dict {PACKAGE_PIN AB14 IOSTANDARD SSTL15} [get_ports DDR3_DQ31]
set_property -dict {PACKAGE_PIN AB15 IOSTANDARD SSTL15} [get_ports DDR3_DQ28]
set_property -dict {PACKAGE_PIN AB16 IOSTANDARD SSTL15} [get_ports DDR3_DQ25]
set_property -dict {PACKAGE_PIN AB17 IOSTANDARD SSTL15} [get_ports DDR3_DQ18]
set_property -dict {PACKAGE_PIN AB19 IOSTANDARD SSTL15} [get_ports DDR3_DQ21]
set_property -dict {PACKAGE_PIN AB21 IOSTANDARD LVCMOS25} [get_ports FPGA_MOSI]
set_property -dict {PACKAGE_PIN AB22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_7_P]
set_property -dict {PACKAGE_PIN AB24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_1_N]
set_property -dict {PACKAGE_PIN AB25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_12_N]
set_property -dict {PACKAGE_PIN AB26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_5_P]
set_property -dict {PACKAGE_PIN AC1 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS6_N]
set_property -dict {PACKAGE_PIN AC2 IOSTANDARD SSTL15} [get_ports DDR3_DQ49]
set_property -dict {PACKAGE_PIN AC3 IOSTANDARD SSTL15} [get_ports DDR3_DM4]
set_property -dict {PACKAGE_PIN AC4 IOSTANDARD SSTL15} [get_ports DDR3_DQ35]
set_property -dict {PACKAGE_PIN AC6 IOSTANDARD SSTL15} [get_ports DDR3_DQ36]
set_property -dict {PACKAGE_PIN AC7 IOSTANDARD SSTL15} [get_ports DDR3_CS_N]
set_property -dict {PACKAGE_PIN AC8 IOSTANDARD SSTL15} [get_ports DDR3_A0]
set_property -dict {PACKAGE_PIN AC9 IOSTANDARD DIFF_SSTL15} [get_ports DDR_REF_CLK_C_P]
set_property -dict {PACKAGE_PIN AC11 IOSTANDARD SSTL15} [get_ports DDR3_A7]
set_property -dict {PACKAGE_PIN AC12 IOSTANDARD SSTL15} [get_ports DDR3_A5]
set_property -dict {PACKAGE_PIN AC13 IOSTANDARD SSTL15} [get_ports DDR3_BA2]
set_property -dict {PACKAGE_PIN AC14 IOSTANDARD SSTL15} [get_ports DDR3_DQ30]
set_property -dict {PACKAGE_PIN AC17 IOSTANDARD SSTL15} [get_ports DDR3_DQ19]
set_property -dict {PACKAGE_PIN AC18 IOSTANDARD SSTL15} [get_ports DDR3_DQ23]
set_property -dict {PACKAGE_PIN AC19 IOSTANDARD SSTL15} [get_ports DDR3_DM2]
set_property -dict {PACKAGE_PIN AC21 IOSTANDARD LVCMOS25} [get_ports FPGA_MISO]
set_property -dict {PACKAGE_PIN AC22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_7_N]
set_property -dict {PACKAGE_PIN AC23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_8_P]
set_property -dict {PACKAGE_PIN AC24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_8_N]
set_property -dict {PACKAGE_PIN AC26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_5_N]
set_property -dict {PACKAGE_PIN AD1 IOSTANDARD SSTL15} [get_ports DDR3_DQ43]
set_property -dict {PACKAGE_PIN AD3 IOSTANDARD LVCMOS33} [get_ports VREF_DDR3]
set_property -dict {PACKAGE_PIN AD4 IOSTANDARD SSTL15} [get_ports DDR3_DM5]
set_property -dict {PACKAGE_PIN AD6 IOSTANDARD SSTL15} [get_ports DDR3_DQ32]
set_property -dict {PACKAGE_PIN AD8 IOSTANDARD SSTL15} [get_ports DDR3_BA1]
set_property -dict {PACKAGE_PIN AD9 IOSTANDARD DIFF_SSTL15} [get_ports DDR_REF_CLK_C_N]
set_property -dict {PACKAGE_PIN AD10 IOSTANDARD SSTL15} [get_ports DDR3_A4]
set_property -dict {PACKAGE_PIN AD11 IOSTANDARD SSTL15} [get_ports DDR3_A11]
set_property -dict {PACKAGE_PIN AD13 IOSTANDARD SSTL15} [get_ports DDR3_A15]
set_property -dict {PACKAGE_PIN AD14 IOSTANDARD SSTL15} [get_ports DDR3_DQ27]
set_property -dict {PACKAGE_PIN AD15 IOSTANDARD SSTL15} [get_ports DDR3_DQ5]
set_property -dict {PACKAGE_PIN AD16 IOSTANDARD SSTL15} [get_ports DDR3_DQ4]
set_property -dict {PACKAGE_PIN AD18 IOSTANDARD SSTL15} [get_ports DDR3_DQ22]
set_property -dict {PACKAGE_PIN AD19 IOSTANDARD SSTL15} [get_ports DDR3_DQ17]
set_property -dict {PACKAGE_PIN AD20 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS2_P]
set_property -dict {PACKAGE_PIN AD21 IOSTANDARD LVCMOS25} [get_ports FPGA_SSEL]
set_property -dict {PACKAGE_PIN AD23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_6_P]
set_property -dict {PACKAGE_PIN AD24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_6_N]
set_property -dict {PACKAGE_PIN AD26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_3_P]
set_property -dict {PACKAGE_PIN AE1 IOSTANDARD SSTL15} [get_ports DDR3_DQ42]
set_property -dict {PACKAGE_PIN AE2 IOSTANDARD SSTL15} [get_ports DDR3_DQ41]
set_property -dict {PACKAGE_PIN AE3 IOSTANDARD SSTL15} [get_ports DDR3_DQ47]
set_property -dict {PACKAGE_PIN AE5 IOSTANDARD SSTL15} [get_ports DDR3_DQ44]
set_property -dict {PACKAGE_PIN AE6 IOSTANDARD SSTL15} [get_ports DDR3_DQ45]
set_property -dict {PACKAGE_PIN AE7 IOSTANDARD LVCMOS15} [get_ports Pmod2_0]
set_property -dict {PACKAGE_PIN AE8 IOSTANDARD SSTL15} [get_ports DDR3_A13]
set_property -dict {PACKAGE_PIN AE10 IOSTANDARD SSTL15} [get_ports DDR3_A10]
set_property -dict {PACKAGE_PIN AE11 IOSTANDARD LVCMOS33} [get_ports VREF_DDR3]
set_property -dict {PACKAGE_PIN AE12 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_CK_P]
set_property -dict {PACKAGE_PIN AE13 IOSTANDARD SSTL15} [get_ports DDR3_A9]
set_property -dict {PACKAGE_PIN AE15 IOSTANDARD SSTL15} [get_ports DDR3_DQ3]
set_property -dict {PACKAGE_PIN AE16 IOSTANDARD LVCMOS33} [get_ports VREF_DDR3]
set_property -dict {PACKAGE_PIN AE17 IOSTANDARD SSTL15} [get_ports DDR3_DQ2]
set_property -dict {PACKAGE_PIN AE18 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS0_P]
set_property -dict {PACKAGE_PIN AE20 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS2_N]
set_property -dict {PACKAGE_PIN AE21 IOSTANDARD LVCMOS25} [get_ports FPGA_SCK]
set_property -dict {PACKAGE_PIN AE22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_2_P]
set_property -dict {PACKAGE_PIN AE23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_10_P]
set_property -dict {PACKAGE_PIN AE26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_3_N]
set_property -dict {PACKAGE_PIN AF2 IOSTANDARD SSTL15} [get_ports DDR3_DQ40]
set_property -dict {PACKAGE_PIN AF3 IOSTANDARD SSTL15} [get_ports DDR3_DQ46]
set_property -dict {PACKAGE_PIN AF4 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS5_N]
set_property -dict {PACKAGE_PIN AF5 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS5_P]
set_property -dict {PACKAGE_PIN AF7 IOSTANDARD LVCMOS15} [get_ports Pmod2_3]
set_property -dict {PACKAGE_PIN AF8 IOSTANDARD SSTL15} [get_ports DDR3_CAS_N]
set_property -dict {PACKAGE_PIN AF9 IOSTANDARD SSTL15} [get_ports DDR3_WE_N]
set_property -dict {PACKAGE_PIN AF10 IOSTANDARD SSTL15} [get_ports DDR3_BA0]
set_property -dict {PACKAGE_PIN AF12 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_CK_N]
set_property -dict {PACKAGE_PIN AF13 IOSTANDARD SSTL15} [get_ports DDR3_A8]
set_property -dict {PACKAGE_PIN AF14 IOSTANDARD SSTL15} [get_ports DDR3_DQ7]
set_property -dict {PACKAGE_PIN AF15 IOSTANDARD SSTL15} [get_ports DDR3_DQ6]
set_property -dict {PACKAGE_PIN AF17 IOSTANDARD SSTL15} [get_ports DDR3_DM0]
set_property -dict {PACKAGE_PIN AF18 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS0_N]
set_property -dict {PACKAGE_PIN AF19 IOSTANDARD SSTL15} [get_ports DDR3_DQ1]
set_property -dict {PACKAGE_PIN AF20 IOSTANDARD SSTL15} [get_ports DDR3_DQ0]
set_property -dict {PACKAGE_PIN AF22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_2_N]
set_property -dict {PACKAGE_PIN AF23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_10_N]
set_property -dict {PACKAGE_PIN AF24 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TMS]
set_property -dict {PACKAGE_PIN AF25 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TDO]
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS25} [get_ports PHY_RSTn]
set_property -dict {PACKAGE_PIN B10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_33_P]
set_property -dict {PACKAGE_PIN B11 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_30_N]
set_property -dict {PACKAGE_PIN B12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_30_P]
set_property -dict {PACKAGE_PIN B14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_22_P]
set_property -dict {PACKAGE_PIN B15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_20_P]
set_property -dict {PACKAGE_PIN B16 IOSTANDARD LVCMOS25} [get_ports I2C_FPGA_SCL]
set_property -dict {PACKAGE_PIN B17 IOSTANDARD LVCMOS25} [get_ports FPGA_INT]
set_property -dict {PACKAGE_PIN B19 IOSTANDARD LVCMOS25} [get_ports I2C_FPGA_SW_RST]
set_property -dict {PACKAGE_PIN B20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_32_P]
set_property -dict {PACKAGE_PIN B21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_33_N]
set_property -dict {PACKAGE_PIN B22 IOSTANDARD LVCMOS25} [get_ports CFG_D02]
set_property -dict {PACKAGE_PIN B24 IOSTANDARD LVCMOS25} [get_ports CFG_MOSI]
set_property -dict {PACKAGE_PIN B25 IOSTANDARD LVCMOS25} [get_ports CFG_PUDC]
set_property -dict {PACKAGE_PIN C8 IOSTANDARD LVCMOS33} [get_ports CCLK]
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS25} [get_ports RGMII_TX_EN]
set_property -dict {PACKAGE_PIN C11 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_18_N]
set_property -dict {PACKAGE_PIN C12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_18_P]
set_property -dict {PACKAGE_PIN C13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_32_N]
set_property -dict {PACKAGE_PIN C14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_32_P]
set_property -dict {PACKAGE_PIN C16 IOSTANDARD LVCMOS25} [get_ports FPGA_TxD]
set_property -dict {PACKAGE_PIN C17 IOSTANDARD LVCMOS25} [get_ports Pmod1_7]
set_property -dict {PACKAGE_PIN C18 IOSTANDARD LVCMOS25} [get_ports Pmod1_5]
set_property -dict {PACKAGE_PIN C19 IOSTANDARD LVCMOS25} [get_ports Pmod1_6]
set_property -dict {PACKAGE_PIN C21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_33_P]
set_property -dict {PACKAGE_PIN C22 IOSTANDARD LVCMOS25} [get_ports Pmod1_1]
set_property -dict {PACKAGE_PIN C23 IOSTANDARD LVCMOS25} [get_ports CFG_FCS]
set_property -dict {PACKAGE_PIN C24 IOSTANDARD LVCMOS25} [get_ports Pmod1_0]
set_property -dict {PACKAGE_PIN C26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_30_N]
set_property -dict {PACKAGE_PIN D5 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_0_N]
set_property -dict {PACKAGE_PIN D6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_0_P]
set_property -dict {PACKAGE_PIN D8 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD2]
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD3]
set_property -dict {PACKAGE_PIN D10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_17_N]
set_property -dict {PACKAGE_PIN D11 IOSTANDARD LVCMOS25} [get_ports LTM_CLKIN12]
set_property -dict {PACKAGE_PIN D13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_21_N]
set_property -dict {PACKAGE_PIN D14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_21_P]
set_property -dict {PACKAGE_PIN D15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_13_P]
set_property -dict {PACKAGE_PIN D16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_13_N]
set_property -dict {PACKAGE_PIN D18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK1_M2C_N]
set_property -dict {PACKAGE_PIN D19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_7_P]
set_property -dict {PACKAGE_PIN D20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_7_N]
set_property -dict {PACKAGE_PIN D21 IOSTANDARD LVCMOS25} [get_ports Pmod1_3]
set_property -dict {PACKAGE_PIN D23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_25_P]
set_property -dict {PACKAGE_PIN D24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_25_N]
set_property -dict {PACKAGE_PIN D25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_22_N]
set_property -dict {PACKAGE_PIN D26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_30_P]
set_property -dict {PACKAGE_PIN E10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_17_P]
set_property -dict {PACKAGE_PIN E11 IOSTANDARD LVCMOS25} [get_ports RGMII_RX_CLK]
set_property -dict {PACKAGE_PIN E12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_26_N]
set_property -dict {PACKAGE_PIN E13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_26_P]
set_property -dict {PACKAGE_PIN E15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_14_P]
set_property -dict {PACKAGE_PIN E16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_14_N]
set_property -dict {PACKAGE_PIN E17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK0_M2C_N]
set_property -dict {PACKAGE_PIN E18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK1_M2C_P]
set_property -dict {PACKAGE_PIN E20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_5_N]
set_property -dict {PACKAGE_PIN E21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_31_P]
set_property -dict {PACKAGE_PIN E22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_31_N]
set_property -dict {PACKAGE_PIN E23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK1_M2C_N]
set_property -dict {PACKAGE_PIN E25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_22_P]
set_property -dict {PACKAGE_PIN E26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_26_N]
set_property -dict {PACKAGE_PIN F5 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_1_N]
set_property -dict {PACKAGE_PIN F6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_1_P]
set_property -dict {PACKAGE_PIN F8 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_29_N]
set_property -dict {PACKAGE_PIN F9 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_29_P]
set_property -dict {PACKAGE_PIN F10 IOSTANDARD LVCMOS25} [get_ports RGMII_TX_CLK]
set_property -dict {PACKAGE_PIN F12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_23_N]
set_property -dict {PACKAGE_PIN F13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_27_N]
set_property -dict {PACKAGE_PIN F14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_27_P]
set_property -dict {PACKAGE_PIN F15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_12_N]
set_property -dict {PACKAGE_PIN F17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_CLK0_M2C_P]
set_property -dict {PACKAGE_PIN F18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_1_N]
set_property -dict {PACKAGE_PIN F19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_5_P]
set_property -dict {PACKAGE_PIN F20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_8_N]
set_property -dict {PACKAGE_PIN F22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK1_M2C_P]
set_property -dict {PACKAGE_PIN F23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_17_N]
set_property -dict {PACKAGE_PIN F24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_18_N]
set_property -dict {PACKAGE_PIN F25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_26_P]
set_property -dict {PACKAGE_PIN G7 IOSTANDARD LVCMOS25} [get_ports FPGA_INIT]
set_property -dict {PACKAGE_PIN G9 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_25_N]
set_property -dict {PACKAGE_PIN G10 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_25_P]
set_property -dict {PACKAGE_PIN G11 IOSTANDARD LVCMOS25} [get_ports LTM_CLKIN0]
set_property -dict {PACKAGE_PIN G12 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_23_P]
set_property -dict {PACKAGE_PIN G14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_19_N]
set_property -dict {PACKAGE_PIN G15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_12_P]
set_property -dict {PACKAGE_PIN G16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_10_N]
set_property -dict {PACKAGE_PIN G17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_1_P]
set_property -dict {PACKAGE_PIN G19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_8_P]
set_property -dict {PACKAGE_PIN G20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_4_N]
set_property -dict {PACKAGE_PIN G21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_27_N]
set_property -dict {PACKAGE_PIN G22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_17_P]
set_property -dict {PACKAGE_PIN G24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_18_P]
set_property -dict {PACKAGE_PIN G25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_28_P]
set_property -dict {PACKAGE_PIN G26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_28_N]
set_property -dict {PACKAGE_PIN H5 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_2_N]
set_property -dict {PACKAGE_PIN H6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_2_P]
set_property -dict {PACKAGE_PIN H8 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD2]
set_property -dict {PACKAGE_PIN H9 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD3]
set_property -dict {PACKAGE_PIN H11 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD0]
set_property -dict {PACKAGE_PIN H12 IOSTANDARD LVCMOS25} [get_ports RGMII_TXD1]
set_property -dict {PACKAGE_PIN H13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_28_N]
set_property -dict {PACKAGE_PIN H14 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_19_P]
set_property -dict {PACKAGE_PIN H16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_10_P]
set_property -dict {PACKAGE_PIN H17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_0_P]
set_property -dict {PACKAGE_PIN H18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_0_N]
set_property -dict {PACKAGE_PIN H19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_4_P]
set_property -dict {PACKAGE_PIN H21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_27_P]
set_property -dict {PACKAGE_PIN H22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_21_N]
set_property -dict {PACKAGE_PIN H23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_23_P]
set_property -dict {PACKAGE_PIN H24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_23_N]
set_property -dict {PACKAGE_PIN H26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_29_N]
set_property -dict {PACKAGE_PIN J7 IOSTANDARD LVCMOS33} [get_ports FPGA_DONE]
set_property -dict {PACKAGE_PIN J8 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD1]
set_property -dict {PACKAGE_PIN J10 IOSTANDARD LVCMOS25} [get_ports RGMII_RXD0]
set_property -dict {PACKAGE_PIN J11 IOSTANDARD LVCMOS25} [get_ports RGMII_RX_DV]
set_property -dict {PACKAGE_PIN J13 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_28_P]
set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS25} [get_ports LTM_CLKIN3]
set_property -dict {PACKAGE_PIN J15 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_15_P]
set_property -dict {PACKAGE_PIN J16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_15_N]
set_property -dict {PACKAGE_PIN J18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_9_P]
set_property -dict {PACKAGE_PIN J19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_9_N]
set_property -dict {PACKAGE_PIN J20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_2_N]
set_property -dict {PACKAGE_PIN J21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_21_P]
set_property -dict {PACKAGE_PIN J23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_19_N]
set_property -dict {PACKAGE_PIN J24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_24_P]
set_property -dict {PACKAGE_PIN J25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_24_N]
set_property -dict {PACKAGE_PIN J26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_29_P]
set_property -dict {PACKAGE_PIN K5 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_3_N]
set_property -dict {PACKAGE_PIN K6 IOSTANDARD DIFF_SSTL15} [get_ports MGT_CLK_3_P]
set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS25} [get_ports FPGA_RxD]
set_property -dict {PACKAGE_PIN K16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_16_P]
set_property -dict {PACKAGE_PIN K17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_16_N]
set_property -dict {PACKAGE_PIN K18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_11_N]
set_property -dict {PACKAGE_PIN K20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_2_P]
set_property -dict {PACKAGE_PIN K21 IOSTANDARD LVCMOS25} [get_ports Pmod1_4]
set_property -dict {PACKAGE_PIN K22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_20_N]
set_property -dict {PACKAGE_PIN K23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_19_P]
set_property -dict {PACKAGE_PIN K25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA10_P]
set_property -dict {PACKAGE_PIN K26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA10_N]
set_property -dict {PACKAGE_PIN L8 IOSTANDARD LVCMOS33} [get_ports FPGA_TCK]
set_property -dict {PACKAGE_PIN L17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_11_P]
set_property -dict {PACKAGE_PIN L18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_3_N]
set_property -dict {PACKAGE_PIN L19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_6_P]
set_property -dict {PACKAGE_PIN L20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_6_N]
set_property -dict {PACKAGE_PIN L22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_20_P]
set_property -dict {PACKAGE_PIN L23 IOSTANDARD LVCMOS25} [get_ports Pmod1_2]
set_property -dict {PACKAGE_PIN L24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA12_N]
set_property -dict {PACKAGE_PIN L25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA23_N]
set_property -dict {PACKAGE_PIN M16 IOSTANDARD LVCMOS25} [get_ports FPGA_RTS]
set_property -dict {PACKAGE_PIN M17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC1_LA_3_P]
set_property -dict {PACKAGE_PIN M19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA11_N]
set_property -dict {PACKAGE_PIN M20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA19_N]
set_property -dict {PACKAGE_PIN M21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA18_P]
set_property -dict {PACKAGE_PIN M22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA18_N]
set_property -dict {PACKAGE_PIN M24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA12_P]
set_property -dict {PACKAGE_PIN M25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA23_P]
set_property -dict {PACKAGE_PIN M26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA22_N]
set_property -dict {PACKAGE_PIN N8 IOSTANDARD LVCMOS33} [get_ports FPGA_TMS]
set_property -dict {PACKAGE_PIN N17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA05_N]
set_property -dict {PACKAGE_PIN N18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA11_P]
set_property -dict {PACKAGE_PIN N19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA19_P]
set_property -dict {PACKAGE_PIN N21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA00_CC_P]
set_property -dict {PACKAGE_PIN N22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA00_CC_N]
set_property -dict {PACKAGE_PIN N23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA20_N]
set_property -dict {PACKAGE_PIN N24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA21_N]
set_property -dict {PACKAGE_PIN N26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA22_P]
set_property -dict {PACKAGE_PIN P6 IOSTANDARD LVCMOS33} [get_ports PROG_B]
set_property -dict {PACKAGE_PIN P16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA05_P]
set_property -dict {PACKAGE_PIN P18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA06_N]
set_property -dict {PACKAGE_PIN P19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA14_P]
set_property -dict {PACKAGE_PIN P20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA14_N]
set_property -dict {PACKAGE_PIN P21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA01_CC_N]
set_property -dict {PACKAGE_PIN P23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA20_P]
set_property -dict {PACKAGE_PIN P24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA21_P]
set_property -dict {PACKAGE_PIN P25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA15_N]
set_property -dict {PACKAGE_PIN P26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA16_N]
set_property -dict {PACKAGE_PIN R6 IOSTANDARD LVCMOS33} [get_ports FPGA_TDI]
set_property -dict {PACKAGE_PIN R7 IOSTANDARD LVCMOS33} [get_ports FPGA_TDO]
set_property -dict {PACKAGE_PIN R11 IOSTANDARD LVCMOS33} [get_ports DXN_0]
set_property -dict {PACKAGE_PIN R12 IOSTANDARD LVCMOS33} [get_ports DXP_0]
set_property -dict {PACKAGE_PIN R16 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA04_P]
set_property -dict {PACKAGE_PIN R17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA04_N]
set_property -dict {PACKAGE_PIN R18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA06_P]
set_property -dict {PACKAGE_PIN R20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA13_N]
set_property -dict {PACKAGE_PIN R21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA01_CC_P]
set_property -dict {PACKAGE_PIN R22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA17_CC_P]
set_property -dict {PACKAGE_PIN R23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA17_CC_N]
set_property -dict {PACKAGE_PIN R25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA15_P]
set_property -dict {PACKAGE_PIN R26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA16_P]
set_property -dict {PACKAGE_PIN T17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA09_N]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA03_P]
set_property -dict {PACKAGE_PIN T19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA03_N]
set_property -dict {PACKAGE_PIN T20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA13_P]
set_property -dict {PACKAGE_PIN T22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA08_P]
set_property -dict {PACKAGE_PIN T23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA08_N]
set_property -dict {PACKAGE_PIN T24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA07_P]
set_property -dict {PACKAGE_PIN T25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA07_N]
set_property -dict {PACKAGE_PIN U1 IOSTANDARD SSTL15} [get_ports DDR3_DQ59]
set_property -dict {PACKAGE_PIN U2 IOSTANDARD SSTL15} [get_ports DDR3_DQ58]
set_property -dict {PACKAGE_PIN U5 IOSTANDARD SSTL15} [get_ports DDR3_DQ63]
set_property -dict {PACKAGE_PIN U6 IOSTANDARD SSTL15} [get_ports DDR3_DQ62]
set_property -dict {PACKAGE_PIN U7 IOSTANDARD SSTL15} [get_ports DDR3_DM7]
set_property -dict {PACKAGE_PIN U17 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA09_P]
set_property -dict {PACKAGE_PIN U19 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA02_P]
set_property -dict {PACKAGE_PIN U20 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_HA02_N]
set_property -dict {PACKAGE_PIN U22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_15_P]
set_property -dict {PACKAGE_PIN U24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_14_P]
set_property -dict {PACKAGE_PIN U25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_14_N]
set_property -dict {PACKAGE_PIN U26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_9_P]
set_property -dict {PACKAGE_PIN V1 IOSTANDARD SSTL15} [get_ports DDR3_DQ51]
set_property -dict {PACKAGE_PIN V2 IOSTANDARD SSTL15} [get_ports DDR3_DQ50]
set_property -dict {PACKAGE_PIN V3 IOSTANDARD SSTL15} [get_ports DDR3_DQ61]
set_property -dict {PACKAGE_PIN V4 IOSTANDARD SSTL15} [get_ports DDR3_DQ57]
set_property -dict {PACKAGE_PIN V6 IOSTANDARD SSTL15} [get_ports DDR3_DQ60]
set_property -dict {PACKAGE_PIN V7 IOSTANDARD LVCMOS15} [get_ports Pmod2_1]
set_property -dict {PACKAGE_PIN V8 IOSTANDARD LVCMOS15} [get_ports Pmod2_4]
set_property -dict {PACKAGE_PIN V9 IOSTANDARD LVCMOS15} [get_ports VCXO_EN]
set_property -dict {PACKAGE_PIN V11 IOSTANDARD LVCMOS15} [get_ports WR_DAC_SCLK]
set_property -dict {PACKAGE_PIN V12 IOSTANDARD LVCMOS15} [get_ports LD17]
set_property -dict {PACKAGE_PIN V14 IOSTANDARD SSTL15} [get_ports DDR3_DQ14]
set_property -dict {PACKAGE_PIN V16 IOSTANDARD SSTL15} [get_ports DDR3_DQ12]
set_property -dict {PACKAGE_PIN V17 IOSTANDARD SSTL15} [get_ports DDR3_DQ8]
set_property -dict {PACKAGE_PIN V18 IOSTANDARD SSTL15} [get_ports DDR3_DQ10]
set_property -dict {PACKAGE_PIN V19 IOSTANDARD SSTL15} [get_ports DDR3_DQ11]
set_property -dict {PACKAGE_PIN V21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_4_P]
set_property -dict {PACKAGE_PIN V22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_15_N]
set_property -dict {PACKAGE_PIN V23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_13_P]
set_property -dict {PACKAGE_PIN V24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_13_N]
set_property -dict {PACKAGE_PIN V26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_9_N]
set_property -dict {PACKAGE_PIN W1 IOSTANDARD SSTL15} [get_ports DDR3_DM6]
set_property -dict {PACKAGE_PIN W3 IOSTANDARD SSTL15} [get_ports DDR3_DQ56]
set_property -dict {PACKAGE_PIN W4 IOSTANDARD LVCMOS33} [get_ports VREF_DDR3]
set_property -dict {PACKAGE_PIN W5 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS7_N]
set_property -dict {PACKAGE_PIN W6 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS7_P]
set_property -dict {PACKAGE_PIN W8 IOSTANDARD LVCMOS33} [get_ports VREF_DDR3]
set_property -dict {PACKAGE_PIN W9 IOSTANDARD LVCMOS15} [get_ports Pmod2_7]
set_property -dict {PACKAGE_PIN W10 IOSTANDARD LVCMOS15} [get_ports WR_DAC1_SYNC]
set_property -dict {PACKAGE_PIN W11 IOSTANDARD LVCMOS15} [get_ports CLK20_VCXO]
set_property -dict {PACKAGE_PIN W14 IOSTANDARD SSTL15} [get_ports DDR3_DQ15]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD SSTL15} [get_ports DDR3_DM1]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD SSTL15} [get_ports DDR3_DQ13]
set_property -dict {PACKAGE_PIN W18 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS1_P]
set_property -dict {PACKAGE_PIN W19 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS1_N]
set_property -dict {PACKAGE_PIN W21 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_4_N]
set_property -dict {PACKAGE_PIN W23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_11_P]
set_property -dict {PACKAGE_PIN W24 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_11_N]
set_property -dict {PACKAGE_PIN W25 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_16_P]
set_property -dict {PACKAGE_PIN W26 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_16_N]
set_property -dict {PACKAGE_PIN Y1 IOSTANDARD SSTL15} [get_ports DDR3_DQ55]
set_property -dict {PACKAGE_PIN Y2 IOSTANDARD SSTL15} [get_ports DDR3_DQ54]
set_property -dict {PACKAGE_PIN Y3 IOSTANDARD SSTL15} [get_ports DDR3_DQ53]
set_property -dict {PACKAGE_PIN Y5 IOSTANDARD SSTL15} [get_ports DDR3_DQ39]
set_property -dict {PACKAGE_PIN Y6 IOSTANDARD SSTL15} [get_ports DDR3_DQ34]
set_property -dict {PACKAGE_PIN Y7 IOSTANDARD LVCMOS15} [get_ports Pmod2_2]
set_property -dict {PACKAGE_PIN Y8 IOSTANDARD LVCMOS15} [get_ports Pmod2_6]
set_property -dict {PACKAGE_PIN Y10 IOSTANDARD LVCMOS15} [get_ports WR_DAC_DIN]
set_property -dict {PACKAGE_PIN Y11 IOSTANDARD LVCMOS15} [get_ports WR_DAC2_SYNC]
set_property -dict {PACKAGE_PIN Y12 IOSTANDARD SSTL15} [get_ports DDR3_RST_N]
set_property -dict {PACKAGE_PIN Y13 IOSTANDARD LVCMOS15} [get_ports LD16]
set_property -dict {PACKAGE_PIN Y15 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS3_P]
set_property -dict {PACKAGE_PIN Y16 IOSTANDARD DIFF_SSTL15} [get_ports DDR3_DQS3_N]
set_property -dict {PACKAGE_PIN Y17 IOSTANDARD SSTL15} [get_ports DDR3_DQ9]
set_property -dict {PACKAGE_PIN Y18 IOSTANDARD LVCMOS33} [get_ports VREF_DDR3]
set_property -dict {PACKAGE_PIN Y22 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_LA_0_P]
set_property -dict {PACKAGE_PIN Y23 IOSTANDARD DIFF_HSTL_II_25} [get_ports FMC2_CLK0_M2C_P]
set_property -dict {PACKAGE_PIN Y25 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TDI]
set_property -dict {PACKAGE_PIN Y26 IOSTANDARD LVCMOS33} [get_ports Self_FPGA_TCK]
