// Seed: 3646478593
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  assign module_1.id_10 = 0;
  generate
    always
      if (1) id_3 <= 1 - "";
      else id_2 <= -1;
  endgenerate
endmodule
module module_1 #(
    parameter id_23 = 32'd82,
    parameter id_24 = 32'd35
) (
    input supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    output wand id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input logic id_12,
    output supply0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri id_16,
    input wire id_17
);
  id_19 :
  assert property (@(id_11 == id_0) id_3) id_1 <= id_12;
  wire id_20;
  assign id_13 = -1;
  wire id_21, id_22;
  defparam id_23 = -1, id_24 = ~id_17 < -1 + "";
  module_0 modCall_1 (id_20);
endmodule
