# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sine_generator_WITH_IP.srcs/sources_1/new/enable.vhd" \

# Do not sort compile order
nosort
