// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module ChipTop(
  input         serial_tl_bits_in_valid,
  input  [31:0] serial_tl_bits_in_bits,
  input         serial_tl_bits_out_ready,
                custom_boot,
                clock_clock,
                reset,
                axi4_mem_0_bits_aw_ready,
                axi4_mem_0_bits_w_ready,
                axi4_mem_0_bits_b_valid,
  input  [3:0]  axi4_mem_0_bits_b_bits_id,
  input  [1:0]  axi4_mem_0_bits_b_bits_resp,
  input         axi4_mem_0_bits_ar_ready,
                axi4_mem_0_bits_r_valid,
  input  [3:0]  axi4_mem_0_bits_r_bits_id,
  input  [63:0] axi4_mem_0_bits_r_bits_data,
  input  [1:0]  axi4_mem_0_bits_r_bits_resp,
  input         axi4_mem_0_bits_r_bits_last,
                jtag_TCK,
                jtag_TMS,
                jtag_TDI,
                uart_0_rxd,
  output        serial_tl_clock,
                serial_tl_bits_in_ready,
                serial_tl_bits_out_valid,
  output [31:0] serial_tl_bits_out_bits,
  output        axi4_mem_0_clock,
                axi4_mem_0_reset,
                axi4_mem_0_bits_aw_valid,
  output [3:0]  axi4_mem_0_bits_aw_bits_id,
  output [31:0] axi4_mem_0_bits_aw_bits_addr,
  output [7:0]  axi4_mem_0_bits_aw_bits_len,
  output [2:0]  axi4_mem_0_bits_aw_bits_size,
  output [1:0]  axi4_mem_0_bits_aw_bits_burst,
  output        axi4_mem_0_bits_aw_bits_lock,
  output [3:0]  axi4_mem_0_bits_aw_bits_cache,
  output [2:0]  axi4_mem_0_bits_aw_bits_prot,
  output [3:0]  axi4_mem_0_bits_aw_bits_qos,
  output        axi4_mem_0_bits_w_valid,
  output [63:0] axi4_mem_0_bits_w_bits_data,
  output [7:0]  axi4_mem_0_bits_w_bits_strb,
  output        axi4_mem_0_bits_w_bits_last,
                axi4_mem_0_bits_b_ready,
                axi4_mem_0_bits_ar_valid,
  output [3:0]  axi4_mem_0_bits_ar_bits_id,
  output [31:0] axi4_mem_0_bits_ar_bits_addr,
  output [7:0]  axi4_mem_0_bits_ar_bits_len,
  output [2:0]  axi4_mem_0_bits_ar_bits_size,
  output [1:0]  axi4_mem_0_bits_ar_bits_burst,
  output        axi4_mem_0_bits_ar_bits_lock,
  output [3:0]  axi4_mem_0_bits_ar_bits_cache,
  output [2:0]  axi4_mem_0_bits_ar_bits_prot,
  output [3:0]  axi4_mem_0_bits_ar_bits_qos,
  output        axi4_mem_0_bits_r_ready,
                jtag_TDO,
                uart_0_txd
);

  wire        _iocell_uart_0_rxd_i;	// @[IOCell.scala:111:23]
  wire        _iocell_jtag_TCK_i;	// @[IOCell.scala:111:23]
  wire        _iocell_jtag_TMS_i;	// @[IOCell.scala:111:23]
  wire        _iocell_jtag_TDI_i;	// @[IOCell.scala:111:23]
  wire        _gated_clock_debug_clock_gate_out;	// @[ClockGate.scala:36:20]
  wire        _dmactiveAck_dmactiveAck_io_q;	// @[ShiftReg.scala:45:23]
  wire        _debug_reset_syncd_debug_reset_sync_io_q;	// @[ShiftReg.scala:45:23]
  wire        _system_debug_systemjtag_reset_catcher_io_sync_reset;	// @[ResetCatchAndSync.scala:39:28]
  wire        _iocell_reset_i;	// @[IOCell.scala:111:23]
  wire        _iocell_clock_clock_i;	// @[IOCell.scala:111:23]
  wire        _iocell_custom_boot_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_valid_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_31_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_30_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_29_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_28_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_27_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_26_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_25_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_24_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_23_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_22_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_21_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_20_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_19_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_18_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_17_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_16_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_15_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_14_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_13_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_12_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_11_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_10_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_9_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_8_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_7_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_6_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_5_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_4_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_3_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_2_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_1_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_in_bits_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_out_ready_i;	// @[IOCell.scala:111:23]
  wire        _iocell_serial_tl_bits_out_bits_31_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_30_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_29_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_28_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_27_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_26_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_25_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_24_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_23_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_22_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_21_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_20_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_19_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_18_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_17_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_16_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_15_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_14_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_13_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_12_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_11_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_10_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_9_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_8_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_7_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_6_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_5_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_4_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_3_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_2_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_1_pad;	// @[IOCell.scala:112:24]
  wire        _iocell_serial_tl_bits_out_bits_pad;	// @[IOCell.scala:112:24]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_reset;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_reset;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_reset;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_reset;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_reset;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_reset;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_clock;	// @[IOBinders.scala:409:41]
  wire        _dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_reset;	// @[IOBinders.scala:409:41]
  wire        _system_auto_implicitClockGrouper_out_clock;	// @[ChipTop.scala:28:35]
  wire        _system_auto_implicitClockGrouper_out_reset;	// @[ChipTop.scala:28:35]
  wire        _system_auto_subsystem_cbus_fixedClockNode_out_clock;	// @[ChipTop.scala:28:35]
  wire        _system_auto_subsystem_cbus_fixedClockNode_out_reset;	// @[ChipTop.scala:28:35]
  wire        _system_serial_tl_clock;	// @[ChipTop.scala:28:35]
  wire        _system_serial_tl_bits_in_ready;	// @[ChipTop.scala:28:35]
  wire        _system_serial_tl_bits_out_valid;	// @[ChipTop.scala:28:35]
  wire [31:0] _system_serial_tl_bits_out_bits;	// @[ChipTop.scala:28:35]
  wire        _system_debug_systemjtag_jtag_TDO_data;	// @[ChipTop.scala:28:35]
  wire        _system_debug_dmactive;	// @[ChipTop.scala:28:35]
  wire        _system_uart_0_txd;	// @[ChipTop.scala:28:35]
  wire        debug_reset = ~_debug_reset_syncd_debug_reset_sync_io_q;	// @[Periphery.scala:283:40, ShiftReg.scala:45:23]
  reg         clock_en;	// @[Periphery.scala:291:29]
  always @(posedge _system_auto_subsystem_cbus_fixedClockNode_out_clock or posedge debug_reset) begin	// @[ChipTop.scala:28:35, Periphery.scala:283:40]
    if (debug_reset)	// @[ChipTop.scala:28:35, Periphery.scala:283:40]
      clock_en <= 1'h1;	// @[IOCell.scala:235:30, Periphery.scala:291:29]
    else	// @[ChipTop.scala:28:35]
      clock_en <= _dmactiveAck_dmactiveAck_io_q;	// @[Periphery.scala:291:29, ShiftReg.scala:45:23]
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        clock_en = _RANDOM_0[0];	// @[Periphery.scala:291:29]
      `endif // RANDOMIZE_REG_INIT
      `ifdef RANDOMIZE
        if (debug_reset)	// @[Periphery.scala:283:40]
          clock_en = 1'h1;	// @[IOCell.scala:235:30, Periphery.scala:291:29]
      `endif // RANDOMIZE
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  DigitalTop system (	// @[ChipTop.scala:28:35]
    .clock                                                                                  (_system_auto_implicitClockGrouper_out_clock),	// @[ChipTop.scala:28:35]
    .reset                                                                                  (_system_auto_implicitClockGrouper_out_reset),	// @[ChipTop.scala:28:35]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_implicit_clock_clock   (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_implicit_clock_reset   (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_reset),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_cbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_cbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_reset),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_mbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_mbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_reset),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_fbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_fbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_reset),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_pbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_pbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_reset),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_1_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_1_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_reset),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_clock),	// @[IOBinders.scala:409:41]
    .auto_prci_ctrl_domain_tileResetSetter_clock_in_member_allClocks_subsystem_sbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_reset),	// @[IOBinders.scala:409:41]
    .mem_axi4_0_aw_ready                                                                    (axi4_mem_0_bits_aw_ready),
    .mem_axi4_0_w_ready                                                                     (axi4_mem_0_bits_w_ready),
    .mem_axi4_0_b_valid                                                                     (axi4_mem_0_bits_b_valid),
    .mem_axi4_0_b_bits_id                                                                   (axi4_mem_0_bits_b_bits_id),
    .mem_axi4_0_b_bits_resp                                                                 (axi4_mem_0_bits_b_bits_resp),
    .mem_axi4_0_ar_ready                                                                    (axi4_mem_0_bits_ar_ready),
    .mem_axi4_0_r_valid                                                                     (axi4_mem_0_bits_r_valid),
    .mem_axi4_0_r_bits_id                                                                   (axi4_mem_0_bits_r_bits_id),
    .mem_axi4_0_r_bits_data                                                                 (axi4_mem_0_bits_r_bits_data),
    .mem_axi4_0_r_bits_resp                                                                 (axi4_mem_0_bits_r_bits_resp),
    .mem_axi4_0_r_bits_last                                                                 (axi4_mem_0_bits_r_bits_last),
    .custom_boot                                                                            (_iocell_custom_boot_i),	// @[IOCell.scala:111:23]
    .serial_tl_bits_in_valid                                                                (_iocell_serial_tl_bits_in_valid_i),	// @[IOCell.scala:111:23]
    .serial_tl_bits_in_bits                                                                 ({_iocell_serial_tl_bits_in_bits_31_i, _iocell_serial_tl_bits_in_bits_30_i, _iocell_serial_tl_bits_in_bits_29_i, _iocell_serial_tl_bits_in_bits_28_i, _iocell_serial_tl_bits_in_bits_27_i, _iocell_serial_tl_bits_in_bits_26_i, _iocell_serial_tl_bits_in_bits_25_i, _iocell_serial_tl_bits_in_bits_24_i, _iocell_serial_tl_bits_in_bits_23_i, _iocell_serial_tl_bits_in_bits_22_i, _iocell_serial_tl_bits_in_bits_21_i, _iocell_serial_tl_bits_in_bits_20_i, _iocell_serial_tl_bits_in_bits_19_i, _iocell_serial_tl_bits_in_bits_18_i, _iocell_serial_tl_bits_in_bits_17_i, _iocell_serial_tl_bits_in_bits_16_i, _iocell_serial_tl_bits_in_bits_15_i, _iocell_serial_tl_bits_in_bits_14_i, _iocell_serial_tl_bits_in_bits_13_i, _iocell_serial_tl_bits_in_bits_12_i, _iocell_serial_tl_bits_in_bits_11_i, _iocell_serial_tl_bits_in_bits_10_i, _iocell_serial_tl_bits_in_bits_9_i, _iocell_serial_tl_bits_in_bits_8_i, _iocell_serial_tl_bits_in_bits_7_i, _iocell_serial_tl_bits_in_bits_6_i, _iocell_serial_tl_bits_in_bits_5_i, _iocell_serial_tl_bits_in_bits_4_i, _iocell_serial_tl_bits_in_bits_3_i, _iocell_serial_tl_bits_in_bits_2_i, _iocell_serial_tl_bits_in_bits_1_i, _iocell_serial_tl_bits_in_bits_i}),	// @[Cat.scala:33:92, IOCell.scala:111:23]
    .serial_tl_bits_out_ready                                                               (_iocell_serial_tl_bits_out_ready_i),	// @[IOCell.scala:111:23]
    .resetctrl_hartIsInReset_0                                                              (_system_auto_subsystem_cbus_fixedClockNode_out_reset),	// @[ChipTop.scala:28:35]
    .debug_clock                                                                            (_gated_clock_debug_clock_gate_out),	// @[ClockGate.scala:36:20]
    .debug_reset                                                                            (debug_reset),	// @[Periphery.scala:283:40]
    .debug_systemjtag_jtag_TCK                                                              (_iocell_jtag_TCK_i),	// @[IOCell.scala:111:23]
    .debug_systemjtag_jtag_TMS                                                              (_iocell_jtag_TMS_i),	// @[IOCell.scala:111:23]
    .debug_systemjtag_jtag_TDI                                                              (_iocell_jtag_TDI_i),	// @[IOCell.scala:111:23]
    .debug_systemjtag_reset                                                                 (_system_debug_systemjtag_reset_catcher_io_sync_reset),	// @[ResetCatchAndSync.scala:39:28]
    .debug_dmactiveAck                                                                      (_dmactiveAck_dmactiveAck_io_q),	// @[ShiftReg.scala:45:23]
    .uart_0_rxd                                                                             (_iocell_uart_0_rxd_i),	// @[IOCell.scala:111:23]
    .auto_implicitClockGrouper_out_clock                                                    (_system_auto_implicitClockGrouper_out_clock),
    .auto_implicitClockGrouper_out_reset                                                    (_system_auto_implicitClockGrouper_out_reset),
    .auto_subsystem_mbus_fixedClockNode_out_clock                                           (axi4_mem_0_clock),
    .auto_subsystem_mbus_fixedClockNode_out_reset                                           (axi4_mem_0_reset),
    .auto_subsystem_cbus_fixedClockNode_out_clock                                           (_system_auto_subsystem_cbus_fixedClockNode_out_clock),
    .auto_subsystem_cbus_fixedClockNode_out_reset                                           (_system_auto_subsystem_cbus_fixedClockNode_out_reset),
    .mem_axi4_0_aw_valid                                                                    (axi4_mem_0_bits_aw_valid),
    .mem_axi4_0_aw_bits_id                                                                  (axi4_mem_0_bits_aw_bits_id),
    .mem_axi4_0_aw_bits_addr                                                                (axi4_mem_0_bits_aw_bits_addr),
    .mem_axi4_0_aw_bits_len                                                                 (axi4_mem_0_bits_aw_bits_len),
    .mem_axi4_0_aw_bits_size                                                                (axi4_mem_0_bits_aw_bits_size),
    .mem_axi4_0_aw_bits_burst                                                               (axi4_mem_0_bits_aw_bits_burst),
    .mem_axi4_0_aw_bits_lock                                                                (axi4_mem_0_bits_aw_bits_lock),
    .mem_axi4_0_aw_bits_cache                                                               (axi4_mem_0_bits_aw_bits_cache),
    .mem_axi4_0_aw_bits_prot                                                                (axi4_mem_0_bits_aw_bits_prot),
    .mem_axi4_0_aw_bits_qos                                                                 (axi4_mem_0_bits_aw_bits_qos),
    .mem_axi4_0_w_valid                                                                     (axi4_mem_0_bits_w_valid),
    .mem_axi4_0_w_bits_data                                                                 (axi4_mem_0_bits_w_bits_data),
    .mem_axi4_0_w_bits_strb                                                                 (axi4_mem_0_bits_w_bits_strb),
    .mem_axi4_0_w_bits_last                                                                 (axi4_mem_0_bits_w_bits_last),
    .mem_axi4_0_b_ready                                                                     (axi4_mem_0_bits_b_ready),
    .mem_axi4_0_ar_valid                                                                    (axi4_mem_0_bits_ar_valid),
    .mem_axi4_0_ar_bits_id                                                                  (axi4_mem_0_bits_ar_bits_id),
    .mem_axi4_0_ar_bits_addr                                                                (axi4_mem_0_bits_ar_bits_addr),
    .mem_axi4_0_ar_bits_len                                                                 (axi4_mem_0_bits_ar_bits_len),
    .mem_axi4_0_ar_bits_size                                                                (axi4_mem_0_bits_ar_bits_size),
    .mem_axi4_0_ar_bits_burst                                                               (axi4_mem_0_bits_ar_bits_burst),
    .mem_axi4_0_ar_bits_lock                                                                (axi4_mem_0_bits_ar_bits_lock),
    .mem_axi4_0_ar_bits_cache                                                               (axi4_mem_0_bits_ar_bits_cache),
    .mem_axi4_0_ar_bits_prot                                                                (axi4_mem_0_bits_ar_bits_prot),
    .mem_axi4_0_ar_bits_qos                                                                 (axi4_mem_0_bits_ar_bits_qos),
    .mem_axi4_0_r_ready                                                                     (axi4_mem_0_bits_r_ready),
    .serial_tl_clock                                                                        (_system_serial_tl_clock),
    .serial_tl_bits_in_ready                                                                (_system_serial_tl_bits_in_ready),
    .serial_tl_bits_out_valid                                                               (_system_serial_tl_bits_out_valid),
    .serial_tl_bits_out_bits                                                                (_system_serial_tl_bits_out_bits),
    .debug_systemjtag_jtag_TDO_data                                                         (_system_debug_systemjtag_jtag_TDO_data),
    .debug_dmactive                                                                         (_system_debug_dmactive),
    .uart_0_txd                                                                             (_system_uart_0_txd)
  );
  DividerOnlyClockGenerator dividerOnlyClockGen (	// @[IOBinders.scala:409:41]
    .auto_divider_only_clock_gen_in_clock                                    (_iocell_clock_clock_i),	// @[IOCell.scala:111:23]
    .auto_divider_only_clock_gen_in_reset                                    (_iocell_reset_i),	// @[IOCell.scala:111:23]
    .auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_clock   (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_reset   (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_implicit_clock_reset),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_cbus_0_reset),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_mbus_0_reset),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_fbus_0_reset),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_pbus_0_reset),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_1_reset),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_clock (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_clock),
    .auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_reset (_dividerOnlyClockGen_auto_divider_only_clock_gen_out_member_allClocks_subsystem_sbus_0_reset)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[0]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_1 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[1]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_1_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_2 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[2]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_2_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_3 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[3]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_3_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_4 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[4]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_4_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_5 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[5]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_5_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_6 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[6]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_6_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_7 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[7]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_7_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_8 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[8]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_8_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_9 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[9]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_9_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_10 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[10]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_10_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_11 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[11]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_11_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_12 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[12]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_12_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_13 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[13]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_13_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_14 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[14]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_14_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_15 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[15]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_15_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_16 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[16]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_16_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_17 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[17]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_17_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_18 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[18]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_18_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_19 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[19]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_19_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_20 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[20]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_20_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_21 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[21]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_21_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_22 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[22]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_22_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_23 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[23]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_23_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_24 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[24]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_24_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_25 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[25]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_25_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_26 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[26]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_26_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_27 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[27]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_27_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_28 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[28]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_28_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_29 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[29]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_29_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_30 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[30]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_30_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_bits_31 (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_bits[31]),	// @[ChipTop.scala:28:35, IOCell.scala:228:40]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (_iocell_serial_tl_bits_out_bits_31_pad)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_out_valid (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_out_valid),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (serial_tl_bits_out_valid)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_out_ready (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_out_ready),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_out_ready_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[0]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_1 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[1]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_1_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_2 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[2]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_2_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_3 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[3]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_3_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_4 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[4]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_4_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_5 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[5]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_5_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_6 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[6]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_6_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_7 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[7]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_7_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_8 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[8]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_8_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_9 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[9]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_9_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_10 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[10]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_10_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_11 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[11]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_11_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_12 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[12]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_12_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_13 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[13]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_13_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_14 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[14]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_14_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_15 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[15]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_15_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_16 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[16]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_16_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_17 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[17]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_17_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_18 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[18]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_18_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_19 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[19]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_19_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_20 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[20]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_20_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_21 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[21]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_21_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_22 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[22]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_22_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_23 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[23]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_23_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_24 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[24]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_24_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_25 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[25]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_25_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_26 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[26]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_26_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_27 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[27]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_27_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_28 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[28]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_28_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_29 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[29]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_29_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_30 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[30]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_30_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_bits_31 (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_bits[31]),	// @[IOCell.scala:213:39]
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_bits_31_i)
  );
  GenericDigitalInIOCell iocell_serial_tl_bits_in_valid (	// @[IOCell.scala:111:23]
    .pad (serial_tl_bits_in_valid),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_serial_tl_bits_in_valid_i)
  );
  GenericDigitalOutIOCell iocell_serial_tl_bits_in_ready (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_bits_in_ready),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (serial_tl_bits_in_ready)
  );
  GenericDigitalOutIOCell iocell_serial_tl_clock (	// @[IOCell.scala:112:24]
    .o   (_system_serial_tl_clock),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (serial_tl_clock)
  );
  GenericDigitalInIOCell iocell_custom_boot (	// @[IOCell.scala:111:23]
    .pad (custom_boot),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_custom_boot_i)
  );
  GenericDigitalInIOCell iocell_clock_clock (	// @[IOCell.scala:111:23]
    .pad (clock_clock),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_clock_clock_i)
  );
  GenericDigitalInIOCell iocell_reset (	// @[IOCell.scala:111:23]
    .pad (reset),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_reset_i)
  );
  ResetCatchAndSync_d3 system_debug_systemjtag_reset_catcher (	// @[ResetCatchAndSync.scala:39:28]
    .clock         (_iocell_jtag_TCK_i),	// @[IOCell.scala:111:23]
    .reset         (_system_auto_subsystem_cbus_fixedClockNode_out_reset),	// @[ChipTop.scala:28:35]
    .io_sync_reset (_system_debug_systemjtag_reset_catcher_io_sync_reset)
  );
  AsyncResetSynchronizerShiftReg_w1_d3_i0 debug_reset_syncd_debug_reset_sync (	// @[ShiftReg.scala:45:23]
    .clock (_system_auto_subsystem_cbus_fixedClockNode_out_clock),	// @[ChipTop.scala:28:35]
    .reset (_system_debug_systemjtag_reset_catcher_io_sync_reset),	// @[ResetCatchAndSync.scala:39:28]
    .io_d  (1'h1),	// @[IOCell.scala:235:30]
    .io_q  (_debug_reset_syncd_debug_reset_sync_io_q)
  );
  ResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAck (	// @[ShiftReg.scala:45:23]
    .clock (_system_auto_subsystem_cbus_fixedClockNode_out_clock),	// @[ChipTop.scala:28:35]
    .reset (debug_reset),	// @[Periphery.scala:283:40]
    .io_d  (_system_debug_dmactive),	// @[ChipTop.scala:28:35]
    .io_q  (_dmactiveAck_dmactiveAck_io_q)
  );
  EICG_wrapper gated_clock_debug_clock_gate (	// @[ClockGate.scala:36:20]
    .in      (_system_auto_subsystem_cbus_fixedClockNode_out_clock),	// @[ChipTop.scala:28:35]
    .test_en (1'h0),	// @[LazyModule.scala:411:29]
    .en      (clock_en),	// @[Periphery.scala:291:29]
    .out     (_gated_clock_debug_clock_gate_out)
  );
  GenericDigitalOutIOCell iocell_jtag_TDO (	// @[IOCell.scala:112:24]
    .o   (_system_debug_systemjtag_jtag_TDO_data),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (jtag_TDO)
  );
  GenericDigitalInIOCell iocell_jtag_TDI (	// @[IOCell.scala:111:23]
    .pad (jtag_TDI),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_jtag_TDI_i)
  );
  GenericDigitalInIOCell iocell_jtag_TMS (	// @[IOCell.scala:111:23]
    .pad (jtag_TMS),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_jtag_TMS_i)
  );
  GenericDigitalInIOCell iocell_jtag_TCK (	// @[IOCell.scala:111:23]
    .pad (jtag_TCK),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_jtag_TCK_i)
  );
  GenericDigitalInIOCell iocell_uart_0_rxd (	// @[IOCell.scala:111:23]
    .pad (uart_0_rxd),
    .ie  (1'h1),	// @[IOCell.scala:235:30]
    .i   (_iocell_uart_0_rxd_i)
  );
  GenericDigitalOutIOCell iocell_uart_0_txd (	// @[IOCell.scala:112:24]
    .o   (_system_uart_0_txd),	// @[ChipTop.scala:28:35]
    .oe  (1'h1),	// @[IOCell.scala:235:30]
    .pad (uart_0_txd)
  );
  assign serial_tl_bits_out_bits = {_iocell_serial_tl_bits_out_bits_31_pad, _iocell_serial_tl_bits_out_bits_30_pad, _iocell_serial_tl_bits_out_bits_29_pad, _iocell_serial_tl_bits_out_bits_28_pad, _iocell_serial_tl_bits_out_bits_27_pad, _iocell_serial_tl_bits_out_bits_26_pad, _iocell_serial_tl_bits_out_bits_25_pad, _iocell_serial_tl_bits_out_bits_24_pad, _iocell_serial_tl_bits_out_bits_23_pad, _iocell_serial_tl_bits_out_bits_22_pad, _iocell_serial_tl_bits_out_bits_21_pad, _iocell_serial_tl_bits_out_bits_20_pad, _iocell_serial_tl_bits_out_bits_19_pad, _iocell_serial_tl_bits_out_bits_18_pad, _iocell_serial_tl_bits_out_bits_17_pad, _iocell_serial_tl_bits_out_bits_16_pad, _iocell_serial_tl_bits_out_bits_15_pad, _iocell_serial_tl_bits_out_bits_14_pad, _iocell_serial_tl_bits_out_bits_13_pad, _iocell_serial_tl_bits_out_bits_12_pad, _iocell_serial_tl_bits_out_bits_11_pad, _iocell_serial_tl_bits_out_bits_10_pad, _iocell_serial_tl_bits_out_bits_9_pad, _iocell_serial_tl_bits_out_bits_8_pad, _iocell_serial_tl_bits_out_bits_7_pad, _iocell_serial_tl_bits_out_bits_6_pad, _iocell_serial_tl_bits_out_bits_5_pad, _iocell_serial_tl_bits_out_bits_4_pad, _iocell_serial_tl_bits_out_bits_3_pad, _iocell_serial_tl_bits_out_bits_2_pad, _iocell_serial_tl_bits_out_bits_1_pad, _iocell_serial_tl_bits_out_bits_pad};	// @[Cat.scala:33:92, IOCell.scala:112:24]
endmodule

