// Seed: 1221530540
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output supply1 void id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5
);
  wand id_7;
  tri1 id_8;
  if (1) assign id_2 = 1;
  else assign id_7 = id_8;
  wand id_9 = id_0;
  id_10 :
  assert property (@(1 or 1 or id_0) id_7) @(posedge 1) id_7 = 1;
  always $display(1 < 1 && id_1);
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    input supply0 void id_1,
    output logic id_2,
    input wand id_3,
    output supply0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input wand id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    output wor id_11
);
  always
    if (1'h0) id_11 = id_6;
    else id_2 <= id_6 - id_6;
  module_0(
      id_10, id_10, id_9, id_5, id_6, id_7
  );
  wire id_13;
endmodule
