{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709572531473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709572531473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 11:15:31 2024 " "Processing started: Mon Mar 04 11:15:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709572531473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709572531473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709572531473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709572531878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709572531878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "src/Sign_Extend.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "src/Shift_Left_2.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Shift_Left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Processor " "Found entity 1: RISC_V_Processor" {  } { { "src/RISC_V_Processor.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v_multi_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Multi_Cycle " "Found entity 1: RISC_V_Multi_Cycle" {  } { { "src/RISC_V_Multi_Cycle.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "src/Register_File.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "src/Program_Memory.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32x1 " "Found entity 1: Mux32x1" {  } { { "src/Mux32x1.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "src/Mux4x1.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/Mux2x1.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_system.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_System " "Found entity 1: Memory_System" {  } { { "src/Memory_System.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Instr_Decoder.v(38) " "Verilog HDL Expression warning at Instr_Decoder.v(38): truncated literal to match 2 bits" {  } { { "src/Instr_Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709572539433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Instr_Decoder.v(41) " "Verilog HDL Expression warning at Instr_Decoder.v(41): truncated literal to match 2 bits" {  } { { "src/Instr_Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709572539433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "src/Instr_Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "src/Data_Path.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "src/Data_Memory.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "src/Control_Unit.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Signals " "Found entity 1: Control_Signals" {  } { { "src/Control_Signals.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cont_1s_rco.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cont_1s_rco.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_1s_RCO " "Found entity 1: cont_1s_RCO" {  } { { "src/cont_1s_RCO.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/cont_1s_RCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen " "Found entity 1: Clock_Gen" {  } { { "src/Clock_Gen.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "src/ALU_Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3x1 " "Found entity 1: Mux3x1" {  } { { "src/Mux3x1.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux3x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASrc Control_Unit.v(41) " "Verilog HDL Implicit Net warning at Control_Unit.v(41): created implicit net for \"ASrc\"" {  } { { "src/Control_Unit.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709572539448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Processor " "Elaborating entity \"RISC_V_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709572539499 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] RISC_V_Processor.v(7) " "Output port \"LEDR\[8\]\" at RISC_V_Processor.v(7) has no driver" {  } { { "src/RISC_V_Processor.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709572539499 "|RISC_V_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Gen Clock_Gen:Clock_Gen_inst " "Elaborating entity \"Clock_Gen\" for hierarchy \"Clock_Gen:Clock_Gen_inst\"" {  } { { "src/RISC_V_Processor.v" "Clock_Gen_inst" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_Gen:Clock_Gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_Gen:Clock_Gen_inst\|altpll:altpll_component\"" {  } { { "src/Clock_Gen.v" "altpll_component" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Gen:Clock_Gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_Gen:Clock_Gen_inst\|altpll:altpll_component\"" {  } { { "src/Clock_Gen.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Gen:Clock_Gen_inst\|altpll:altpll_component " "Instantiated megafunction \"Clock_Gen:Clock_Gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_Gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_Gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539534 ""}  } { { "src/Clock_Gen.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1709572539534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen_altpll " "Found entity 1: Clock_Gen_altpll" {  } { { "db/clock_gen_altpll.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/db/clock_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709572539580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709572539580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Gen_altpll Clock_Gen:Clock_Gen_inst\|altpll:altpll_component\|Clock_Gen_altpll:auto_generated " "Elaborating entity \"Clock_Gen_altpll\" for hierarchy \"Clock_Gen:Clock_Gen_inst\|altpll:altpll_component\|Clock_Gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_1s_RCO cont_1s_RCO:clock " "Elaborating entity \"cont_1s_RCO\" for hierarchy \"cont_1s_RCO:clock\"" {  } { { "src/RISC_V_Processor.v" "clock" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V_Multi_Cycle RISC_V_Multi_Cycle:RISC_V " "Elaborating entity \"RISC_V_Multi_Cycle\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\"" {  } { { "src/RISC_V_Processor.v" "RISC_V" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539583 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_Out RISC_V_Multi_Cycle.v(8) " "Output port \"GPIO_Out\" at RISC_V_Multi_Cycle.v(8) has no driver" {  } { { "src/RISC_V_Multi_Cycle.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709572539584 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control " "Elaborating entity \"Control_Unit\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\"" {  } { { "src/RISC_V_Multi_Cycle.v" "Control" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539584 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADRSrc Control_Unit.v(20) " "Output port \"ADRSrc\" at Control_Unit.v(20) has no driver" {  } { { "src/Control_Unit.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709572539586 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Signals RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Control_Signals:State_and_Signals " "Elaborating entity \"Control_Signals\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Control_Signals:State_and_Signals\"" {  } { { "src/Control_Unit.v" "State_and_Signals" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|ALU_Decoder:Operation " "Elaborating entity \"ALU_Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|ALU_Decoder:Operation\"" {  } { { "src/Control_Unit.v" "Operation" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539609 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU_Decoder.v(24) " "Verilog HDL Case Statement warning at ALU_Decoder.v(24): case item expression covers a value already covered by a previous case item" {  } { { "src/ALU_Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1709572539609 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU_Decoder.v(26) " "Verilog HDL Case Statement warning at ALU_Decoder.v(26): case item expression covers a value already covered by a previous case item" {  } { { "src/ALU_Decoder.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1709572539609 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Decoder RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Instr_Decoder:Instant_Dec " "Elaborating entity \"Instr_Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Control_Unit:Control\|Instr_Decoder:Instant_Dec\"" {  } { { "src/Control_Unit.v" "Instant_Dec" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath " "Elaborating entity \"Data_Path\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\"" {  } { { "src/RISC_V_Multi_Cycle.v" "DataPath" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539611 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_o Data_Path.v(13) " "Output port \"GPIO_o\" at Data_Path.v(13) has no driver" {  } { { "src/Data_Path.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709572539613 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Program_Counter " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Program_Counter\"" {  } { { "src/Data_Path.v" "Program_Counter" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux2x1:Instr_or_Data " "Elaborating entity \"Mux2x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux2x1:Instr_or_Data\"" {  } { { "src/Data_Path.v" "Instr_or_Data" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_System RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM " "Elaborating entity \"Memory_System\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\"" {  } { { "src/Data_Path.v" "ROM_RAM" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Program_Memory:ROM\"" {  } { { "src/Memory_System.v" "ROM" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539617 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 63 Program_Memory.v(15) " "Verilog HDL warning at Program_Memory.v(15): number of words (23) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "src/Program_Memory.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1709572539618 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(12) " "Net \"rom.data_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1709572539618 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(12) " "Net \"rom.waddr_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1709572539618 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(12) " "Net \"rom.we_a\" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "src/Program_Memory.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1709572539618 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM " "Elaborating entity \"Data_Memory\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Memory_System:ROM_RAM\|Data_Memory:RAM\"" {  } { { "src/Memory_System.v" "RAM" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Instruction_Register " "Elaborating entity \"Register\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register:Instruction_Register\"" {  } { { "src/Data_Path.v" "Instruction_Register" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File " "Elaborating entity \"Register_File\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\"" {  } { { "src/Data_Path.v" "Reg_File" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC " "Elaborating entity \"Decoder\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Decoder:DEC\"" {  } { { "src/Register_File.v" "DEC" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Mux32x1:Rrs " "Elaborating entity \"Mux32x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Register_File:Reg_File\|Mux32x1:Rrs\"" {  } { { "src/Register_File.v" "Rrs" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Sign_Extend:Sign_Ext " "Elaborating entity \"Sign_Extend\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Sign_Extend:Sign_Ext\"" {  } { { "src/Data_Path.v" "Sign_Ext" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539641 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr Sign_Extend.v(10) " "Verilog HDL Always Construct warning at Sign_Extend.v(10): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Sign_Extend.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709572539642 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr Sign_Extend.v(11) " "Verilog HDL Always Construct warning at Sign_Extend.v(11): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Sign_Extend.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709572539642 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr Sign_Extend.v(12) " "Verilog HDL Always Construct warning at Sign_Extend.v(12): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Sign_Extend.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709572539642 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr Sign_Extend.v(13) " "Verilog HDL Always Construct warning at Sign_Extend.v(13): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Sign_Extend.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709572539642 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instr Sign_Extend.v(14) " "Verilog HDL Always Construct warning at Sign_Extend.v(14): variable \"Instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Sign_Extend.v" "" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709572539643 "|RISC_V_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3x1 RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux3x1:A_Input " "Elaborating entity \"Mux3x1\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|Mux3x1:A_Input\"" {  } { { "src/Data_Path.v" "A_Input" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISC_V_Multi_Cycle:RISC_V\|Data_Path:DataPath\|ALU:ALU\"" {  } { { "src/Data_Path.v" "ALU" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709572539645 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_V_Multi_Cycle:RISC_V\|Funct3_w\[3\] " "Net \"RISC_V_Multi_Cycle:RISC_V\|Funct3_w\[3\]\" is missing source, defaulting to GND" {  } { { "src/RISC_V_Multi_Cycle.v" "Funct3_w\[3\]" { Text "C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709572539775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709572539775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709572539898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709572539937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 11:15:39 2024 " "Processing ended: Mon Mar 04 11:15:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709572539937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709572539937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709572539937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709572539937 ""}
