Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/avalonBus.qsys --block-symbol-file --output-directory=/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/avalonBus --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading quadcopter_interface/avalonBus.qsys
Progress: Reading input file
Progress: Adding ap102_led_0 [ap102_led 1.0]
Progress: Parameterizing module ap102_led_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio_led_0 [gpio_led 1.1]
Progress: Parameterizing module gpio_led_0
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 18.1]
Progress: Parameterizing module packets_to_master_0
Progress: Adding pwm_decoder_0 [pwm_decoder 1.0]
Progress: Parameterizing module pwm_decoder_0
Progress: Adding pwm_dshot_0 [pwm_dshot 1.0]
Progress: Parameterizing module pwm_dshot_0
Progress: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 18.1]
Progress: Parameterizing module st_bytes_to_packets_0
Progress: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 18.1]
Progress: Parameterizing module st_packets_to_bytes_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalonBus.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalonBus.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: avalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: avalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: avalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: avalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: avalonBus.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/avalonBus.qsys --synthesis=VERILOG --output-directory=/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/avalonBus/synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading quadcopter_interface/avalonBus.qsys
Progress: Reading input file
Progress: Adding ap102_led_0 [ap102_led 1.0]
Progress: Parameterizing module ap102_led_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio_led_0 [gpio_led 1.1]
Progress: Parameterizing module gpio_led_0
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 18.1]
Progress: Parameterizing module packets_to_master_0
Progress: Adding pwm_decoder_0 [pwm_decoder 1.0]
Progress: Parameterizing module pwm_decoder_0
Progress: Adding pwm_dshot_0 [pwm_dshot 1.0]
Progress: Parameterizing module pwm_dshot_0
Progress: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 18.1]
Progress: Parameterizing module st_bytes_to_packets_0
Progress: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 18.1]
Progress: Parameterizing module st_packets_to_bytes_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalonBus.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalonBus.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: avalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: avalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: avalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: avalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: avalonBus.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Info: avalonBus: Generating avalonBus "avalonBus" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: ap102_led_0: "avalonBus" instantiated ap102_led "ap102_led_0"
Info: gpio_led_0: "avalonBus" instantiated gpio_led "gpio_led_0"
Info: packets_to_master_0: "avalonBus" instantiated altera_avalon_packets_to_master "packets_to_master_0"
Info: pwm_decoder_0: "avalonBus" instantiated pwm_decoder "pwm_decoder_0"
Info: pwm_dshot_0: "avalonBus" instantiated pwm_dshot "pwm_dshot_0"
Info: st_bytes_to_packets_0: "avalonBus" instantiated altera_avalon_st_bytes_to_packets "st_bytes_to_packets_0"
Info: st_packets_to_bytes_0: "avalonBus" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: sysid_qsys_0: "avalonBus" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'avalonBus_timer_0'
Info: timer_0:   Generation command is [exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=avalonBus_timer_0 --dir=/tmp/alt8267_8537585802780973547.dir/0010_timer_0_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8267_8537585802780973547.dir/0010_timer_0_gen//avalonBus_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'avalonBus_timer_0'
Info: timer_0: "avalonBus" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "avalonBus" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: "avalonBus" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "avalonBus" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "avalonBus" instantiated altera_reset_controller "rst_controller"
Info: packets_to_master_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "packets_to_master_0_avalon_master_translator"
Info: ap102_led_0_avs_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ap102_led_0_avs_s0_translator"
Info: packets_to_master_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "packets_to_master_0_avalon_master_agent"
Info: ap102_led_0_avs_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ap102_led_0_avs_s0_agent"
Info: ap102_led_0_avs_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ap102_led_0_avs_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: packets_to_master_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "packets_to_master_0_avalon_master_limiter"
Info: Reusing file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/avalonBus/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/avalonBus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avalonBus: Done "avalonBus" with 30 modules, 36 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
