
*** Running vivado
    with args -log Procesor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Procesor.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Procesor.tcl -notrace
Command: synth_design -top Procesor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.641 ; gain = 100.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Procesor' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:14]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:5' bound to instance 'C1' of component 'MPG' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:126]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:13]
INFO: [Synth 8-3491] module 'Poarta_Si_N' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:54' bound to instance 'c1' of component 'Poarta_Si_N' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Poarta_Si_N' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:59]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Poarta_Si_N' (1#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:59]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:38]
WARNING: [Synth 8-614] signal 'Q3' is read in the process but is not in the sensitivity list [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MPG' (2#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:13]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/MPG.vhd:5' bound to instance 'C2' of component 'MPG' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:127]
INFO: [Synth 8-3491] module 'IFetch' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/IFetch.vhd:4' bound to instance 'C3' of component 'IFetch' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:128]
INFO: [Synth 8-638] synthesizing module 'IFetch' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/IFetch.vhd:16]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:4' bound to instance 'RM' of component 'ROM' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/IFetch.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (4#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/IFetch.vhd:16]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/InstructionDecoder.vhd:4' bound to instance 'C4' of component 'InstructionDecoder' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:129]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/InstructionDecoder.vhd:19]
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/REG_FILE.vhd:4' bound to instance 'REG' of component 'REG_FILE' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/InstructionDecoder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/REG_FILE.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (5#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator_3/Laborator_3.srcs/sources_1/new/REG_FILE.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (6#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/InstructionDecoder.vhd:19]
INFO: [Synth 8-3491] module 'MainControlUnit' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:4' bound to instance 'C5' of component 'MainControlUnit' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'MainControlUnit' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MainControlUnit' (7#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:17]
INFO: [Synth 8-3491] module 'UnitateaDeExecutie' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeExecutie.vhd:5' bound to instance 'C6' of component 'UnitateaDeExecutie' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:131]
INFO: [Synth 8-638] synthesizing module 'UnitateaDeExecutie' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeExecutie.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeExecutie.vhd:65]
WARNING: [Synth 8-3848] Net ZeroFlag in module/entity UnitateaDeExecutie does not have driver. [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeExecutie.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'UnitateaDeExecutie' (8#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeExecutie.vhd:19]
INFO: [Synth 8-3491] module 'UnitateaDeMemorie' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeMemorie.vhd:4' bound to instance 'C7' of component 'UnitateaDeMemorie' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:132]
INFO: [Synth 8-638] synthesizing module 'UnitateaDeMemorie' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeMemorie.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'UnitateaDeMemorie' (9#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/UnitateaDeMemorie.vhd:14]
INFO: [Synth 8-3491] module 'SEGMENTE' declared at 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:5' bound to instance 'C8' of component 'SEGMENTE' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:161]
INFO: [Synth 8-638] synthesizing module 'SEGMENTE' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:36]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:50]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'SEGMENTE' (10#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Procesor' (11#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/Procesor.vhd:14]
WARNING: [Synth 8-3331] design UnitateaDeExecutie has unconnected port ZeroFlag
WARNING: [Synth 8-3331] design Procesor has unconnected port led[15]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[14]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[13]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[12]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[11]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[10]
WARNING: [Synth 8-3331] design Procesor has unconnected port btn[4]
WARNING: [Synth 8-3331] design Procesor has unconnected port btn[3]
WARNING: [Synth 8-3331] design Procesor has unconnected port btn[2]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[15]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[14]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[13]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[12]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[11]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[10]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[9]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[8]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[4]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[3]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[2]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[1]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.238 ; gain = 157.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.238 ; gain = 157.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.238 ; gain = 157.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/LogisimEvolution/NexysA7_test_env.xdc]
Finished Parsing XDC File [D:/LogisimEvolution/NexysA7_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/LogisimEvolution/NexysA7_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Procesor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Procesor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 757.977 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.031 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 758.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 758.031 ; gain = 496.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 758.031 ; gain = 496.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 758.031 ; gain = 496.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'ExtOp_reg' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.srcs/sources_1/new/MainControlUnit.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 758.031 ; gain = 496.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Procesor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module REG_FILE 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module MainControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
Module UnitateaDeExecutie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
Module UnitateaDeMemorie 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module SEGMENTE 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Procesor has port led[3] driven by constant 0
WARNING: [Synth 8-3331] design Procesor has unconnected port led[15]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[14]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[13]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[12]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[11]
WARNING: [Synth 8-3331] design Procesor has unconnected port led[10]
WARNING: [Synth 8-3331] design Procesor has unconnected port btn[4]
WARNING: [Synth 8-3331] design Procesor has unconnected port btn[3]
WARNING: [Synth 8-3331] design Procesor has unconnected port btn[2]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[15]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[14]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[13]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[12]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[11]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[10]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[9]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[8]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[4]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[3]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[2]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[1]
WARNING: [Synth 8-3331] design Procesor has unconnected port sw[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C3/OUTPC_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 758.031 ; gain = 496.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------+-----------+----------------------+-----------------+
|Procesor    | C7/RAM_reg         | Implied   | 64 x 32              | RAM64X1S x 32   | 
|Procesor    | C4/REG/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+------------+--------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 758.031 ; gain = 496.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------+-----------+----------------------+-----------------+
|Procesor    | C7/RAM_reg         | Implied   | 64 x 32              | RAM64X1S x 32   | 
|Procesor    | C4/REG/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12     | 
+------------+--------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    37|
|3     |LUT1     |     3|
|4     |LUT2     |    12|
|5     |LUT3     |    96|
|6     |LUT4     |    16|
|7     |LUT5     |   108|
|8     |LUT6     |    88|
|9     |MUXF7    |    64|
|10    |MUXF8    |    16|
|11    |RAM32M   |    12|
|12    |RAM64X1S |    32|
|13    |FDCE     |    31|
|14    |FDRE     |    39|
|15    |LD       |     4|
|16    |IBUF     |     6|
|17    |OBUF     |    25|
|18    |OBUFT    |     6|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   596|
|2     |  C1     |MPG                |    29|
|3     |  C2     |MPG_0              |     4|
|4     |  C3     |IFetch             |   160|
|5     |  C4     |InstructionDecoder |   222|
|6     |    REG  |REG_FILE           |   222|
|7     |  C5     |MainControlUnit    |    29|
|8     |  C6     |UnitateaDeExecutie |    20|
|9     |  C7     |UnitateaDeMemorie  |    63|
|10    |  C8     |SEGMENTE           |    31|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 848.773 ; gain = 247.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 848.773 ; gain = 587.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 848.773 ; gain = 601.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/LogisimEvolution/Proiecte/VivadoPr/Procesor/Procesor.runs/synth_2/Procesor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Procesor_utilization_synth.rpt -pb Procesor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 10:41:05 2024...
