Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 21 18:57:07 2022
| Host         : DESKTOP-P7L12CR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7k70t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              44 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+------------------------------+---------------------------+------------------+----------------+
| ~i_clk_IBUF_BUFG | o_done2_out                  |                           |                1 |              1 |
| ~i_clk_IBUF_BUFG | o_en1_out                    |                           |                1 |              1 |
| ~i_clk_IBUF_BUFG | counter_bit_write[3]_i_1_n_0 |                           |                2 |              4 |
| ~i_clk_IBUF_BUFG | counter_bit_read[3]_i_1_n_0  |                           |                1 |              4 |
| ~i_clk_IBUF_BUFG | cur_state[4]_i_1_n_0         | i_rst_IBUF                |                4 |              5 |
| ~i_clk_IBUF_BUFG | o_data[7]_i_2_n_0            | o_data[7]_i_1_n_0         |                2 |              8 |
| ~i_clk_IBUF_BUFG | temp_byte_to_read[0]_i_1_n_0 |                           |                2 |              8 |
| ~i_clk_IBUF_BUFG | num_bytes[8]_i_1_n_0         |                           |                3 |              9 |
| ~i_clk_IBUF_BUFG |                              |                           |                7 |             12 |
| ~i_clk_IBUF_BUFG | counter_write[15]_i_2_n_0    | counter_write[15]_i_1_n_0 |                4 |             15 |
| ~i_clk_IBUF_BUFG | counter_read[15]_i_2_n_0     | counter_read[15]_i_1_n_0  |                5 |             16 |
| ~i_clk_IBUF_BUFG | o_address[15]_i_1_n_0        |                           |                5 |             17 |
+------------------+------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 12     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


