## ðŸ“˜ Week 1 | Task 2  
#### ðŸ”¹ Verilog Simulation & Synthesis using **Icarus Verilog (iverilog)**, **GTKWave**, and **Yosys**

This task covers:
- âœ… Running Verilog simulations using **iverilog**  
- âœ… Viewing waveforms in **GTKWave**  
- âœ… Performing logic synthesis with **Yosys**

---

### âš¡ Task 2.1 â€“ Verilog Simulation with `iverilog` & `gtkwave`

| ðŸ’» Command | ðŸ“– Description |
|------------|----------------|
| `iverilog -o output_file source_file.v testbench.v` | Compiles the **Verilog source file** and **testbench** into an executable `output_file`. |
| `vvp output_file` | Executes the compiled output_file and generates the waveform (.vcd file). |
| `gtkwave dump.vcd` | Opens the waveform dump file in **GTKWave** for signal visualization. |

ðŸ‘‰ **Example Usage**:  
```bash
iverilog -o sim.out design.v tb_design.v
vvp sim.out
gtkwave dump.vcd
