$comment
	File created using the following command:
		vcd file spi_test.msim.vcd -direction
$end
$date
	Fri May 03 17:43:18 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module spi_test_vhd_vec_tst $end
$var wire 1 ! ADC_CS $end
$var wire 1 " ADC_CS_N $end
$var wire 1 # ADC_SADDR $end
$var wire 1 $ ADC_SCLK $end
$var wire 1 % ADC_SDAT $end
$var wire 1 & CLK $end
$var wire 1 ' CLOCK_1_OP $end
$var wire 1 ( CLR $end
$var wire 1 ) CS_N $end
$var wire 1 * IN1 $end
$var wire 1 + IN2 $end
$var wire 1 , IN3 $end
$var wire 1 - LCD_CS_N $end
$var wire 1 . LCD_D0 $end
$var wire 1 / LCD_D1 $end
$var wire 1 0 LCD_D2 $end
$var wire 1 1 LCD_D3 $end
$var wire 1 2 LCD_D4 $end
$var wire 1 3 LCD_D5 $end
$var wire 1 4 LCD_D6 $end
$var wire 1 5 LCD_D7 $end
$var wire 1 6 LCD_E $end
$var wire 1 7 LCD_RS $end
$var wire 1 8 LCD_RW $end
$var wire 1 9 LED_0 $end
$var wire 1 : LED_1 $end
$var wire 1 ; LED_2 $end
$var wire 1 < LED_3 $end
$var wire 1 = LED_4 $end
$var wire 1 > LED_5 $end
$var wire 1 ? LED_6 $end
$var wire 1 @ LED_7 $end
$var wire 1 A MISO $end
$var wire 1 B MOSI_IN $end
$var wire 1 C OUT1 $end
$var wire 1 D OUT2 $end
$var wire 1 E OUT3 $end
$var wire 1 F READ_REQ $end
$var wire 1 G RESET_BUTTON $end
$var wire 1 H SCLK_IN $end
$var wire 1 I SPACE1 $end
$var wire 1 J SPACE2 $end
$var wire 1 K SPACE3 $end
$var wire 1 L Switch_0 $end
$var wire 1 M Switch_1 $end
$var wire 1 N Switch_2 $end
$var wire 1 O Switch_3 $end
$var wire 1 P WRITE_REQ $end
$var wire 1 Q X50MHz_CLK $end

$scope module i1 $end
$var wire 1 R gnd $end
$var wire 1 S vcc $end
$var wire 1 T unknown $end
$var wire 1 U devoe $end
$var wire 1 V devclrn $end
$var wire 1 W devpor $end
$var wire 1 X ww_devoe $end
$var wire 1 Y ww_devclrn $end
$var wire 1 Z ww_devpor $end
$var wire 1 [ ww_altera_reserved_tms $end
$var wire 1 \ ww_altera_reserved_tck $end
$var wire 1 ] ww_altera_reserved_tdi $end
$var wire 1 ^ ww_altera_reserved_tdo $end
$var wire 1 _ ww_MISO $end
$var wire 1 ` ww_SCLK_IN $end
$var wire 1 a ww_RESET_BUTTON $end
$var wire 1 b ww_LCD_CS_N $end
$var wire 1 c ww_MOSI_IN $end
$var wire 1 d ww_X50MHz_CLK $end
$var wire 1 e ww_CS_N $end
$var wire 1 f ww_Switch_0 $end
$var wire 1 g ww_Switch_1 $end
$var wire 1 h ww_Switch_2 $end
$var wire 1 i ww_Switch_3 $end
$var wire 1 j ww_LED_0 $end
$var wire 1 k ww_LED_1 $end
$var wire 1 l ww_LED_2 $end
$var wire 1 m ww_LED_4 $end
$var wire 1 n ww_LED_3 $end
$var wire 1 o ww_LED_5 $end
$var wire 1 p ww_LED_6 $end
$var wire 1 q ww_LED_7 $end
$var wire 1 r ww_LCD_D7 $end
$var wire 1 s ww_LCD_D6 $end
$var wire 1 t ww_LCD_D5 $end
$var wire 1 u ww_LCD_D4 $end
$var wire 1 v ww_LCD_D3 $end
$var wire 1 w ww_LCD_D2 $end
$var wire 1 x ww_LCD_D1 $end
$var wire 1 y ww_LCD_D0 $end
$var wire 1 z ww_LCD_RW $end
$var wire 1 { ww_LCD_RS $end
$var wire 1 | ww_LCD_E $end
$var wire 1 } ww_CLOCK_1_OP $end
$var wire 1 ~ ww_ADC_CS_N $end
$var wire 1 !! ww_ADC_SDAT $end
$var wire 1 "! ww_ADC_SADDR $end
$var wire 1 #! ww_ADC_SCLK $end
$var wire 1 $! ww_OUT1 $end
$var wire 1 %! ww_CLK $end
$var wire 1 &! ww_CLR $end
$var wire 1 '! ww_READ_REQ $end
$var wire 1 (! ww_WRITE_REQ $end
$var wire 1 )! ww_IN1 $end
$var wire 1 *! ww_IN2 $end
$var wire 1 +! ww_IN3 $end
$var wire 1 ,! ww_OUT2 $end
$var wire 1 -! ww_OUT3 $end
$var wire 1 .! ww_SPACE1 $end
$var wire 1 /! ww_SPACE2 $end
$var wire 1 0! ww_SPACE3 $end
$var wire 1 1! ww_ADC_CS $end
$var wire 1 2! \inst14|altpll_component|auto_generated|pll1_INCLK_bus\ [1] $end
$var wire 1 3! \inst14|altpll_component|auto_generated|pll1_INCLK_bus\ [0] $end
$var wire 1 4! \inst14|altpll_component|auto_generated|pll1_CLK_bus\ [4] $end
$var wire 1 5! \inst14|altpll_component|auto_generated|pll1_CLK_bus\ [3] $end
$var wire 1 6! \inst14|altpll_component|auto_generated|pll1_CLK_bus\ [2] $end
$var wire 1 7! \inst14|altpll_component|auto_generated|pll1_CLK_bus\ [1] $end
$var wire 1 8! \inst14|altpll_component|auto_generated|pll1_CLK_bus\ [0] $end
$var wire 1 9! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 :! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ;! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 <! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 =! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 >! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 ?! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 @! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 A! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 B! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 C! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 D! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 E! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 F! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 G! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 H! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 I! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 J! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 K! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 L! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 M! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 N! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 O! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 P! \inst18|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Q! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 R! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 S! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 T! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 U! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 V! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 W! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 X! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 Y! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 Z! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 [! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [8] $end
$var wire 1 \! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 ]! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 ^! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 _! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 `! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 a! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 b! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 c! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 d! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 e! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 f! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 g! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 h! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 i! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 j! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 k! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 l! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 m! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 n! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 o! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [8] $end
$var wire 1 p! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [7] $end
$var wire 1 q! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [6] $end
$var wire 1 r! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [5] $end
$var wire 1 s! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 t! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 u! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 v! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 w! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 x! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 y! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 z! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 {! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 |! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 }! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 ~! \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 !" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 "" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 #" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 $" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 %" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [8] $end
$var wire 1 &" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [7] $end
$var wire 1 '" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [6] $end
$var wire 1 (" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [5] $end
$var wire 1 )" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 *" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 +" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 ," \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 -" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 ." \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 /" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 0" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [8] $end
$var wire 1 1" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [7] $end
$var wire 1 2" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [6] $end
$var wire 1 3" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 4" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 5" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 6" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 7" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 8" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 9" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [8] $end
$var wire 1 :" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [7] $end
$var wire 1 ;" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [6] $end
$var wire 1 <" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [5] $end
$var wire 1 =" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [4] $end
$var wire 1 >" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 ?" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 @" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 A" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 B" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 C" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 D" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [8] $end
$var wire 1 E" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 F" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 G" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 H" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 I" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 J" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 K" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 L" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 M" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [8] $end
$var wire 1 N" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [7] $end
$var wire 1 O" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [6] $end
$var wire 1 P" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [5] $end
$var wire 1 Q" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 R" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 S" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 T" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 U" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 V" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 W" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 X" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [8] $end
$var wire 1 Y" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [7] $end
$var wire 1 Z" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [6] $end
$var wire 1 [" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 \" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 ]" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 ^" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 _" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 `" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 a" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [8] $end
$var wire 1 b" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [7] $end
$var wire 1 c" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [6] $end
$var wire 1 d" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [5] $end
$var wire 1 e" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [4] $end
$var wire 1 f" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 g" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 h" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 i" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 j" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 k" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 l" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 m" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 n" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 o" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 p" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 q" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 r" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 s" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 t" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 u" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [8] $end
$var wire 1 v" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [7] $end
$var wire 1 w" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [6] $end
$var wire 1 x" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [5] $end
$var wire 1 y" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [4] $end
$var wire 1 z" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 {" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 |" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 }" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 ~" \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 !# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 "# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [8] $end
$var wire 1 ## \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [7] $end
$var wire 1 $# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [6] $end
$var wire 1 %# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 &# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 '# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 (# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 )# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 *# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 +# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [8] $end
$var wire 1 ,# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [7] $end
$var wire 1 -# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [6] $end
$var wire 1 .# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [5] $end
$var wire 1 /# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [4] $end
$var wire 1 0# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 1# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 2# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 3# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 4# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 5# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 6# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [8] $end
$var wire 1 7# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [7] $end
$var wire 1 8# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [6] $end
$var wire 1 9# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 :# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 ;# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 <# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 =# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 ># \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 ?# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [8] $end
$var wire 1 @# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [7] $end
$var wire 1 A# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [6] $end
$var wire 1 B# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [5] $end
$var wire 1 C# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [4] $end
$var wire 1 D# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 E# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 F# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 G# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 H# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 I# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 J# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [8] $end
$var wire 1 K# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [7] $end
$var wire 1 L# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [6] $end
$var wire 1 M# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 N# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 O# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 P# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 Q# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 R# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 S# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [8] $end
$var wire 1 T# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [7] $end
$var wire 1 U# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [6] $end
$var wire 1 V# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [5] $end
$var wire 1 W# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 X# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 Y# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 Z# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 [# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 \# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ]# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 ^# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [8] $end
$var wire 1 _# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [7] $end
$var wire 1 `# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [6] $end
$var wire 1 a# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 b# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 c# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 d# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 e# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 f# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 g# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [8] $end
$var wire 1 h# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [7] $end
$var wire 1 i# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [6] $end
$var wire 1 j# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [5] $end
$var wire 1 k# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [4] $end
$var wire 1 l# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 m# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 n# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 o# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 p# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 q# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 r# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [8] $end
$var wire 1 s# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [7] $end
$var wire 1 t# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [6] $end
$var wire 1 u# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 v# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 w# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 x# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 y# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 z# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 {# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [8] $end
$var wire 1 |# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [7] $end
$var wire 1 }# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [6] $end
$var wire 1 ~# \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [5] $end
$var wire 1 !$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [4] $end
$var wire 1 "$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 #$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 $$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 %$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 &$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 '$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 ($ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [8] $end
$var wire 1 )$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [7] $end
$var wire 1 *$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [6] $end
$var wire 1 +$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 ,$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 -$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 .$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 /$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 0$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 1$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [8] $end
$var wire 1 2$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [7] $end
$var wire 1 3$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [6] $end
$var wire 1 4$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [5] $end
$var wire 1 5$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [4] $end
$var wire 1 6$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 7$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 8$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 9$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 :$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ;$ \auto_hub|~GND~combout\ $end
$var wire 1 <$ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ $end
$var wire 1 =$ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ $end
$var wire 1 >$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ $end
$var wire 1 ?$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ $end
$var wire 1 @$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ $end
$var wire 1 A$ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ $end
$var wire 1 B$ \ADC_SDAT~input_o\ $end
$var wire 1 C$ \ADC_CS~input_o\ $end
$var wire 1 D$ \SCLK_IN~input_o\ $end
$var wire 1 E$ \Switch_0~input_o\ $end
$var wire 1 F$ \CS_N~input_o\ $end
$var wire 1 G$ \RESET_BUTTON~input_o\ $end
$var wire 1 H$ \inst9|tx_buf[0]~21_combout\ $end
$var wire 1 I$ \inst9|tx_buf[0]~16_combout\ $end
$var wire 1 J$ \inst9|tx_buf[0]~19_combout\ $end
$var wire 1 K$ \inst9|trdy~0_combout\ $end
$var wire 1 L$ \inst9|process_0~0_combout\ $end
$var wire 1 M$ \inst9|bit_cnt[2]~0_combout\ $end
$var wire 1 N$ \inst9|process_1~1_combout\ $end
$var wire 1 O$ \inst9|process_1~2_combout\ $end
$var wire 1 P$ \MOSI_IN~input_o\ $end
$var wire 1 Q$ \inst9|rd_add~0_combout\ $end
$var wire 1 R$ \inst9|rd_add~q\ $end
$var wire 1 S$ \inst9|process_1~4_combout\ $end
$var wire 1 T$ \inst9|tx_buf[0]~_emulated_q\ $end
$var wire 1 U$ \inst9|tx_buf[0]~18_combout\ $end
$var wire 1 V$ \inst9|tx_buf[0]~17_combout\ $end
$var wire 1 W$ \Switch_1~input_o\ $end
$var wire 1 X$ \inst9|tx_buf[1]~11_combout\ $end
$var wire 1 Y$ \inst9|tx_buf[1]~14_combout\ $end
$var wire 1 Z$ \inst9|tx_buf[1]~_emulated_q\ $end
$var wire 1 [$ \inst9|tx_buf[1]~13_combout\ $end
$var wire 1 \$ \inst9|tx_buf[1]~12_combout\ $end
$var wire 1 ]$ \Switch_2~input_o\ $end
$var wire 1 ^$ \inst9|tx_buf[2]~6_combout\ $end
$var wire 1 _$ \inst9|tx_buf[2]~9_combout\ $end
$var wire 1 `$ \inst9|tx_buf[2]~_emulated_q\ $end
$var wire 1 a$ \inst9|tx_buf[2]~8_combout\ $end
$var wire 1 b$ \inst9|tx_buf[2]~7_combout\ $end
$var wire 1 c$ \Switch_3~input_o\ $end
$var wire 1 d$ \inst9|tx_buf[3]~1_combout\ $end
$var wire 1 e$ \inst9|tx_buf[3]~4_combout\ $end
$var wire 1 f$ \inst9|tx_buf[3]~_emulated_q\ $end
$var wire 1 g$ \inst9|tx_buf[3]~3_combout\ $end
$var wire 1 h$ \inst9|tx_buf[3]~2_combout\ $end
$var wire 1 i$ \inst9|tx_buf[15]~20_combout\ $end
$var wire 1 j$ \inst9|wr_add~0_combout\ $end
$var wire 1 k$ \inst9|wr_add~q\ $end
$var wire 1 l$ \inst9|process_1~5_combout\ $end
$var wire 1 m$ \inst9|trdy~6_combout\ $end
$var wire 1 n$ \inst9|trdy~1_combout\ $end
$var wire 1 o$ \inst9|trdy~3_combout\ $end
$var wire 1 p$ \inst9|trdy~_emulated_q\ $end
$var wire 1 q$ \inst9|trdy~2_combout\ $end
$var wire 1 r$ \inst9|miso~0_combout\ $end
$var wire 1 s$ \inst9|rrdy~0_combout\ $end
$var wire 1 t$ \inst9|rrdy~1_combout\ $end
$var wire 1 u$ \inst9|process_1~3_combout\ $end
$var wire 1 v$ \inst9|rrdy~q\ $end
$var wire 1 w$ \inst9|roe~0_combout\ $end
$var wire 1 x$ \inst9|roe~1_combout\ $end
$var wire 1 y$ \inst9|roe~q\ $end
$var wire 1 z$ \inst9|miso~1_combout\ $end
$var wire 1 {$ \inst9|miso~2_combout\ $end
$var wire 1 |$ \inst9|miso~3_combout\ $end
$var wire 1 }$ \inst9|miso~4_combout\ $end
$var wire 1 ~$ \inst9|miso~reg0_q\ $end
$var wire 1 !% \LCD_CS_N~input_o\ $end
$var wire 1 "% \inst10|process_0~0_combout\ $end
$var wire 1 #% \inst10|bit_cnt[2]~0_combout\ $end
$var wire 1 $% \inst10|rd_add~0_combout\ $end
$var wire 1 %% \inst10|rd_add~q\ $end
$var wire 1 &% \inst10|wr_add~0_combout\ $end
$var wire 1 '% \inst10|wr_add~q\ $end
$var wire 1 (% \inst10|rrdy~0_combout\ $end
$var wire 1 )% \inst10|rrdy~1_combout\ $end
$var wire 1 *% \X50MHz_CLK~input_o\ $end
$var wire 1 +% \inst4~q\ $end
$var wire 1 ,% \inst5~q\ $end
$var wire 1 -% \inst|Add0~0_combout\ $end
$var wire 1 .% \inst|Selector3~0_combout\ $end
$var wire 1 /% \inst|Add0~57\ $end
$var wire 1 0% \inst|Add0~58_combout\ $end
$var wire 1 1% \inst|busy~2_combout\ $end
$var wire 1 2% \inst|busy~3_combout\ $end
$var wire 1 3% \inst|busy~4_combout\ $end
$var wire 1 4% \inst|busy~5_combout\ $end
$var wire 1 5% \inst|busy~12_combout\ $end
$var wire 1 6% \inst|busy~13_combout\ $end
$var wire 1 7% \inst|LessThan3~1_combout\ $end
$var wire 1 8% \inst|LessThan4~1_combout\ $end
$var wire 1 9% \inst|LessThan4~2_combout\ $end
$var wire 1 :% \inst|LessThan4~3_combout\ $end
$var wire 1 ;% \inst|LessThan3~0_combout\ $end
$var wire 1 <% \inst|busy~6_combout\ $end
$var wire 1 =% \inst|LessThan1~0_combout\ $end
$var wire 1 >% \inst|LessThan8~0_combout\ $end
$var wire 1 ?% \inst|LessThan4~0_combout\ $end
$var wire 1 @% \inst|LessThan1~1_combout\ $end
$var wire 1 A% \inst|LessThan1~2_combout\ $end
$var wire 1 B% \inst|busy~8_combout\ $end
$var wire 1 C% \inst|busy~9_combout\ $end
$var wire 1 D% \inst|busy~10_combout\ $end
$var wire 1 E% \inst|busy~11_combout\ $end
$var wire 1 F% \inst|LessThan3~2_combout\ $end
$var wire 1 G% \inst|LessThan2~0_combout\ $end
$var wire 1 H% \inst|LessThan2~1_combout\ $end
$var wire 1 I% \inst|LessThan2~2_combout\ $end
$var wire 1 J% \inst|LessThan6~3_combout\ $end
$var wire 1 K% \inst|LessThan5~0_combout\ $end
$var wire 1 L% \inst|LessThan5~1_combout\ $end
$var wire 1 M% \inst|LessThan5~2_combout\ $end
$var wire 1 N% \inst|clk_count~0_combout\ $end
$var wire 1 O% \inst|Selector2~0_combout\ $end
$var wire 1 P% \inst|Add0~59\ $end
$var wire 1 Q% \inst|Add0~60_combout\ $end
$var wire 1 R% \inst|LessThan6~0_combout\ $end
$var wire 1 S% \inst|LessThan6~1_combout\ $end
$var wire 1 T% \inst|LessThan6~2_combout\ $end
$var wire 1 U% \inst|busy~7_combout\ $end
$var wire 1 V% \inst|LessThan8~1_combout\ $end
$var wire 1 W% \inst|LessThan8~2_combout\ $end
$var wire 1 X% \inst|LessThan8~3_combout\ $end
$var wire 1 Y% \inst|LessThan7~0_combout\ $end
$var wire 1 Z% \inst|LessThan7~1_combout\ $end
$var wire 1 [% \inst|lcd_data[4]~1_combout\ $end
$var wire 1 \% \inst|Selector1~0_combout\ $end
$var wire 1 ]% \inst|Add0~61\ $end
$var wire 1 ^% \inst|Add0~62_combout\ $end
$var wire 1 _% \inst|lcd_data[4]~2_combout\ $end
$var wire 1 `% \inst|clk_count~1_combout\ $end
$var wire 1 a% \inst|clk_count[1]~2_combout\ $end
$var wire 1 b% \inst|LessThan0~2_combout\ $end
$var wire 1 c% \inst|LessThan0~3_combout\ $end
$var wire 1 d% \inst|LessThan0~4_combout\ $end
$var wire 1 e% \inst|LessThan0~5_combout\ $end
$var wire 1 f% \inst|LessThan0~6_combout\ $end
$var wire 1 g% \inst|LessThan0~7_combout\ $end
$var wire 1 h% \inst|LessThan0~8_combout\ $end
$var wire 1 i% \inst|LessThan0~9_combout\ $end
$var wire 1 j% \inst|LessThan0~11_combout\ $end
$var wire 1 k% \inst|state~6_combout\ $end
$var wire 1 l% \inst|state.power_up~q\ $end
$var wire 1 m% \inst|LessThan0~12_combout\ $end
$var wire 1 n% \inst|clk_count[1]~3_combout\ $end
$var wire 1 o% \inst|clk_count[1]~4_combout\ $end
$var wire 1 p% \inst|Selector32~0_combout\ $end
$var wire 1 q% \inst|Add0~1\ $end
$var wire 1 r% \inst|Add0~2_combout\ $end
$var wire 1 s% \inst|Selector31~0_combout\ $end
$var wire 1 t% \inst|Add0~3\ $end
$var wire 1 u% \inst|Add0~4_combout\ $end
$var wire 1 v% \inst|Selector30~0_combout\ $end
$var wire 1 w% \inst|Add0~5\ $end
$var wire 1 x% \inst|Add0~6_combout\ $end
$var wire 1 y% \inst|Selector29~0_combout\ $end
$var wire 1 z% \inst|Add0~7\ $end
$var wire 1 {% \inst|Add0~8_combout\ $end
$var wire 1 |% \inst|Selector28~0_combout\ $end
$var wire 1 }% \inst|Add0~9\ $end
$var wire 1 ~% \inst|Add0~10_combout\ $end
$var wire 1 !& \inst|Selector27~0_combout\ $end
$var wire 1 "& \inst|Add0~11\ $end
$var wire 1 #& \inst|Add0~12_combout\ $end
$var wire 1 $& \inst|Selector26~0_combout\ $end
$var wire 1 %& \inst|Add0~13\ $end
$var wire 1 && \inst|Add0~14_combout\ $end
$var wire 1 '& \inst|Selector25~0_combout\ $end
$var wire 1 (& \inst|Add0~15\ $end
$var wire 1 )& \inst|Add0~16_combout\ $end
$var wire 1 *& \inst|Selector24~0_combout\ $end
$var wire 1 +& \inst|Add0~17\ $end
$var wire 1 ,& \inst|Add0~18_combout\ $end
$var wire 1 -& \inst|Selector23~0_combout\ $end
$var wire 1 .& \inst|Add0~19\ $end
$var wire 1 /& \inst|Add0~20_combout\ $end
$var wire 1 0& \inst|Selector22~0_combout\ $end
$var wire 1 1& \inst|Add0~21\ $end
$var wire 1 2& \inst|Add0~22_combout\ $end
$var wire 1 3& \inst|Selector21~0_combout\ $end
$var wire 1 4& \inst|Add0~23\ $end
$var wire 1 5& \inst|Add0~24_combout\ $end
$var wire 1 6& \inst|Selector20~0_combout\ $end
$var wire 1 7& \inst|Add0~25\ $end
$var wire 1 8& \inst|Add0~26_combout\ $end
$var wire 1 9& \inst|Selector19~0_combout\ $end
$var wire 1 :& \inst|Add0~27\ $end
$var wire 1 ;& \inst|Add0~28_combout\ $end
$var wire 1 <& \inst|Selector18~0_combout\ $end
$var wire 1 =& \inst|Add0~29\ $end
$var wire 1 >& \inst|Add0~30_combout\ $end
$var wire 1 ?& \inst|Selector17~0_combout\ $end
$var wire 1 @& \inst|Add0~31\ $end
$var wire 1 A& \inst|Add0~32_combout\ $end
$var wire 1 B& \inst|Selector16~0_combout\ $end
$var wire 1 C& \inst|Add0~33\ $end
$var wire 1 D& \inst|Add0~34_combout\ $end
$var wire 1 E& \inst|Selector15~0_combout\ $end
$var wire 1 F& \inst|Add0~35\ $end
$var wire 1 G& \inst|Add0~36_combout\ $end
$var wire 1 H& \inst|Selector14~0_combout\ $end
$var wire 1 I& \inst|Add0~37\ $end
$var wire 1 J& \inst|Add0~38_combout\ $end
$var wire 1 K& \inst|Selector13~0_combout\ $end
$var wire 1 L& \inst|Add0~39\ $end
$var wire 1 M& \inst|Add0~40_combout\ $end
$var wire 1 N& \inst|Selector12~0_combout\ $end
$var wire 1 O& \inst|Add0~41\ $end
$var wire 1 P& \inst|Add0~42_combout\ $end
$var wire 1 Q& \inst|Selector11~0_combout\ $end
$var wire 1 R& \inst|Add0~43\ $end
$var wire 1 S& \inst|Add0~44_combout\ $end
$var wire 1 T& \inst|Selector10~0_combout\ $end
$var wire 1 U& \inst|Add0~45\ $end
$var wire 1 V& \inst|Add0~46_combout\ $end
$var wire 1 W& \inst|Selector9~0_combout\ $end
$var wire 1 X& \inst|Add0~47\ $end
$var wire 1 Y& \inst|Add0~48_combout\ $end
$var wire 1 Z& \inst|Selector8~0_combout\ $end
$var wire 1 [& \inst|Add0~49\ $end
$var wire 1 \& \inst|Add0~50_combout\ $end
$var wire 1 ]& \inst|Selector7~0_combout\ $end
$var wire 1 ^& \inst|Add0~51\ $end
$var wire 1 _& \inst|Add0~52_combout\ $end
$var wire 1 `& \inst|Selector6~0_combout\ $end
$var wire 1 a& \inst|Add0~53\ $end
$var wire 1 b& \inst|Add0~54_combout\ $end
$var wire 1 c& \inst|Selector5~0_combout\ $end
$var wire 1 d& \inst|Add0~55\ $end
$var wire 1 e& \inst|Add0~56_combout\ $end
$var wire 1 f& \inst|Selector4~0_combout\ $end
$var wire 1 g& \inst|LessThan0~10_combout\ $end
$var wire 1 h& \inst|LessThan9~0_combout\ $end
$var wire 1 i& \inst|LessThan9~1_combout\ $end
$var wire 1 j& \inst|LessThan9~2_combout\ $end
$var wire 1 k& \inst|LessThan9~3_combout\ $end
$var wire 1 l& \inst|LessThan9~4_combout\ $end
$var wire 1 m& \inst|LessThan9~5_combout\ $end
$var wire 1 n& \inst|Selector34~0_combout\ $end
$var wire 1 o& \inst|Selector35~2_combout\ $end
$var wire 1 p& \inst|state.send~q\ $end
$var wire 1 q& \inst|Selector34~2_combout\ $end
$var wire 1 r& \inst|state.ready~q\ $end
$var wire 1 s& \inst|busy~14_combout\ $end
$var wire 1 t& \inst|busy~15_combout\ $end
$var wire 1 u& \inst|Selector33~0_combout\ $end
$var wire 1 v& \inst|state.initialize~q\ $end
$var wire 1 w& \inst|Selector34~1_combout\ $end
$var wire 1 x& \inst|busy~q\ $end
$var wire 1 y& \inst15~combout\ $end
$var wire 1 z& \inst10|process_1~1_combout\ $end
$var wire 1 {& \inst10|rrdy~q\ $end
$var wire 1 |& \inst10|roe~0_combout\ $end
$var wire 1 }& \inst10|roe~1_combout\ $end
$var wire 1 ~& \inst10|roe~q\ $end
$var wire 1 !' \inst10|miso~3_combout\ $end
$var wire 1 "' \inst10|trdy~0_combout\ $end
$var wire 1 #' \inst10|trdy~1_combout\ $end
$var wire 1 $' \inst10|trdy~q\ $end
$var wire 1 %' \inst10|miso~4_combout\ $end
$var wire 1 &' \inst10|miso~5_combout\ $end
$var wire 1 '' \inst10|miso~6_combout\ $end
$var wire 1 (' \inst10|miso~7_combout\ $end
$var wire 1 )' \inst10|miso~8_combout\ $end
$var wire 1 *' \inst10|miso~reg0_q\ $end
$var wire 1 +' \inst10|miso~en_q\ $end
$var wire 1 ,' \inst9|miso~en_q\ $end
$var wire 1 -' \inst10|miso~1_combout\ $end
$var wire 1 .' \inst10|miso~2_combout\ $end
$var wire 1 /' \inst9|rx_buf[0]~0_combout\ $end
$var wire 1 0' \inst9|process_1~0_combout\ $end
$var wire 1 1' \inst9|rx_buf[1]~1_combout\ $end
$var wire 1 2' \inst9|rx_buf[2]~2_combout\ $end
$var wire 1 3' \inst9|rx_buf[4]~3_combout\ $end
$var wire 1 4' \inst9|rx_buf[3]~4_combout\ $end
$var wire 1 5' \inst9|rx_buf[5]~5_combout\ $end
$var wire 1 6' \inst9|rx_buf[6]~6_combout\ $end
$var wire 1 7' \inst9|rx_buf[7]~7_combout\ $end
$var wire 1 8' \inst10|rx_buf[7]~0_combout\ $end
$var wire 1 9' \inst10|process_1~0_combout\ $end
$var wire 1 :' \inst|Selector38~0_combout\ $end
$var wire 1 ;' \inst|lcd_data[4]~0_combout\ $end
$var wire 1 <' \inst|lcd_data[4]~3_combout\ $end
$var wire 1 =' \inst10|rx_buf[6]~1_combout\ $end
$var wire 1 >' \inst|Selector39~0_combout\ $end
$var wire 1 ?' \inst|Selector40~2_combout\ $end
$var wire 1 @' \inst|Selector40~3_combout\ $end
$var wire 1 A' \inst10|rx_buf[5]~2_combout\ $end
$var wire 1 B' \inst|Selector40~4_combout\ $end
$var wire 1 C' \inst10|rx_buf[4]~3_combout\ $end
$var wire 1 D' \inst|Selector41~2_combout\ $end
$var wire 1 E' \inst10|rx_buf[3]~4_combout\ $end
$var wire 1 F' \inst|Selector44~0_combout\ $end
$var wire 1 G' \inst|Selector43~0_combout\ $end
$var wire 1 H' \inst|Selector43~1_combout\ $end
$var wire 1 I' \inst|Selector42~0_combout\ $end
$var wire 1 J' \inst|Selector42~1_combout\ $end
$var wire 1 K' \inst10|rx_buf[2]~5_combout\ $end
$var wire 1 L' \inst|LessThan4~4_combout\ $end
$var wire 1 M' \inst|Selector46~0_combout\ $end
$var wire 1 N' \inst|Selector43~2_combout\ $end
$var wire 1 O' \inst|Selector43~3_combout\ $end
$var wire 1 P' \inst|Selector43~4_combout\ $end
$var wire 1 Q' \inst|lcd_data[4]~4_combout\ $end
$var wire 1 R' \inst|Selector44~1_combout\ $end
$var wire 1 S' \inst10|rx_buf[1]~6_combout\ $end
$var wire 1 T' \inst|Selector44~2_combout\ $end
$var wire 1 U' \inst10|rx_buf[0]~7_combout\ $end
$var wire 1 V' \inst|Selector45~4_combout\ $end
$var wire 1 W' \inst|Selector45~2_combout\ $end
$var wire 1 X' \inst|Selector45~3_combout\ $end
$var wire 1 Y' \inst10|rx_buf[8]~8_combout\ $end
$var wire 1 Z' \inst|Selector37~0_combout\ $end
$var wire 1 [' \inst|rs~0_combout\ $end
$var wire 1 \' \inst|rw~q\ $end
$var wire 1 ]' \inst10|rx_buf[9]~9_combout\ $end
$var wire 1 ^' \inst|Selector36~0_combout\ $end
$var wire 1 _' \inst|rs~q\ $end
$var wire 1 `' \inst|Selector46~1_combout\ $end
$var wire 1 a' \inst|Selector46~2_combout\ $end
$var wire 1 b' \inst|Selector46~3_combout\ $end
$var wire 1 c' \inst|Selector46~4_combout\ $end
$var wire 1 d' \inst|Selector46~5_combout\ $end
$var wire 1 e' \inst|Selector46~6_combout\ $end
$var wire 1 f' \inst|Selector46~7_combout\ $end
$var wire 1 g' \inst|Selector46~8_combout\ $end
$var wire 1 h' \inst|LessThan10~0_combout\ $end
$var wire 1 i' \inst|LessThan9~6_combout\ $end
$var wire 1 j' \inst|LessThan10~1_combout\ $end
$var wire 1 k' \inst|LessThan11~0_combout\ $end
$var wire 1 l' \inst|LessThan11~1_combout\ $end
$var wire 1 m' \inst|LessThan12~0_combout\ $end
$var wire 1 n' \inst|LessThan10~2_combout\ $end
$var wire 1 o' \inst|LessThan10~3_combout\ $end
$var wire 1 p' \inst|LessThan10~4_combout\ $end
$var wire 1 q' \inst|Selector46~9_combout\ $end
$var wire 1 r' \inst|LessThan9~7_combout\ $end
$var wire 1 s' \inst|LessThan12~1_combout\ $end
$var wire 1 t' \inst|LessThan12~2_combout\ $end
$var wire 1 u' \inst|Selector46~10_combout\ $end
$var wire 1 v' \inst|Selector46~11_combout\ $end
$var wire 1 w' \inst|Selector46~12_combout\ $end
$var wire 1 x' \inst|Selector46~13_combout\ $end
$var wire 1 y' \inst|e~q\ $end
$var wire 1 z' \inst14|altpll_component|auto_generated|wire_pll1_fbout\ $end
$var wire 1 {' \CLK~input_o\ $end
$var wire 1 |' \CLR~input_o\ $end
$var wire 1 }' \inst17|FIFO_CLR~q\ $end
$var wire 1 ~' \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ $end
$var wire 1 !( \~GND~combout\ $end
$var wire 1 "( \inst18|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\ $end
$var wire 1 #( \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ $end
$var wire 1 $( \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ $end
$var wire 1 %( \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ $end
$var wire 1 &( \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ $end
$var wire 1 '( \inst18|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ $end
$var wire 1 (( \inst18|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ $end
$var wire 1 )( \inst18|auto_generated|dpfifo|fifo_state|b_non_empty~q\ $end
$var wire 1 *( \READ_REQ~input_o\ $end
$var wire 1 +( \inst17|process_0~1_combout\ $end
$var wire 1 ,( \inst17|FIFO_READ_REQ~q\ $end
$var wire 1 -( \inst18|auto_generated|dpfifo|fifo_state|b_full~0_combout\ $end
$var wire 1 .( \inst18|auto_generated|dpfifo|fifo_state|b_full~1_combout\ $end
$var wire 1 /( \inst18|auto_generated|dpfifo|fifo_state|b_full~2_combout\ $end
$var wire 1 0( \inst18|auto_generated|dpfifo|fifo_state|b_full~q\ $end
$var wire 1 1( \WRITE_REQ~input_o\ $end
$var wire 1 2( \inst17|process_0~0_combout\ $end
$var wire 1 3( \inst17|FIFO_WRITE_REQ~q\ $end
$var wire 1 4( \inst18|auto_generated|dpfifo|valid_wreq~combout\ $end
$var wire 1 5( \inst18|auto_generated|dpfifo|_~0_combout\ $end
$var wire 1 6( \IN1~input_o\ $end
$var wire 1 7( \inst18|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ $end
$var wire 1 8( \inst18|auto_generated|dpfifo|wr_ptr|_~0_combout\ $end
$var wire 1 9( \inst18|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ $end
$var wire 1 :( \inst18|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ $end
$var wire 1 ;( \inst18|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $end
$var wire 1 <( \inst18|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ $end
$var wire 1 =( \inst18|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ $end
$var wire 1 >( \inst18|auto_generated|dpfifo|_~1_combout\ $end
$var wire 1 ?( \inst18|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ $end
$var wire 1 @( \inst18|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ $end
$var wire 1 A( \inst18|auto_generated|dpfifo|_~2_combout\ $end
$var wire 1 B( \inst18|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $end
$var wire 1 C( \inst18|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ $end
$var wire 1 D( \inst18|auto_generated|dpfifo|_~3_combout\ $end
$var wire 1 E( \IN2~input_o\ $end
$var wire 1 F( \IN3~input_o\ $end
$var wire 1 G( \altera_reserved_tms~input_o\ $end
$var wire 1 H( \altera_reserved_tck~input_o\ $end
$var wire 1 I( \altera_reserved_tdi~input_o\ $end
$var wire 1 J( \altera_internal_jtag~TCKUTAP\ $end
$var wire 1 K( \altera_internal_jtag~TMSUTAP\ $end
$var wire 1 L( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ $end
$var wire 1 M( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ $end
$var wire 1 N( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ $end
$var wire 1 O( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ $end
$var wire 1 P( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ $end
$var wire 1 Q( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ $end
$var wire 1 R( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ $end
$var wire 1 S( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ $end
$var wire 1 T( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ $end
$var wire 1 U( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ $end
$var wire 1 V( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ $end
$var wire 1 W( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ $end
$var wire 1 X( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ $end
$var wire 1 Y( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ $end
$var wire 1 Z( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ $end
$var wire 1 [( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ $end
$var wire 1 \( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ $end
$var wire 1 ]( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ $end
$var wire 1 ^( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ $end
$var wire 1 _( \altera_internal_jtag~TDIUTAP\ $end
$var wire 1 `( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ $end
$var wire 1 a( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ $end
$var wire 1 b( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ $end
$var wire 1 c( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ $end
$var wire 1 d( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ $end
$var wire 1 e( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ $end
$var wire 1 f( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ $end
$var wire 1 g( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ $end
$var wire 1 h( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ $end
$var wire 1 i( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ $end
$var wire 1 j( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ $end
$var wire 1 k( \auto_signaltap_0|~GND~combout\ $end
$var wire 1 l( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ $end
$var wire 1 m( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ $end
$var wire 1 n( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ $end
$var wire 1 o( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ $end
$var wire 1 p( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ $end
$var wire 1 q( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ $end
$var wire 1 r( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ $end
$var wire 1 s( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ $end
$var wire 1 t( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ $end
$var wire 1 u( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ $end
$var wire 1 v( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ $end
$var wire 1 w( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ $end
$var wire 1 x( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ $end
$var wire 1 y( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ $end
$var wire 1 z( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ $end
$var wire 1 {( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ $end
$var wire 1 |( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ $end
$var wire 1 }( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ $end
$var wire 1 ~( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\ $end
$var wire 1 !) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ $end
$var wire 1 ") \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ $end
$var wire 1 #) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ $end
$var wire 1 $) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\ $end
$var wire 1 %) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ $end
$var wire 1 &) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ $end
$var wire 1 ') \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ $end
$var wire 1 () \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ $end
$var wire 1 )) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ $end
$var wire 1 *) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ $end
$var wire 1 +) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ $end
$var wire 1 ,) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ $end
$var wire 1 -) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ $end
$var wire 1 .) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ $end
$var wire 1 /) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ $end
$var wire 1 0) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ $end
$var wire 1 1) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ $end
$var wire 1 2) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ $end
$var wire 1 3) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout\ $end
$var wire 1 4) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12\ $end
$var wire 1 5) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout\ $end
$var wire 1 6) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ $end
$var wire 1 7) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ $end
$var wire 1 8) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ $end
$var wire 1 9) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\ $end
$var wire 1 :) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ $end
$var wire 1 ;) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout\ $end
$var wire 1 <) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ $end
$var wire 1 =) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ $end
$var wire 1 >) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout\ $end
$var wire 1 ?) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\ $end
$var wire 1 @) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\ $end
$var wire 1 A) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout\ $end
$var wire 1 B) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ $end
$var wire 1 C) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ $end
$var wire 1 D) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ $end
$var wire 1 E) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ $end
$var wire 1 F) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ $end
$var wire 1 G) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ $end
$var wire 1 H) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\ $end
$var wire 1 I) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ $end
$var wire 1 J) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ $end
$var wire 1 K) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ $end
$var wire 1 L) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ $end
$var wire 1 M) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ $end
$var wire 1 N) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ $end
$var wire 1 O) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ $end
$var wire 1 P) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ $end
$var wire 1 Q) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ $end
$var wire 1 R) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ $end
$var wire 1 S) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ $end
$var wire 1 T) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~10_combout\ $end
$var wire 1 U) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15\ $end
$var wire 1 V) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\ $end
$var wire 1 W) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\ $end
$var wire 1 X) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18\ $end
$var wire 1 Y) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\ $end
$var wire 1 Z) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\ $end
$var wire 1 [) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~21_combout\ $end
$var wire 1 \) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~11\ $end
$var wire 1 ]) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12_combout\ $end
$var wire 1 ^) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~13\ $end
$var wire 1 _) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout\ $end
$var wire 1 `) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ $end
$var wire 1 a) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ $end
$var wire 1 b) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ $end
$var wire 1 c) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ $end
$var wire 1 d) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ $end
$var wire 1 e) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ $end
$var wire 1 f) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout\ $end
$var wire 1 g) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~14_combout\ $end
$var wire 1 h) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ $end
$var wire 1 i) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ $end
$var wire 1 j) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ $end
$var wire 1 k) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ $end
$var wire 1 l) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ $end
$var wire 1 m) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ $end
$var wire 1 n) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ $end
$var wire 1 o) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ $end
$var wire 1 p) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ $end
$var wire 1 q) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ $end
$var wire 1 r) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ $end
$var wire 1 s) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ $end
$var wire 1 t) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ $end
$var wire 1 u) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ $end
$var wire 1 v) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ $end
$var wire 1 w) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ $end
$var wire 1 x) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ $end
$var wire 1 y) \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ $end
$var wire 1 z) \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ $end
$var wire 1 {) \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ $end
$var wire 1 |) \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ $end
$var wire 1 }) \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ $end
$var wire 1 ~) \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ $end
$var wire 1 !* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\ $end
$var wire 1 "* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\ $end
$var wire 1 #* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\ $end
$var wire 1 $* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ $end
$var wire 1 %* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ $end
$var wire 1 &* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ $end
$var wire 1 '* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ $end
$var wire 1 (* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ $end
$var wire 1 )* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ $end
$var wire 1 ** \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ $end
$var wire 1 +* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ $end
$var wire 1 ,* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ $end
$var wire 1 -* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ $end
$var wire 1 .* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ $end
$var wire 1 /* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ $end
$var wire 1 0* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ $end
$var wire 1 1* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ $end
$var wire 1 2* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ $end
$var wire 1 3* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ $end
$var wire 1 4* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ $end
$var wire 1 5* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ $end
$var wire 1 6* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ $end
$var wire 1 7* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ $end
$var wire 1 8* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ $end
$var wire 1 9* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ $end
$var wire 1 :* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ $end
$var wire 1 ;* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ $end
$var wire 1 <* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ $end
$var wire 1 =* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ $end
$var wire 1 >* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ $end
$var wire 1 ?* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\ $end
$var wire 1 @* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\ $end
$var wire 1 A* \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ $end
$var wire 1 B* \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ $end
$var wire 1 C* \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ $end
$var wire 1 D* \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ $end
$var wire 1 E* \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ $end
$var wire 1 F* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ $end
$var wire 1 G* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10\ $end
$var wire 1 H* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~12\ $end
$var wire 1 I* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14\ $end
$var wire 1 J* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~16\ $end
$var wire 1 K* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~18\ $end
$var wire 1 L* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~20\ $end
$var wire 1 M* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~22\ $end
$var wire 1 N* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~23_combout\ $end
$var wire 1 O* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~25_combout\ $end
$var wire 1 P* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~24\ $end
$var wire 1 Q* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~26_combout\ $end
$var wire 1 R* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\ $end
$var wire 1 S* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~9_combout\ $end
$var wire 1 T* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\ $end
$var wire 1 U* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~13_combout\ $end
$var wire 1 V* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\ $end
$var wire 1 W* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~11_combout\ $end
$var wire 1 X* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\ $end
$var wire 1 Y* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15_combout\ $end
$var wire 1 Z* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~17_combout\ $end
$var wire 1 [* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\ $end
$var wire 1 \* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~19_combout\ $end
$var wire 1 ]* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~21_combout\ $end
$var wire 1 ^* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5_combout\ $end
$var wire 1 _* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6_combout\ $end
$var wire 1 `* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\ $end
$var wire 1 a* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\ $end
$var wire 1 b* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ $end
$var wire 1 c* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ $end
$var wire 1 d* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ $end
$var wire 1 e* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ $end
$var wire 1 f* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ $end
$var wire 1 g* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ $end
$var wire 1 h* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ $end
$var wire 1 i* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ $end
$var wire 1 j* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ $end
$var wire 1 k* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ $end
$var wire 1 l* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ $end
$var wire 1 m* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ $end
$var wire 1 n* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ $end
$var wire 1 o* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ $end
$var wire 1 p* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ $end
$var wire 1 q* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ $end
$var wire 1 r* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ $end
$var wire 1 s* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ $end
$var wire 1 t* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ $end
$var wire 1 u* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ $end
$var wire 1 v* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ $end
$var wire 1 w* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\ $end
$var wire 1 x* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ $end
$var wire 1 y* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ $end
$var wire 1 z* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ $end
$var wire 1 {* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\ $end
$var wire 1 |* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ $end
$var wire 1 }* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ $end
$var wire 1 ~* \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ $end
$var wire 1 !+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ $end
$var wire 1 "+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ $end
$var wire 1 #+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ $end
$var wire 1 $+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\ $end
$var wire 1 %+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ $end
$var wire 1 &+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ $end
$var wire 1 '+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\ $end
$var wire 1 (+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\ $end
$var wire 1 )+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ $end
$var wire 1 *+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ $end
$var wire 1 ++ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\ $end
$var wire 1 ,+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ $end
$var wire 1 -+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout\ $end
$var wire 1 .+ \auto_signaltap_0|trigger_in_reg~q\ $end
$var wire 1 /+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ $end
$var wire 1 0+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ $end
$var wire 1 1+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ $end
$var wire 1 2+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ $end
$var wire 1 3+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout\ $end
$var wire 1 4+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trig_mod_match_out~q\ $end
$var wire 1 5+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ $end
$var wire 1 6+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ $end
$var wire 1 7+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|generated:ela_trigger_flow_mgr_entity|auto_generated|mgl_prim1|state_reg[0]~1_combout\ $end
$var wire 1 8+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|generated:ela_trigger_flow_mgr_entity|auto_generated|mgl_prim1|state_reg[1]~0_combout\ $end
$var wire 1 9+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|generated:ela_trigger_flow_mgr_entity|auto_generated|mgl_prim1|final_trigger_reg[0]~0_combout\ $end
$var wire 1 :+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ $end
$var wire 1 ;+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ $end
$var wire 1 <+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ $end
$var wire 1 =+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ $end
$var wire 1 >+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ $end
$var wire 1 ?+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ $end
$var wire 1 @+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ $end
$var wire 1 A+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ $end
$var wire 1 B+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ $end
$var wire 1 C+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\ $end
$var wire 1 D+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ $end
$var wire 1 E+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ $end
$var wire 1 F+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ $end
$var wire 1 G+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ $end
$var wire 1 H+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ $end
$var wire 1 I+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ $end
$var wire 1 J+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\ $end
$var wire 1 K+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ $end
$var wire 1 L+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ $end
$var wire 1 M+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ $end
$var wire 1 N+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ $end
$var wire 1 O+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ $end
$var wire 1 P+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ $end
$var wire 1 Q+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ $end
$var wire 1 R+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ $end
$var wire 1 S+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ $end
$var wire 1 T+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ $end
$var wire 1 U+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ $end
$var wire 1 V+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ $end
$var wire 1 W+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\ $end
$var wire 1 X+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\ $end
$var wire 1 Y+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\ $end
$var wire 1 Z+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\ $end
$var wire 1 [+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\ $end
$var wire 1 \+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\ $end
$var wire 1 ]+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\ $end
$var wire 1 ^+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\ $end
$var wire 1 _+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\ $end
$var wire 1 `+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\ $end
$var wire 1 a+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\ $end
$var wire 1 b+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\ $end
$var wire 1 c+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\ $end
$var wire 1 d+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\ $end
$var wire 1 e+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\ $end
$var wire 1 f+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\ $end
$var wire 1 g+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\ $end
$var wire 1 h+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\ $end
$var wire 1 i+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\ $end
$var wire 1 j+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\ $end
$var wire 1 k+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\ $end
$var wire 1 l+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\ $end
$var wire 1 m+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\ $end
$var wire 1 n+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\ $end
$var wire 1 o+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\ $end
$var wire 1 p+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\ $end
$var wire 1 q+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\ $end
$var wire 1 r+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\ $end
$var wire 1 s+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\ $end
$var wire 1 t+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\ $end
$var wire 1 u+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\ $end
$var wire 1 v+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\ $end
$var wire 1 w+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\ $end
$var wire 1 x+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\ $end
$var wire 1 y+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\ $end
$var wire 1 z+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\ $end
$var wire 1 {+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\ $end
$var wire 1 |+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\ $end
$var wire 1 }+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\ $end
$var wire 1 ~+ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\ $end
$var wire 1 !, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\ $end
$var wire 1 ", \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\ $end
$var wire 1 #, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\ $end
$var wire 1 $, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\ $end
$var wire 1 %, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\ $end
$var wire 1 &, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\ $end
$var wire 1 ', \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\ $end
$var wire 1 (, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\ $end
$var wire 1 ), \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\ $end
$var wire 1 *, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\ $end
$var wire 1 +, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\ $end
$var wire 1 ,, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\ $end
$var wire 1 -, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\ $end
$var wire 1 ., \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\ $end
$var wire 1 /, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\ $end
$var wire 1 0, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\ $end
$var wire 1 1, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\ $end
$var wire 1 2, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\ $end
$var wire 1 3, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\ $end
$var wire 1 4, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\ $end
$var wire 1 5, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\ $end
$var wire 1 6, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\ $end
$var wire 1 7, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\ $end
$var wire 1 8, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ $end
$var wire 1 9, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ $end
$var wire 1 :, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ $end
$var wire 1 ;, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ $end
$var wire 1 <, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ $end
$var wire 1 =, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ $end
$var wire 1 >, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ $end
$var wire 1 ?, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ $end
$var wire 1 @, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ $end
$var wire 1 A, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ $end
$var wire 1 B, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\ $end
$var wire 1 C, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\ $end
$var wire 1 D, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\ $end
$var wire 1 E, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\ $end
$var wire 1 F, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~34_combout\ $end
$var wire 1 G, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 H, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 I, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 J, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 K, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 L, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 M, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 N, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 O, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ $end
$var wire 1 P, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 Q, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\ $end
$var wire 1 R, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout\ $end
$var wire 1 S, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ $end
$var wire 1 T, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ $end
$var wire 1 U, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ $end
$var wire 1 V, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ $end
$var wire 1 W, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ $end
$var wire 1 X, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ $end
$var wire 1 Y, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ $end
$var wire 1 Z, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ $end
$var wire 1 [, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 \, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 ], \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ $end
$var wire 1 ^, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ $end
$var wire 1 _, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ $end
$var wire 1 `, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ $end
$var wire 1 a, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\ $end
$var wire 1 b, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\ $end
$var wire 1 c, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\ $end
$var wire 1 d, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ $end
$var wire 1 e, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ $end
$var wire 1 f, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\ $end
$var wire 1 g, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\ $end
$var wire 1 h, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ $end
$var wire 1 i, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ $end
$var wire 1 j, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\ $end
$var wire 1 k, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\ $end
$var wire 1 l, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ $end
$var wire 1 m, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ $end
$var wire 1 n, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\ $end
$var wire 1 o, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\ $end
$var wire 1 p, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ $end
$var wire 1 q, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ $end
$var wire 1 r, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ $end
$var wire 1 s, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ $end
$var wire 1 t, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ $end
$var wire 1 u, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ $end
$var wire 1 v, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ $end
$var wire 1 w, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ $end
$var wire 1 x, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ $end
$var wire 1 y, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ $end
$var wire 1 z, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ $end
$var wire 1 {, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ $end
$var wire 1 |, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ $end
$var wire 1 }, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ $end
$var wire 1 ~, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ $end
$var wire 1 !- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ $end
$var wire 1 "- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ $end
$var wire 1 #- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ $end
$var wire 1 $- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ $end
$var wire 1 %- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ $end
$var wire 1 &- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ $end
$var wire 1 '- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ $end
$var wire 1 (- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ $end
$var wire 1 )- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ $end
$var wire 1 *- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ $end
$var wire 1 +- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ $end
$var wire 1 ,- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ $end
$var wire 1 -- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ $end
$var wire 1 .- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ $end
$var wire 1 /- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ $end
$var wire 1 0- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ $end
$var wire 1 1- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ $end
$var wire 1 2- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ $end
$var wire 1 3- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ $end
$var wire 1 4- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ $end
$var wire 1 5- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ $end
$var wire 1 6- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ $end
$var wire 1 7- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ $end
$var wire 1 8- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ $end
$var wire 1 9- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ $end
$var wire 1 :- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ $end
$var wire 1 ;- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ $end
$var wire 1 <- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ $end
$var wire 1 =- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ $end
$var wire 1 >- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ $end
$var wire 1 ?- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ $end
$var wire 1 @- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ $end
$var wire 1 A- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ $end
$var wire 1 B- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ $end
$var wire 1 C- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ $end
$var wire 1 D- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ $end
$var wire 1 E- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ $end
$var wire 1 F- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ $end
$var wire 1 G- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ $end
$var wire 1 H- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ $end
$var wire 1 I- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ $end
$var wire 1 J- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ $end
$var wire 1 K- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ $end
$var wire 1 L- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ $end
$var wire 1 M- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ $end
$var wire 1 N- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ $end
$var wire 1 O- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ $end
$var wire 1 P- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ $end
$var wire 1 Q- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ $end
$var wire 1 R- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ $end
$var wire 1 S- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ $end
$var wire 1 T- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ $end
$var wire 1 U- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ $end
$var wire 1 V- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ $end
$var wire 1 W- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ $end
$var wire 1 X- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ $end
$var wire 1 Y- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ $end
$var wire 1 Z- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ $end
$var wire 1 [- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ $end
$var wire 1 \- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ $end
$var wire 1 ]- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ $end
$var wire 1 ^- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ $end
$var wire 1 _- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ $end
$var wire 1 `- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ $end
$var wire 1 a- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ $end
$var wire 1 b- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 c- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ $end
$var wire 1 d- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 e- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ $end
$var wire 1 f- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 g- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ $end
$var wire 1 h- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\ $end
$var wire 1 i- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 j- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 k- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 l- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 m- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 n- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 o- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ $end
$var wire 1 p- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ $end
$var wire 1 q- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 r- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 s- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 t- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 u- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 v- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 w- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 x- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ $end
$var wire 1 y- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 z- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ $end
$var wire 1 {- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 |- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ $end
$var wire 1 }- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ $end
$var wire 1 ~- \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\ $end
$var wire 1 !. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ $end
$var wire 1 ". \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\ $end
$var wire 1 #. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 $. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ $end
$var wire 1 %. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ $end
$var wire 1 &. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ $end
$var wire 1 '. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ $end
$var wire 1 (. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ $end
$var wire 1 ). \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 *. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ $end
$var wire 1 +. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ $end
$var wire 1 ,. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ $end
$var wire 1 -. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ $end
$var wire 1 .. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ $end
$var wire 1 /. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ $end
$var wire 1 0. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 1. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ $end
$var wire 1 2. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ $end
$var wire 1 3. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ $end
$var wire 1 4. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ $end
$var wire 1 5. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ $end
$var wire 1 6. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 7. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ $end
$var wire 1 8. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ $end
$var wire 1 9. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ $end
$var wire 1 :. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ $end
$var wire 1 ;. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ $end
$var wire 1 <. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 =. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ $end
$var wire 1 >. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ $end
$var wire 1 ?. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ $end
$var wire 1 @. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ $end
$var wire 1 A. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ $end
$var wire 1 B. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 C. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ $end
$var wire 1 D. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ $end
$var wire 1 E. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ $end
$var wire 1 F. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ $end
$var wire 1 G. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ $end
$var wire 1 H. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 I. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ $end
$var wire 1 J. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ $end
$var wire 1 K. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ $end
$var wire 1 L. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ $end
$var wire 1 M. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ $end
$var wire 1 N. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 O. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ $end
$var wire 1 P. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ $end
$var wire 1 Q. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ $end
$var wire 1 R. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ $end
$var wire 1 S. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ $end
$var wire 1 T. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 U. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ $end
$var wire 1 V. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ $end
$var wire 1 W. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ $end
$var wire 1 X. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ $end
$var wire 1 Y. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ $end
$var wire 1 Z. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 [. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ $end
$var wire 1 \. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ $end
$var wire 1 ]. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ $end
$var wire 1 ^. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ $end
$var wire 1 _. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ $end
$var wire 1 `. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 a. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ $end
$var wire 1 b. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ $end
$var wire 1 c. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ $end
$var wire 1 d. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ $end
$var wire 1 e. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ $end
$var wire 1 f. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 g. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ $end
$var wire 1 h. \CS_N~_wirecell_combout\ $end
$var wire 1 i. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ $end
$var wire 1 j. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ $end
$var wire 1 k. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ $end
$var wire 1 l. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ $end
$var wire 1 m. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 n. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ $end
$var wire 1 o. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\ $end
$var wire 1 p. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\ $end
$var wire 1 q. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\ $end
$var wire 1 r. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\ $end
$var wire 1 s. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ $end
$var wire 1 t. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ $end
$var wire 1 u. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ $end
$var wire 1 v. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ $end
$var wire 1 w. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ $end
$var wire 1 x. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ $end
$var wire 1 y. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ $end
$var wire 1 z. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ $end
$var wire 1 {. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ $end
$var wire 1 |. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ $end
$var wire 1 }. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ $end
$var wire 1 ~. \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ $end
$var wire 1 !/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ $end
$var wire 1 "/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ $end
$var wire 1 #/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ $end
$var wire 1 $/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\ $end
$var wire 1 %/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~5_combout\ $end
$var wire 1 &/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\ $end
$var wire 1 '/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ $end
$var wire 1 (/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ $end
$var wire 1 )/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~2_combout\ $end
$var wire 1 */ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~3_combout\ $end
$var wire 1 +/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ $end
$var wire 1 ,/ \auto_signaltap_0|~VCC~combout\ $end
$var wire 1 -/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ $end
$var wire 1 ./ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ $end
$var wire 1 // \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ $end
$var wire 1 0/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ $end
$var wire 1 1/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout\ $end
$var wire 1 2/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ $end
$var wire 1 3/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ $end
$var wire 1 4/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ $end
$var wire 1 5/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ $end
$var wire 1 6/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\ $end
$var wire 1 7/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ $end
$var wire 1 8/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\ $end
$var wire 1 9/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\ $end
$var wire 1 :/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout\ $end
$var wire 1 ;/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout\ $end
$var wire 1 </ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\ $end
$var wire 1 =/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout\ $end
$var wire 1 >/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout\ $end
$var wire 1 ?/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout\ $end
$var wire 1 @/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout\ $end
$var wire 1 A/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~8_combout\ $end
$var wire 1 B/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout\ $end
$var wire 1 C/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ $end
$var wire 1 D/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\ $end
$var wire 1 E/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\ $end
$var wire 1 F/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~1_combout\ $end
$var wire 1 G/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\ $end
$var wire 1 H/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\ $end
$var wire 1 I/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\ $end
$var wire 1 J/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\ $end
$var wire 1 K/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\ $end
$var wire 1 L/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\ $end
$var wire 1 M/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\ $end
$var wire 1 N/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\ $end
$var wire 1 O/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\ $end
$var wire 1 P/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ $end
$var wire 1 Q/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ $end
$var wire 1 R/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ $end
$var wire 1 S/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\ $end
$var wire 1 T/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\ $end
$var wire 1 U/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\ $end
$var wire 1 V/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\ $end
$var wire 1 W/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\ $end
$var wire 1 X/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\ $end
$var wire 1 Y/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\ $end
$var wire 1 Z/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\ $end
$var wire 1 [/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\ $end
$var wire 1 \/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\ $end
$var wire 1 ]/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\ $end
$var wire 1 ^/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\ $end
$var wire 1 _/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\ $end
$var wire 1 `/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\ $end
$var wire 1 a/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ $end
$var wire 1 b/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ $end
$var wire 1 c/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\ $end
$var wire 1 d/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ $end
$var wire 1 e/ \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\ $end
$var wire 1 f/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ $end
$var wire 1 g/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ $end
$var wire 1 h/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ $end
$var wire 1 i/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ $end
$var wire 1 j/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ $end
$var wire 1 k/ \altera_internal_jtag~TDO\ $end
$var wire 1 l/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [4] $end
$var wire 1 m/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [3] $end
$var wire 1 n/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [2] $end
$var wire 1 o/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [1] $end
$var wire 1 p/ \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ [0] $end
$var wire 1 q/ \inst18|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ [2] $end
$var wire 1 r/ \inst18|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ [1] $end
$var wire 1 s/ \inst18|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ [0] $end
$var wire 1 t/ \inst9|rx_buf\ [15] $end
$var wire 1 u/ \inst9|rx_buf\ [14] $end
$var wire 1 v/ \inst9|rx_buf\ [13] $end
$var wire 1 w/ \inst9|rx_buf\ [12] $end
$var wire 1 x/ \inst9|rx_buf\ [11] $end
$var wire 1 y/ \inst9|rx_buf\ [10] $end
$var wire 1 z/ \inst9|rx_buf\ [9] $end
$var wire 1 {/ \inst9|rx_buf\ [8] $end
$var wire 1 |/ \inst9|rx_buf\ [7] $end
$var wire 1 }/ \inst9|rx_buf\ [6] $end
$var wire 1 ~/ \inst9|rx_buf\ [5] $end
$var wire 1 !0 \inst9|rx_buf\ [4] $end
$var wire 1 "0 \inst9|rx_buf\ [3] $end
$var wire 1 #0 \inst9|rx_buf\ [2] $end
$var wire 1 $0 \inst9|rx_buf\ [1] $end
$var wire 1 %0 \inst9|rx_buf\ [0] $end
$var wire 1 &0 \inst14|altpll_component|auto_generated|wire_pll1_clk\ [4] $end
$var wire 1 '0 \inst14|altpll_component|auto_generated|wire_pll1_clk\ [3] $end
$var wire 1 (0 \inst14|altpll_component|auto_generated|wire_pll1_clk\ [2] $end
$var wire 1 )0 \inst14|altpll_component|auto_generated|wire_pll1_clk\ [1] $end
$var wire 1 *0 \inst14|altpll_component|auto_generated|wire_pll1_clk\ [0] $end
$var wire 1 +0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [15] $end
$var wire 1 ,0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [14] $end
$var wire 1 -0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [13] $end
$var wire 1 .0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [12] $end
$var wire 1 /0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [11] $end
$var wire 1 00 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [10] $end
$var wire 1 10 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [9] $end
$var wire 1 20 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [8] $end
$var wire 1 30 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [7] $end
$var wire 1 40 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [6] $end
$var wire 1 50 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [5] $end
$var wire 1 60 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [4] $end
$var wire 1 70 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [3] $end
$var wire 1 80 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [2] $end
$var wire 1 90 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [1] $end
$var wire 1 :0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ [0] $end
$var wire 1 ;0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 <0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 =0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 >0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 ?0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 @0 \inst18|auto_generated|dpfifo|FIFOram|q_b\ [2] $end
$var wire 1 A0 \inst18|auto_generated|dpfifo|FIFOram|q_b\ [1] $end
$var wire 1 B0 \inst18|auto_generated|dpfifo|FIFOram|q_b\ [0] $end
$var wire 1 C0 \inst|clk_count\ [31] $end
$var wire 1 D0 \inst|clk_count\ [30] $end
$var wire 1 E0 \inst|clk_count\ [29] $end
$var wire 1 F0 \inst|clk_count\ [28] $end
$var wire 1 G0 \inst|clk_count\ [27] $end
$var wire 1 H0 \inst|clk_count\ [26] $end
$var wire 1 I0 \inst|clk_count\ [25] $end
$var wire 1 J0 \inst|clk_count\ [24] $end
$var wire 1 K0 \inst|clk_count\ [23] $end
$var wire 1 L0 \inst|clk_count\ [22] $end
$var wire 1 M0 \inst|clk_count\ [21] $end
$var wire 1 N0 \inst|clk_count\ [20] $end
$var wire 1 O0 \inst|clk_count\ [19] $end
$var wire 1 P0 \inst|clk_count\ [18] $end
$var wire 1 Q0 \inst|clk_count\ [17] $end
$var wire 1 R0 \inst|clk_count\ [16] $end
$var wire 1 S0 \inst|clk_count\ [15] $end
$var wire 1 T0 \inst|clk_count\ [14] $end
$var wire 1 U0 \inst|clk_count\ [13] $end
$var wire 1 V0 \inst|clk_count\ [12] $end
$var wire 1 W0 \inst|clk_count\ [11] $end
$var wire 1 X0 \inst|clk_count\ [10] $end
$var wire 1 Y0 \inst|clk_count\ [9] $end
$var wire 1 Z0 \inst|clk_count\ [8] $end
$var wire 1 [0 \inst|clk_count\ [7] $end
$var wire 1 \0 \inst|clk_count\ [6] $end
$var wire 1 ]0 \inst|clk_count\ [5] $end
$var wire 1 ^0 \inst|clk_count\ [4] $end
$var wire 1 _0 \inst|clk_count\ [3] $end
$var wire 1 `0 \inst|clk_count\ [2] $end
$var wire 1 a0 \inst|clk_count\ [1] $end
$var wire 1 b0 \inst|clk_count\ [0] $end
$var wire 1 c0 \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ [2] $end
$var wire 1 d0 \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ [1] $end
$var wire 1 e0 \inst18|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ [0] $end
$var wire 1 f0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_18|dffs\ [0] $end
$var wire 1 g0 \inst9|tx_buf\ [15] $end
$var wire 1 h0 \inst9|tx_buf\ [14] $end
$var wire 1 i0 \inst9|tx_buf\ [13] $end
$var wire 1 j0 \inst9|tx_buf\ [12] $end
$var wire 1 k0 \inst9|tx_buf\ [11] $end
$var wire 1 l0 \inst9|tx_buf\ [10] $end
$var wire 1 m0 \inst9|tx_buf\ [9] $end
$var wire 1 n0 \inst9|tx_buf\ [8] $end
$var wire 1 o0 \inst9|tx_buf\ [7] $end
$var wire 1 p0 \inst9|tx_buf\ [6] $end
$var wire 1 q0 \inst9|tx_buf\ [5] $end
$var wire 1 r0 \inst9|tx_buf\ [4] $end
$var wire 1 s0 \inst9|tx_buf\ [3] $end
$var wire 1 t0 \inst9|tx_buf\ [2] $end
$var wire 1 u0 \inst9|tx_buf\ [1] $end
$var wire 1 v0 \inst9|tx_buf\ [0] $end
$var wire 1 w0 \inst18|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ [2] $end
$var wire 1 x0 \inst18|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ [1] $end
$var wire 1 y0 \inst18|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ [0] $end
$var wire 1 z0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs\ [2] $end
$var wire 1 {0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs\ [1] $end
$var wire 1 |0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_35|dffs\ [0] $end
$var wire 1 }0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [8] $end
$var wire 1 ~0 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [7] $end
$var wire 1 !1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [6] $end
$var wire 1 "1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 #1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 $1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 %1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 &1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 '1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 (1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [10] $end
$var wire 1 )1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [9] $end
$var wire 1 *1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [8] $end
$var wire 1 +1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [7] $end
$var wire 1 ,1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [6] $end
$var wire 1 -1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [5] $end
$var wire 1 .1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [4] $end
$var wire 1 /1 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [3] $end
$var wire 1 01 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [2] $end
$var wire 1 11 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [1] $end
$var wire 1 21 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ [0] $end
$var wire 1 31 \inst|lcd_data\ [7] $end
$var wire 1 41 \inst|lcd_data\ [6] $end
$var wire 1 51 \inst|lcd_data\ [5] $end
$var wire 1 61 \inst|lcd_data\ [4] $end
$var wire 1 71 \inst|lcd_data\ [3] $end
$var wire 1 81 \inst|lcd_data\ [2] $end
$var wire 1 91 \inst|lcd_data\ [1] $end
$var wire 1 :1 \inst|lcd_data\ [0] $end
$var wire 1 ;1 \inst9|bit_cnt\ [24] $end
$var wire 1 <1 \inst9|bit_cnt\ [23] $end
$var wire 1 =1 \inst9|bit_cnt\ [22] $end
$var wire 1 >1 \inst9|bit_cnt\ [21] $end
$var wire 1 ?1 \inst9|bit_cnt\ [20] $end
$var wire 1 @1 \inst9|bit_cnt\ [19] $end
$var wire 1 A1 \inst9|bit_cnt\ [18] $end
$var wire 1 B1 \inst9|bit_cnt\ [17] $end
$var wire 1 C1 \inst9|bit_cnt\ [16] $end
$var wire 1 D1 \inst9|bit_cnt\ [15] $end
$var wire 1 E1 \inst9|bit_cnt\ [14] $end
$var wire 1 F1 \inst9|bit_cnt\ [13] $end
$var wire 1 G1 \inst9|bit_cnt\ [12] $end
$var wire 1 H1 \inst9|bit_cnt\ [11] $end
$var wire 1 I1 \inst9|bit_cnt\ [10] $end
$var wire 1 J1 \inst9|bit_cnt\ [9] $end
$var wire 1 K1 \inst9|bit_cnt\ [8] $end
$var wire 1 L1 \inst9|bit_cnt\ [7] $end
$var wire 1 M1 \inst9|bit_cnt\ [6] $end
$var wire 1 N1 \inst9|bit_cnt\ [5] $end
$var wire 1 O1 \inst9|bit_cnt\ [4] $end
$var wire 1 P1 \inst9|bit_cnt\ [3] $end
$var wire 1 Q1 \inst9|bit_cnt\ [2] $end
$var wire 1 R1 \inst9|bit_cnt\ [1] $end
$var wire 1 S1 \inst9|bit_cnt\ [0] $end
$var wire 1 T1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [9] $end
$var wire 1 U1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [8] $end
$var wire 1 V1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [7] $end
$var wire 1 W1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [6] $end
$var wire 1 X1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [5] $end
$var wire 1 Y1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [4] $end
$var wire 1 Z1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [3] $end
$var wire 1 [1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [2] $end
$var wire 1 \1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [1] $end
$var wire 1 ]1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ [0] $end
$var wire 1 ^1 \inst10|bit_cnt\ [24] $end
$var wire 1 _1 \inst10|bit_cnt\ [23] $end
$var wire 1 `1 \inst10|bit_cnt\ [22] $end
$var wire 1 a1 \inst10|bit_cnt\ [21] $end
$var wire 1 b1 \inst10|bit_cnt\ [20] $end
$var wire 1 c1 \inst10|bit_cnt\ [19] $end
$var wire 1 d1 \inst10|bit_cnt\ [18] $end
$var wire 1 e1 \inst10|bit_cnt\ [17] $end
$var wire 1 f1 \inst10|bit_cnt\ [16] $end
$var wire 1 g1 \inst10|bit_cnt\ [15] $end
$var wire 1 h1 \inst10|bit_cnt\ [14] $end
$var wire 1 i1 \inst10|bit_cnt\ [13] $end
$var wire 1 j1 \inst10|bit_cnt\ [12] $end
$var wire 1 k1 \inst10|bit_cnt\ [11] $end
$var wire 1 l1 \inst10|bit_cnt\ [10] $end
$var wire 1 m1 \inst10|bit_cnt\ [9] $end
$var wire 1 n1 \inst10|bit_cnt\ [8] $end
$var wire 1 o1 \inst10|bit_cnt\ [7] $end
$var wire 1 p1 \inst10|bit_cnt\ [6] $end
$var wire 1 q1 \inst10|bit_cnt\ [5] $end
$var wire 1 r1 \inst10|bit_cnt\ [4] $end
$var wire 1 s1 \inst10|bit_cnt\ [3] $end
$var wire 1 t1 \inst10|bit_cnt\ [2] $end
$var wire 1 u1 \inst10|bit_cnt\ [1] $end
$var wire 1 v1 \inst10|bit_cnt\ [0] $end
$var wire 1 w1 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_33|dffs\ [0] $end
$var wire 1 x1 \inst10|rx_buf\ [15] $end
$var wire 1 y1 \inst10|rx_buf\ [14] $end
$var wire 1 z1 \inst10|rx_buf\ [13] $end
$var wire 1 {1 \inst10|rx_buf\ [12] $end
$var wire 1 |1 \inst10|rx_buf\ [11] $end
$var wire 1 }1 \inst10|rx_buf\ [10] $end
$var wire 1 ~1 \inst10|rx_buf\ [9] $end
$var wire 1 !2 \inst10|rx_buf\ [8] $end
$var wire 1 "2 \inst10|rx_buf\ [7] $end
$var wire 1 #2 \inst10|rx_buf\ [6] $end
$var wire 1 $2 \inst10|rx_buf\ [5] $end
$var wire 1 %2 \inst10|rx_buf\ [4] $end
$var wire 1 &2 \inst10|rx_buf\ [3] $end
$var wire 1 '2 \inst10|rx_buf\ [2] $end
$var wire 1 (2 \inst10|rx_buf\ [1] $end
$var wire 1 )2 \inst10|rx_buf\ [0] $end
$var wire 1 *2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [3] $end
$var wire 1 +2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [2] $end
$var wire 1 ,2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [1] $end
$var wire 1 -2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ [0] $end
$var wire 1 .2 \inst9|rx_data\ [15] $end
$var wire 1 /2 \inst9|rx_data\ [14] $end
$var wire 1 02 \inst9|rx_data\ [13] $end
$var wire 1 12 \inst9|rx_data\ [12] $end
$var wire 1 22 \inst9|rx_data\ [11] $end
$var wire 1 32 \inst9|rx_data\ [10] $end
$var wire 1 42 \inst9|rx_data\ [9] $end
$var wire 1 52 \inst9|rx_data\ [8] $end
$var wire 1 62 \inst9|rx_data\ [7] $end
$var wire 1 72 \inst9|rx_data\ [6] $end
$var wire 1 82 \inst9|rx_data\ [5] $end
$var wire 1 92 \inst9|rx_data\ [4] $end
$var wire 1 :2 \inst9|rx_data\ [3] $end
$var wire 1 ;2 \inst9|rx_data\ [2] $end
$var wire 1 <2 \inst9|rx_data\ [1] $end
$var wire 1 =2 \inst9|rx_data\ [0] $end
$var wire 1 >2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|generated:ela_trigger_flow_mgr_entity|auto_generated|mgl_prim1|final_trigger_reg\ [0] $end
$var wire 1 ?2 \inst10|rx_data\ [15] $end
$var wire 1 @2 \inst10|rx_data\ [14] $end
$var wire 1 A2 \inst10|rx_data\ [13] $end
$var wire 1 B2 \inst10|rx_data\ [12] $end
$var wire 1 C2 \inst10|rx_data\ [11] $end
$var wire 1 D2 \inst10|rx_data\ [10] $end
$var wire 1 E2 \inst10|rx_data\ [9] $end
$var wire 1 F2 \inst10|rx_data\ [8] $end
$var wire 1 G2 \inst10|rx_data\ [7] $end
$var wire 1 H2 \inst10|rx_data\ [6] $end
$var wire 1 I2 \inst10|rx_data\ [5] $end
$var wire 1 J2 \inst10|rx_data\ [4] $end
$var wire 1 K2 \inst10|rx_data\ [3] $end
$var wire 1 L2 \inst10|rx_data\ [2] $end
$var wire 1 M2 \inst10|rx_data\ [1] $end
$var wire 1 N2 \inst10|rx_data\ [0] $end
$var wire 1 O2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [15] $end
$var wire 1 P2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [14] $end
$var wire 1 Q2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [13] $end
$var wire 1 R2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [12] $end
$var wire 1 S2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [11] $end
$var wire 1 T2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [10] $end
$var wire 1 U2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [9] $end
$var wire 1 V2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [8] $end
$var wire 1 W2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [7] $end
$var wire 1 X2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [6] $end
$var wire 1 Y2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [5] $end
$var wire 1 Z2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [4] $end
$var wire 1 [2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [3] $end
$var wire 1 \2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [2] $end
$var wire 1 ]2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [1] $end
$var wire 1 ^2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ [0] $end
$var wire 1 _2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [3] $end
$var wire 1 `2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [2] $end
$var wire 1 a2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [1] $end
$var wire 1 b2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ [0] $end
$var wire 1 c2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [2] $end
$var wire 1 d2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [1] $end
$var wire 1 e2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ [0] $end
$var wire 1 f2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [4] $end
$var wire 1 g2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [3] $end
$var wire 1 h2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [2] $end
$var wire 1 i2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [1] $end
$var wire 1 j2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ [0] $end
$var wire 1 k2 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ [0] $end
$var wire 1 l2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [32] $end
$var wire 1 m2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [31] $end
$var wire 1 n2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [30] $end
$var wire 1 o2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [29] $end
$var wire 1 p2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [28] $end
$var wire 1 q2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [27] $end
$var wire 1 r2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [26] $end
$var wire 1 s2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [25] $end
$var wire 1 t2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [24] $end
$var wire 1 u2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [23] $end
$var wire 1 v2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [22] $end
$var wire 1 w2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [21] $end
$var wire 1 x2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [20] $end
$var wire 1 y2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [19] $end
$var wire 1 z2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [18] $end
$var wire 1 {2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [17] $end
$var wire 1 |2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [16] $end
$var wire 1 }2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [15] $end
$var wire 1 ~2 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [14] $end
$var wire 1 !3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [13] $end
$var wire 1 "3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [12] $end
$var wire 1 #3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [11] $end
$var wire 1 $3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [10] $end
$var wire 1 %3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [9] $end
$var wire 1 &3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [8] $end
$var wire 1 '3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [7] $end
$var wire 1 (3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [6] $end
$var wire 1 )3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [5] $end
$var wire 1 *3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [4] $end
$var wire 1 +3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [3] $end
$var wire 1 ,3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [2] $end
$var wire 1 -3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [1] $end
$var wire 1 .3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ [0] $end
$var wire 1 /3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [3] $end
$var wire 1 03 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [2] $end
$var wire 1 13 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [1] $end
$var wire 1 23 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ [0] $end
$var wire 1 33 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [3] $end
$var wire 1 43 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [2] $end
$var wire 1 53 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [1] $end
$var wire 1 63 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ [0] $end
$var wire 1 73 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ [0] $end
$var wire 1 83 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_27|dffs\ [0] $end
$var wire 1 93 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [2] $end
$var wire 1 :3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [1] $end
$var wire 1 ;3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ [0] $end
$var wire 1 <3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [9] $end
$var wire 1 =3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [8] $end
$var wire 1 >3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [7] $end
$var wire 1 ?3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [6] $end
$var wire 1 @3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [5] $end
$var wire 1 A3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [4] $end
$var wire 1 B3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [3] $end
$var wire 1 C3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [2] $end
$var wire 1 D3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [1] $end
$var wire 1 E3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ [0] $end
$var wire 1 F3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [8] $end
$var wire 1 G3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [7] $end
$var wire 1 H3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [6] $end
$var wire 1 I3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [5] $end
$var wire 1 J3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [4] $end
$var wire 1 K3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [3] $end
$var wire 1 L3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [2] $end
$var wire 1 M3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [1] $end
$var wire 1 N3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ [0] $end
$var wire 1 O3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [18] $end
$var wire 1 P3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [17] $end
$var wire 1 Q3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [16] $end
$var wire 1 R3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [15] $end
$var wire 1 S3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [14] $end
$var wire 1 T3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [13] $end
$var wire 1 U3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [12] $end
$var wire 1 V3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [11] $end
$var wire 1 W3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [10] $end
$var wire 1 X3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [9] $end
$var wire 1 Y3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [8] $end
$var wire 1 Z3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [7] $end
$var wire 1 [3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [6] $end
$var wire 1 \3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [5] $end
$var wire 1 ]3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [4] $end
$var wire 1 ^3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [3] $end
$var wire 1 _3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [2] $end
$var wire 1 `3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [1] $end
$var wire 1 a3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ [0] $end
$var wire 1 b3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_21|dffs\ [0] $end
$var wire 1 c3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [3] $end
$var wire 1 d3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [2] $end
$var wire 1 e3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [1] $end
$var wire 1 f3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ [0] $end
$var wire 1 g3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [3] $end
$var wire 1 h3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [2] $end
$var wire 1 i3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [1] $end
$var wire 1 j3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ [0] $end
$var wire 1 k3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [3] $end
$var wire 1 l3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [2] $end
$var wire 1 m3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [1] $end
$var wire 1 n3 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ [0] $end
$var wire 1 o3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [31] $end
$var wire 1 p3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [30] $end
$var wire 1 q3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [29] $end
$var wire 1 r3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [28] $end
$var wire 1 s3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [27] $end
$var wire 1 t3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [26] $end
$var wire 1 u3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [25] $end
$var wire 1 v3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [24] $end
$var wire 1 w3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [23] $end
$var wire 1 x3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [22] $end
$var wire 1 y3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [21] $end
$var wire 1 z3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [20] $end
$var wire 1 {3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [19] $end
$var wire 1 |3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [18] $end
$var wire 1 }3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [17] $end
$var wire 1 ~3 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [16] $end
$var wire 1 !4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [15] $end
$var wire 1 "4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [14] $end
$var wire 1 #4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [13] $end
$var wire 1 $4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [12] $end
$var wire 1 %4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [11] $end
$var wire 1 &4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [10] $end
$var wire 1 '4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [9] $end
$var wire 1 (4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [8] $end
$var wire 1 )4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [7] $end
$var wire 1 *4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [6] $end
$var wire 1 +4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [5] $end
$var wire 1 ,4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [4] $end
$var wire 1 -4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [3] $end
$var wire 1 .4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [2] $end
$var wire 1 /4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [1] $end
$var wire 1 04 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ [0] $end
$var wire 1 14 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ [0] $end
$var wire 1 24 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 34 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [18] $end
$var wire 1 44 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [17] $end
$var wire 1 54 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [16] $end
$var wire 1 64 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [15] $end
$var wire 1 74 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [14] $end
$var wire 1 84 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [13] $end
$var wire 1 94 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [12] $end
$var wire 1 :4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [11] $end
$var wire 1 ;4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [10] $end
$var wire 1 <4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [9] $end
$var wire 1 =4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [8] $end
$var wire 1 >4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [7] $end
$var wire 1 ?4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [6] $end
$var wire 1 @4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [5] $end
$var wire 1 A4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [4] $end
$var wire 1 B4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [3] $end
$var wire 1 C4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [2] $end
$var wire 1 D4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [1] $end
$var wire 1 E4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ [0] $end
$var wire 1 F4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 G4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 H4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 I4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 J4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [6] $end
$var wire 1 K4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [5] $end
$var wire 1 L4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [4] $end
$var wire 1 M4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [3] $end
$var wire 1 N4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [2] $end
$var wire 1 O4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [1] $end
$var wire 1 P4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ [0] $end
$var wire 1 Q4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [8] $end
$var wire 1 R4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [7] $end
$var wire 1 S4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [6] $end
$var wire 1 T4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [5] $end
$var wire 1 U4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [4] $end
$var wire 1 V4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [3] $end
$var wire 1 W4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [2] $end
$var wire 1 X4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [1] $end
$var wire 1 Y4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ [0] $end
$var wire 1 Z4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [18] $end
$var wire 1 [4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [17] $end
$var wire 1 \4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [16] $end
$var wire 1 ]4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [15] $end
$var wire 1 ^4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [14] $end
$var wire 1 _4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [13] $end
$var wire 1 `4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [12] $end
$var wire 1 a4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [11] $end
$var wire 1 b4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [10] $end
$var wire 1 c4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [9] $end
$var wire 1 d4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [8] $end
$var wire 1 e4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [7] $end
$var wire 1 f4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [6] $end
$var wire 1 g4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [5] $end
$var wire 1 h4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [4] $end
$var wire 1 i4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [3] $end
$var wire 1 j4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [2] $end
$var wire 1 k4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [1] $end
$var wire 1 l4 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ [0] $end
$var wire 1 m4 \auto_signaltap_0|acq_data_in_reg\ [12] $end
$var wire 1 n4 \auto_signaltap_0|acq_data_in_reg\ [11] $end
$var wire 1 o4 \auto_signaltap_0|acq_data_in_reg\ [10] $end
$var wire 1 p4 \auto_signaltap_0|acq_data_in_reg\ [9] $end
$var wire 1 q4 \auto_signaltap_0|acq_data_in_reg\ [8] $end
$var wire 1 r4 \auto_signaltap_0|acq_data_in_reg\ [7] $end
$var wire 1 s4 \auto_signaltap_0|acq_data_in_reg\ [6] $end
$var wire 1 t4 \auto_signaltap_0|acq_data_in_reg\ [5] $end
$var wire 1 u4 \auto_signaltap_0|acq_data_in_reg\ [4] $end
$var wire 1 v4 \auto_signaltap_0|acq_data_in_reg\ [3] $end
$var wire 1 w4 \auto_signaltap_0|acq_data_in_reg\ [2] $end
$var wire 1 x4 \auto_signaltap_0|acq_data_in_reg\ [1] $end
$var wire 1 y4 \auto_signaltap_0|acq_data_in_reg\ [0] $end
$var wire 1 z4 \auto_signaltap_0|acq_trigger_in_reg\ [12] $end
$var wire 1 {4 \auto_signaltap_0|acq_trigger_in_reg\ [11] $end
$var wire 1 |4 \auto_signaltap_0|acq_trigger_in_reg\ [10] $end
$var wire 1 }4 \auto_signaltap_0|acq_trigger_in_reg\ [9] $end
$var wire 1 ~4 \auto_signaltap_0|acq_trigger_in_reg\ [8] $end
$var wire 1 !5 \auto_signaltap_0|acq_trigger_in_reg\ [7] $end
$var wire 1 "5 \auto_signaltap_0|acq_trigger_in_reg\ [6] $end
$var wire 1 #5 \auto_signaltap_0|acq_trigger_in_reg\ [5] $end
$var wire 1 $5 \auto_signaltap_0|acq_trigger_in_reg\ [4] $end
$var wire 1 %5 \auto_signaltap_0|acq_trigger_in_reg\ [3] $end
$var wire 1 &5 \auto_signaltap_0|acq_trigger_in_reg\ [2] $end
$var wire 1 '5 \auto_signaltap_0|acq_trigger_in_reg\ [1] $end
$var wire 1 (5 \auto_signaltap_0|acq_trigger_in_reg\ [0] $end
$var wire 1 )5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_36|dffs\ [0] $end
$var wire 1 *5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [3] $end
$var wire 1 +5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [2] $end
$var wire 1 ,5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [1] $end
$var wire 1 -5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ [0] $end
$var wire 1 .5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [15] $end
$var wire 1 /5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [14] $end
$var wire 1 05 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [13] $end
$var wire 1 15 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [12] $end
$var wire 1 25 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [11] $end
$var wire 1 35 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [10] $end
$var wire 1 45 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [9] $end
$var wire 1 55 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [8] $end
$var wire 1 65 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [7] $end
$var wire 1 75 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [6] $end
$var wire 1 85 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [5] $end
$var wire 1 95 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [4] $end
$var wire 1 :5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [3] $end
$var wire 1 ;5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [2] $end
$var wire 1 <5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [1] $end
$var wire 1 =5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ [0] $end
$var wire 1 >5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [9] $end
$var wire 1 ?5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [8] $end
$var wire 1 @5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [7] $end
$var wire 1 A5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [6] $end
$var wire 1 B5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [5] $end
$var wire 1 C5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [4] $end
$var wire 1 D5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [3] $end
$var wire 1 E5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [2] $end
$var wire 1 F5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [1] $end
$var wire 1 G5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ [0] $end
$var wire 1 H5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [3] $end
$var wire 1 I5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [2] $end
$var wire 1 J5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [1] $end
$var wire 1 K5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ [0] $end
$var wire 1 L5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [8] $end
$var wire 1 M5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [7] $end
$var wire 1 N5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [6] $end
$var wire 1 O5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [5] $end
$var wire 1 P5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [4] $end
$var wire 1 Q5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [3] $end
$var wire 1 R5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [2] $end
$var wire 1 S5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [1] $end
$var wire 1 T5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ [0] $end
$var wire 1 U5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [12] $end
$var wire 1 V5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [11] $end
$var wire 1 W5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [10] $end
$var wire 1 X5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [9] $end
$var wire 1 Y5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [8] $end
$var wire 1 Z5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [7] $end
$var wire 1 [5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [6] $end
$var wire 1 \5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [5] $end
$var wire 1 ]5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [4] $end
$var wire 1 ^5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [3] $end
$var wire 1 _5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [2] $end
$var wire 1 `5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [1] $end
$var wire 1 a5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ [0] $end
$var wire 1 b5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs\ [2] $end
$var wire 1 c5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs\ [1] $end
$var wire 1 d5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_32|dffs\ [0] $end
$var wire 1 e5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|generated:ela_trigger_flow_mgr_entity|auto_generated|mgl_prim1|state_reg\ [1] $end
$var wire 1 f5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|generated:ela_trigger_flow_mgr_entity|auto_generated|mgl_prim1|state_reg\ [0] $end
$var wire 1 g5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_39|dffs\ [0] $end
$var wire 1 h5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs\ [2] $end
$var wire 1 i5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs\ [1] $end
$var wire 1 j5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_38|dffs\ [0] $end
$var wire 1 k5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [8] $end
$var wire 1 l5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [7] $end
$var wire 1 m5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [6] $end
$var wire 1 n5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [5] $end
$var wire 1 o5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [4] $end
$var wire 1 p5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [3] $end
$var wire 1 q5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [2] $end
$var wire 1 r5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [1] $end
$var wire 1 s5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ [0] $end
$var wire 1 t5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_30|dffs\ [0] $end
$var wire 1 u5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs\ [2] $end
$var wire 1 v5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs\ [1] $end
$var wire 1 w5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_29|dffs\ [0] $end
$var wire 1 x5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs\ [2] $end
$var wire 1 y5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs\ [1] $end
$var wire 1 z5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_26|dffs\ [0] $end
$var wire 1 {5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_24|dffs\ [0] $end
$var wire 1 |5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs\ [2] $end
$var wire 1 }5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs\ [1] $end
$var wire 1 ~5 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_23|dffs\ [0] $end
$var wire 1 !6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs\ [2] $end
$var wire 1 "6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs\ [1] $end
$var wire 1 #6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_20|dffs\ [0] $end
$var wire 1 $6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs\ [2] $end
$var wire 1 %6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs\ [1] $end
$var wire 1 &6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_17|dffs\ [0] $end
$var wire 1 '6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_15|dffs\ [0] $end
$var wire 1 (6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs\ [2] $end
$var wire 1 )6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs\ [1] $end
$var wire 1 *6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_14|dffs\ [0] $end
$var wire 1 +6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_12|dffs\ [0] $end
$var wire 1 ,6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs\ [2] $end
$var wire 1 -6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs\ [1] $end
$var wire 1 .6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_11|dffs\ [0] $end
$var wire 1 /6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_9|dffs\ [0] $end
$var wire 1 06 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs\ [2] $end
$var wire 1 16 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs\ [1] $end
$var wire 1 26 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_8|dffs\ [0] $end
$var wire 1 36 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_6|dffs\ [0] $end
$var wire 1 46 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs\ [2] $end
$var wire 1 56 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs\ [1] $end
$var wire 1 66 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_5|dffs\ [0] $end
$var wire 1 76 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_3|dffs\ [0] $end
$var wire 1 86 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs\ [2] $end
$var wire 1 96 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs\ [1] $end
$var wire 1 :6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|multi_level_advanced_trigger_gen:advanced_trigger_wrapper|auto_generated|mgl_prim1|config_shiftreg_2|dffs\ [0] $end
$var wire 1 ;6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[8]~1_combout\ $end
$var wire 1 <6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~5_combout\ $end
$var wire 1 =6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[11]~34_combout\ $end
$var wire 1 >6 \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ $end
$var wire 1 ?6 \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ $end
$var wire 1 @6 \ALT_INV_altera_internal_jtag~TCKUTAP\ $end
$var wire 1 A6 \ALT_INV_altera_internal_jtag~TMSUTAP\ $end
$var wire 1 B6 \inst9|ALT_INV_trdy~0_combout\ $end
$var wire 1 C6 \inst10|ALT_INV_process_1~1_combout\ $end
$var wire 1 D6 \inst9|ALT_INV_tx_buf[15]~20_combout\ $end
$var wire 1 E6 \inst9|ALT_INV_process_1~3_combout\ $end
$var wire 1 F6 \inst9|ALT_INV_process_0~0_combout\ $end
$var wire 1 G6 \inst10|ALT_INV_process_0~0_combout\ $end
$var wire 1 H6 \ALT_INV_inst5~q\ $end
$var wire 1 I6 \ALT_INV_CLR~input_o\ $end
$var wire 1 J6 \ALT_INV_SCLK_IN~input_o\ $end
$var wire 1 K6 \ALT_INV_CLK~input_o\ $end
$var wire 1 L6 \ALT_INV_RESET_BUTTON~input_o\ $end
