// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module pc(	// src/main/scala/npc/pc.scala:6:7
  input         clock,	// src/main/scala/npc/pc.scala:6:7
                reset,	// src/main/scala/npc/pc.scala:6:7
  output [31:0] io_next_pc	// src/main/scala/npc/pc.scala:7:16
);

  reg [31:0] pc;	// src/main/scala/npc/pc.scala:13:21
  always @(posedge clock) begin	// src/main/scala/npc/pc.scala:6:7
    if (reset)	// src/main/scala/npc/pc.scala:6:7
      pc <= 32'h80000000;	// src/main/scala/npc/pc.scala:13:21
    else	// src/main/scala/npc/pc.scala:6:7
      pc <= pc + 32'h4;	// src/main/scala/npc/pc.scala:13:21, :19:18
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/npc/pc.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/npc/pc.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/npc/pc.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/npc/pc.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/npc/pc.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/npc/pc.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/npc/pc.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/npc/pc.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/npc/pc.scala:6:7
        pc = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/npc/pc.scala:6:7, :13:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/npc/pc.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/npc/pc.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_next_pc = pc;	// src/main/scala/npc/pc.scala:6:7, :13:21
endmodule

module alu(	// src/main/scala/npc/alu.scala:6:7
  input  [31:0] io_op1,	// src/main/scala/npc/alu.scala:7:16
                io_op2,	// src/main/scala/npc/alu.scala:7:16
  input  [11:0] io_alu_sel,	// src/main/scala/npc/alu.scala:7:16
  output [31:0] io_rsl	// src/main/scala/npc/alu.scala:7:16
);

  wire [62:0] umovl = {31'h0, io_op1} << io_op2[4:0];	// src/main/scala/npc/alu.scala:18:{24,33}
  wire [31:0] _smovr_T_2 = io_op1 >> io_op2;	// src/main/scala/npc/alu.scala:20:50
  assign io_rsl =
    (io_alu_sel[0] ? io_op1 + io_op2 : 32'h0) | (io_alu_sel[1] ? io_op1 - io_op2 : 32'h0)
    | (io_alu_sel[2] ? umovl[31:0] : 32'h0)
    | (io_alu_sel[3] ? io_op1 >> io_op2[4:0] : 32'h0)
    | (io_alu_sel[4] ? {1'h0, {4{io_op1[31]}}, _smovr_T_2[26:0]} : 32'h0)
    | (io_alu_sel[5] ? {31'h0, io_op1 == 32'h0} : 32'h0)
    | (io_alu_sel[6] ? io_op2 : 32'h0) | (io_alu_sel[7] ? io_op1 & io_op2 : 32'h0)
    | (io_alu_sel[8] ? io_op1 | io_op2 : 32'h0)
    | (io_alu_sel[9] ? io_op1 ^ io_op2 : 32'h0)
    | (io_alu_sel[10] ? {31'h0, io_op1 < io_op2} : 32'h0)
    | (io_alu_sel[11] ? {31'h0, io_op1 == io_op2} : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/npc/alu.scala:6:7, :16:22, :17:22, :18:{24,33}, :19:24, :20:{25,35,50,60}, :21:15, :23:22, :24:21, :25:22, :26:26, :27:26, :29:22
endmodule

module registerfile(	// src/main/scala/npc/registerfile.scala:6:7
  input         clock,	// src/main/scala/npc/registerfile.scala:6:7
                reset,	// src/main/scala/npc/registerfile.scala:6:7
  input  [31:0] io_inst,	// src/main/scala/npc/registerfile.scala:7:16
  output [31:0] io_rd1,	// src/main/scala/npc/registerfile.scala:7:16
                io_rd2	// src/main/scala/npc/registerfile.scala:7:16
);

  reg  [31:0]       FileReg_0;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_1;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_2;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_3;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_4;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_5;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_6;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_7;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_8;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_9;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_10;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_11;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_12;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_13;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_14;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_15;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_16;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_17;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_18;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_19;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_20;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_21;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_22;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_23;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_24;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_25;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_26;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_27;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_28;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_29;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_30;	// src/main/scala/npc/registerfile.scala:20:26
  reg  [31:0]       FileReg_31;	// src/main/scala/npc/registerfile.scala:20:26
  wire [31:0][31:0] _GEN =
    {{FileReg_31},
     {FileReg_30},
     {FileReg_29},
     {FileReg_28},
     {FileReg_27},
     {FileReg_26},
     {FileReg_25},
     {FileReg_24},
     {FileReg_23},
     {FileReg_22},
     {FileReg_21},
     {FileReg_20},
     {FileReg_19},
     {FileReg_18},
     {FileReg_17},
     {FileReg_16},
     {FileReg_15},
     {FileReg_14},
     {FileReg_13},
     {FileReg_12},
     {FileReg_11},
     {FileReg_10},
     {FileReg_9},
     {FileReg_8},
     {FileReg_7},
     {FileReg_6},
     {FileReg_5},
     {FileReg_4},
     {FileReg_3},
     {FileReg_2},
     {FileReg_1},
     {FileReg_0}};	// src/main/scala/npc/registerfile.scala:20:26, :23:12
  always @(posedge clock) begin	// src/main/scala/npc/registerfile.scala:6:7
    if (reset) begin	// src/main/scala/npc/registerfile.scala:6:7
      FileReg_0 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_1 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_2 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_3 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_4 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_5 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_6 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_7 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_8 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_9 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_10 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_11 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_12 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_13 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_14 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_15 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_16 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_17 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_18 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_19 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_20 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_21 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_22 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_23 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_24 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_25 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_26 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_27 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_28 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_29 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_30 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      FileReg_31 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
    end
    else begin	// src/main/scala/npc/registerfile.scala:6:7
      automatic logic [31:0] _GEN_0;	// src/main/scala/npc/registerfile.scala:26:23
      _GEN_0 = _GEN[io_inst[11:7]];	// src/main/scala/npc/registerfile.scala:18:21, :23:12, :26:23
      if (io_inst[11:7] == 5'h0)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_0 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      else	// src/main/scala/npc/registerfile.scala:26:17
        FileReg_0 <= 32'h0;	// src/main/scala/npc/registerfile.scala:20:{26,34}
      if (io_inst[11:7] == 5'h1)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_1 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h2)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_2 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h3)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_3 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h4)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_4 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h5)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_5 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h6)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_6 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h7)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_7 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h8)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_8 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h9)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_9 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'hA)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_10 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'hB)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_11 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'hC)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_12 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'hD)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_13 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'hE)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_14 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'hF)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_15 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h10)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_16 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h11)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_17 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h12)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_18 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h13)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_19 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h14)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_20 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h15)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_21 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h16)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_22 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h17)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_23 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h18)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_24 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h19)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_25 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h1A)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_26 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h1B)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_27 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h1C)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_28 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h1D)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_29 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (io_inst[11:7] == 5'h1E)	// src/main/scala/npc/registerfile.scala:6:7, :18:21, :26:17
        FileReg_30 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
      if (&(io_inst[11:7]))	// src/main/scala/npc/registerfile.scala:18:21, :26:17
        FileReg_31 <= _GEN_0;	// src/main/scala/npc/registerfile.scala:20:26, :26:23
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/npc/registerfile.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/npc/registerfile.scala:6:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/npc/registerfile.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/npc/registerfile.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/npc/registerfile.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/npc/registerfile.scala:6:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/npc/registerfile.scala:6:7
        end	// src/main/scala/npc/registerfile.scala:6:7
        FileReg_0 = _RANDOM[5'h0];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_1 = _RANDOM[5'h1];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_2 = _RANDOM[5'h2];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_3 = _RANDOM[5'h3];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_4 = _RANDOM[5'h4];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_5 = _RANDOM[5'h5];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_6 = _RANDOM[5'h6];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_7 = _RANDOM[5'h7];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_8 = _RANDOM[5'h8];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_9 = _RANDOM[5'h9];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_10 = _RANDOM[5'hA];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_11 = _RANDOM[5'hB];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_12 = _RANDOM[5'hC];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_13 = _RANDOM[5'hD];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_14 = _RANDOM[5'hE];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_15 = _RANDOM[5'hF];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_16 = _RANDOM[5'h10];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_17 = _RANDOM[5'h11];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_18 = _RANDOM[5'h12];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_19 = _RANDOM[5'h13];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_20 = _RANDOM[5'h14];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_21 = _RANDOM[5'h15];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_22 = _RANDOM[5'h16];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_23 = _RANDOM[5'h17];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_24 = _RANDOM[5'h18];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_25 = _RANDOM[5'h19];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_26 = _RANDOM[5'h1A];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_27 = _RANDOM[5'h1B];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_28 = _RANDOM[5'h1C];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_29 = _RANDOM[5'h1D];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_30 = _RANDOM[5'h1E];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
        FileReg_31 = _RANDOM[5'h1F];	// src/main/scala/npc/registerfile.scala:6:7, :20:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rd1 = _GEN[io_inst[19:15]];	// src/main/scala/npc/registerfile.scala:6:7, :16:22, :23:12
  assign io_rd2 = _GEN[io_inst[24:20]];	// src/main/scala/npc/registerfile.scala:6:7, :17:22, :23:12, :24:12
endmodule

module controller(	// src/main/scala/npc/controller.scala:6:7
  input  [31:0] io_inst,	// src/main/scala/npc/controller.scala:7:16
  output [11:0] io_alu_sel	// src/main/scala/npc/controller.scala:7:16
);

  assign io_alu_sel = {11'h0, io_inst[6:0] == 7'h13 & io_inst[14:12] == 3'h0};	// src/main/scala/npc/controller.scala:6:7, :28:16, :32:22, :34:28, :42:20, :54:25, :57:{19,30}, :58:20
endmodule

// VCS coverage exclude_file
module mem_1024x32(	// src/main/scala/npc/mem.scala:17:26
  input  [9:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data
);

  reg [31:0] Memory[0:1023];	// src/main/scala/npc/mem.scala:17:26
  reg        _R0_en_d0;	// src/main/scala/npc/mem.scala:17:26
  reg [9:0]  _R0_addr_d0;	// src/main/scala/npc/mem.scala:17:26
  always @(posedge R0_clk) begin	// src/main/scala/npc/mem.scala:17:26
    _R0_en_d0 <= R0_en;	// src/main/scala/npc/mem.scala:17:26
    _R0_addr_d0 <= R0_addr;	// src/main/scala/npc/mem.scala:17:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/npc/mem.scala:17:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/npc/mem.scala:17:26
      reg [31:0] _RANDOM;	// src/main/scala/npc/mem.scala:17:26
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/npc/mem.scala:17:26
    initial begin	// src/main/scala/npc/mem.scala:17:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/npc/mem.scala:17:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/npc/mem.scala:17:26
        for (logic [10:0] i = 11'h0; i < 11'h400; i += 11'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/npc/mem.scala:17:26
          Memory[i[9:0]] = _RANDOM_MEM;	// src/main/scala/npc/mem.scala:17:26
        end	// src/main/scala/npc/mem.scala:17:26
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/npc/mem.scala:17:26
        _RANDOM = {`RANDOM};	// src/main/scala/npc/mem.scala:17:26
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/npc/mem.scala:17:26
        _R0_addr_d0 = _RANDOM[10:1];	// src/main/scala/npc/mem.scala:17:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// src/main/scala/npc/mem.scala:17:26
endmodule

module mem(	// src/main/scala/npc/mem.scala:8:7
  input         clock,	// src/main/scala/npc/mem.scala:8:7
  input  [31:0] io_im_addr,	// src/main/scala/npc/mem.scala:9:16
                io_dm_addr,	// src/main/scala/npc/mem.scala:9:16
  output [31:0] io_im_out	// src/main/scala/npc/mem.scala:9:16
);

  mem_1024x32 mem_ext (	// src/main/scala/npc/mem.scala:17:26
    .R0_addr (io_im_addr[9:0]),	// src/main/scala/npc/mem.scala:26:25
    .R0_en   (1'h1),	// src/main/scala/npc/mem.scala:8:7
    .R0_clk  (clock),
    .R0_data (io_im_out)
  );
endmodule

module top(	// src/main/scala/npc/top.scala:8:7
  input         clock,	// src/main/scala/npc/top.scala:8:7
                reset,	// src/main/scala/npc/top.scala:8:7
  output [31:0] io_ret	// src/main/scala/npc/top.scala:9:15
);

  wire [31:0] _Mem_io_im_out;	// src/main/scala/npc/top.scala:18:21
  wire [11:0] _Controller_io_alu_sel;	// src/main/scala/npc/top.scala:16:28
  wire [31:0] _RegisterFile_io_rd1;	// src/main/scala/npc/top.scala:15:30
  wire [31:0] _RegisterFile_io_rd2;	// src/main/scala/npc/top.scala:15:30
  wire [31:0] _Alu_io_rsl;	// src/main/scala/npc/top.scala:14:21
  wire [31:0] _Pc_io_next_pc;	// src/main/scala/npc/top.scala:13:20
  pc Pc (	// src/main/scala/npc/top.scala:13:20
    .clock      (clock),
    .reset      (reset),
    .io_next_pc (_Pc_io_next_pc)
  );
  alu Alu (	// src/main/scala/npc/top.scala:14:21
    .io_op1     (_RegisterFile_io_rd1),	// src/main/scala/npc/top.scala:15:30
    .io_op2     (_RegisterFile_io_rd2),	// src/main/scala/npc/top.scala:15:30
    .io_alu_sel (_Controller_io_alu_sel),	// src/main/scala/npc/top.scala:16:28
    .io_rsl     (_Alu_io_rsl)
  );
  registerfile RegisterFile (	// src/main/scala/npc/top.scala:15:30
    .clock   (clock),
    .reset   (reset),
    .io_inst (_Mem_io_im_out),	// src/main/scala/npc/top.scala:18:21
    .io_rd1  (_RegisterFile_io_rd1),
    .io_rd2  (_RegisterFile_io_rd2)
  );
  controller Controller (	// src/main/scala/npc/top.scala:16:28
    .io_inst    (_Mem_io_im_out),	// src/main/scala/npc/top.scala:18:21
    .io_alu_sel (_Controller_io_alu_sel)
  );
  mem Mem (	// src/main/scala/npc/top.scala:18:21
    .clock      (clock),
    .io_im_addr (_Pc_io_next_pc),	// src/main/scala/npc/top.scala:13:20
    .io_dm_addr (_Alu_io_rsl),	// src/main/scala/npc/top.scala:14:21
    .io_im_out  (_Mem_io_im_out)
  );
  assign io_ret = _Alu_io_rsl;	// src/main/scala/npc/top.scala:8:7, :14:21
endmodule


// ----- 8< ----- FILE "mem_1024x32_init.sv" ----- 8< -----

// Generated by CIRCT firtool-1.62.0
module mem_1024x32_init();	// src/main/scala/npc/mem.scala:17:26
  initial	// src/main/scala/npc/mem.scala:17:26
    $readmemh("mem.hex", mem_1024x32.Memory);	// src/main/scala/npc/mem.scala:17:26
endmodule

bind mem_1024x32 mem_1024x32_init mem_1024x32_init ();
