

================================================================
== Vivado HLS Report for 'conv1_p'
================================================================
* Date:           Fri Dec 21 00:08:58 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub_1x1+3x3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2838236|  2838236|  2838236|  2838236|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                     |      659|      659|        13|          1|          1|    648|    yes   |
        |- Loop 2                     |    24577|    24577|         3|          1|          1|  24576|    yes   |
        |- Loop 3                     |  2763840|  2763840|     86370|          -|          -|     32|    no    |
        | + Loop 3.1                  |    86368|    86368|      2699|          -|          -|     32|    no    |
        |  ++ Loop 3.1.1              |     2697|     2697|       899|          -|          -|      3|    no    |
        |   +++ Loop 3.1.1.1          |      897|      897|       299|          -|          -|      3|    no    |
        |    ++++ Loop 3.1.1.1.1      |      297|      297|        99|          -|          -|      3|    no    |
        |     +++++ Loop 3.1.1.1.1.1  |       97|       97|         4|          -|          -|     24|    no    |
        |- Loop 4                     |    49153|    49153|         4|          2|          1|  24576|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 33
* Pipeline: 3
  Pipeline-0: II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
  Pipeline-1: II = 1, D = 3, States = { 16 17 18 }
  Pipeline-2: II = 2, D = 4, States = { 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	19  / (exitcond_flatten20)
	17  / (!exitcond_flatten20)
17 --> 
	18  / true
18 --> 
	16  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond50)
	29  / (exitcond50)
21 --> 
	22  / (!exitcond51)
	20  / (exitcond51)
22 --> 
	23  / (!exitcond53)
	21  / (exitcond53)
23 --> 
	24  / (!exitcond54)
	22  / (exitcond54)
24 --> 
	25  / (!exitcond55)
	23  / (exitcond55)
25 --> 
	26  / true
26 --> 
	27  / (!exitcond56)
	24  / (exitcond56)
27 --> 
	28  / true
28 --> 
	25  / true
29 --> 
	33  / (exitcond_flatten22)
	30  / (!exitcond_flatten22)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	29  / true
33 --> 
* FSM state operations: 

 <State 1>: 6.51ns
ST_1: StgValue_34 (6)  [1/1] 0.00ns
.preheader100.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 648, [19 x i8]* @p_str47, [6 x i8]* @p_str46, [1 x i8]* @p_str44, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str44)

ST_1: conv1_weight_V3_read (7)  [1/1] 0.00ns
.preheader100.preheader:1  %conv1_weight_V3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv1_weight_V3)

ST_1: weight_temp_V (8)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:32
.preheader100.preheader:2  %weight_temp_V = alloca [648 x i8], align 1

ST_1: weight_temp_V_addr (9)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:32
.preheader100.preheader:3  %weight_temp_V_addr = getelementptr [648 x i8]* %weight_temp_V, i32 0, i32 0

ST_1: StgValue_38 (10)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:32
.preheader100.preheader:4  store i8 0, i8* %weight_temp_V_addr, align 1

ST_1: StgValue_39 (11)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader100.preheader:5  br label %.preheader94


 <State 2>: 5.95ns
ST_2: indvar_flatten14 (13)  [1/1] 0.00ns
.preheader94:0  %indvar_flatten14 = phi i10 [ 0, %.preheader100.preheader ], [ %indvar_flatten_next2, %.preheader97 ]

ST_2: i (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader94:1  %i = phi i5 [ 0, %.preheader100.preheader ], [ %i_cast_mid2_v, %.preheader97 ]

ST_2: indvar_flatten13 (15)  [1/1] 0.00ns
.preheader94:2  %indvar_flatten13 = phi i6 [ 0, %.preheader100.preheader ], [ %indvar_flatten_next1, %.preheader97 ]

ST_2: j (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader94:3  %j = phi i2 [ 0, %.preheader100.preheader ], [ %j_cast_mid2, %.preheader97 ]

ST_2: indvar_flatten (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader94:4  %indvar_flatten = phi i4 [ 0, %.preheader100.preheader ], [ %indvar_flatten_next, %.preheader97 ]

ST_2: k (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44
.preheader94:5  %k = phi i2 [ 0, %.preheader100.preheader ], [ %k_cast_mid2, %.preheader97 ]

ST_2: p (19)  [1/1] 0.00ns
.preheader94:6  %p = phi i2 [ 0, %.preheader100.preheader ], [ %p_1, %.preheader97 ]

ST_2: exitcond_flatten (20)  [1/1] 3.02ns
.preheader94:7  %exitcond_flatten = icmp eq i10 %indvar_flatten14, -376

ST_2: indvar_flatten_next2 (21)  [1/1] 2.32ns
.preheader94:8  %indvar_flatten_next2 = add i10 %indvar_flatten14, 1

ST_2: StgValue_49 (22)  [1/1] 0.00ns
.preheader94:9  br i1 %exitcond_flatten, label %.preheader91.preheader, label %.preheader97

ST_2: exitcond_flatten18 (26)  [1/1] 3.88ns
.preheader97:2  %exitcond_flatten18 = icmp eq i6 %indvar_flatten13, 27

ST_2: indvar_flatten13_op (75)  [1/1] 2.31ns
.preheader97:51  %indvar_flatten13_op = add i6 1, %indvar_flatten13

ST_2: indvar_flatten_next1 (76)  [1/1] 2.07ns
.preheader97:52  %indvar_flatten_next1 = select i1 %exitcond_flatten18, i6 1, i6 %indvar_flatten13_op


 <State 3>: 7.24ns
ST_3: i_6 (24)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader97:0  %i_6 = add i5 1, %i

ST_3: j_mid (27)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader97:3  %j_mid = select i1 %exitcond_flatten18, i2 0, i2 %j

ST_3: i_cast_mid2_v (28)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader97:4  %i_cast_mid2_v = select i1 %exitcond_flatten18, i5 %i_6, i5 %i

ST_3: not_exitcond_flatten (34)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:10  %not_exitcond_flatten = xor i1 %exitcond_flatten18, true

ST_3: exitcond_flatten19 (37)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:13  %exitcond_flatten19 = icmp eq i4 %indvar_flatten, -7

ST_3: exitcond_flatten_mid (38)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:14  %exitcond_flatten_mid = and i1 %exitcond_flatten19, %not_exitcond_flatten

ST_3: j_6 (39)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader97:15  %j_6 = add i2 1, %j_mid

ST_3: tmp_449 (40)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:16  %tmp_449 = or i1 %exitcond_flatten_mid, %exitcond_flatten18

ST_3: j_cast_mid2 (42)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader97:18  %j_cast_mid2 = select i1 %exitcond_flatten_mid, i2 %j_6, i2 %j_mid

ST_3: indvar_flatten_op (73)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:49  %indvar_flatten_op = add i4 1, %indvar_flatten


 <State 4>: 8.42ns
ST_4: i_cast_mid2_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader97:5  %i_cast_mid2_cast = zext i5 %i_cast_mid2_v to i8

ST_4: tmp (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader97:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_cast_mid2_v, i2 0)

ST_4: p_shl2_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:7  %p_shl2_cast = zext i7 %tmp to i8

ST_4: tmp_448 (32)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:8  %tmp_448 = sub i8 %p_shl2_cast, %i_cast_mid2_cast

ST_4: tmp_586_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:9  %tmp_586_cast = sext i8 %tmp_448 to i9

ST_4: exitcond (35)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:11  %exitcond = icmp eq i2 %p, -1

ST_4: exitcond73_mid (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45 (grouped into LUT with out node exitcond73_mid1)
.preheader97:12  %exitcond73_mid = and i1 %exitcond, %not_exitcond_flatten

ST_4: k_mid (41)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:17  %k_mid = select i1 %tmp_449, i2 0, i2 %k

ST_4: j_cast_mid2_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader97:19  %j_cast_mid2_cast = zext i2 %j_cast_mid2 to i9

ST_4: tmp_450 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:20  %tmp_450 = add i9 %j_cast_mid2_cast, %tmp_586_cast

ST_4: tmp_588_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:21  %tmp_588_cast = sext i9 %tmp_450 to i32

ST_4: tmp_524 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:22  %tmp_524 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_450, i2 0)

ST_4: p_shl1 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:23  %p_shl1 = sext i11 %tmp_524 to i32

ST_4: tmp_451 (48)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:24  %tmp_451 = sub i32 %p_shl1, %tmp_588_cast

ST_4: exitcond_flatten_not (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45 (grouped into LUT with out node exitcond73_mid1)
.preheader97:25  %exitcond_flatten_not = xor i1 %exitcond_flatten19, true

ST_4: not_exitcond_flatten_4 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45 (grouped into LUT with out node exitcond73_mid1)
.preheader97:26  %not_exitcond_flatten_4 = or i1 %exitcond_flatten18, %exitcond_flatten_not

ST_4: exitcond73_mid1 (51)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45 (out node of the LUT)
.preheader97:27  %exitcond73_mid1 = and i1 %exitcond73_mid, %not_exitcond_flatten_4

ST_4: k_5 (52)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:44
.preheader97:28  %k_5 = add i2 1, %k_mid

ST_4: tmp_452 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45 (grouped into LUT with out node p_mid2)
.preheader97:29  %tmp_452 = or i1 %exitcond73_mid1, %exitcond_flatten_mid

ST_4: tmp_525 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45 (grouped into LUT with out node p_mid2)
.preheader97:30  %tmp_525 = or i1 %tmp_452, %exitcond_flatten18

ST_4: p_mid2 (55)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45 (out node of the LUT)
.preheader97:31  %p_mid2 = select i1 %tmp_525, i2 0, i2 %p

ST_4: k_cast_mid2 (56)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:44
.preheader97:32  %k_cast_mid2 = select i1 %exitcond73_mid1, i2 %k_5, i2 %k_mid

ST_4: k_cast_mid2_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44
.preheader97:33  %k_cast_mid2_cast = zext i2 %k_cast_mid2 to i32

ST_4: tmp_453 (58)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:34  %tmp_453 = add i32 %k_cast_mid2_cast, %tmp_451

ST_4: p_1 (72)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:48  %p_1 = add i2 1, %p_mid2

ST_4: indvar_flatten_next (74)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:50  %indvar_flatten_next = select i1 %tmp_449, i4 1, i4 %indvar_flatten_op


 <State 5>: 6.83ns
ST_5: tmp_526 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:35  %tmp_526 = shl i32 %tmp_453, 2

ST_5: tmp_454 (60)  [1/1] 1.97ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:36  %tmp_454 = sub i32 %tmp_526, %tmp_453

ST_5: p_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:37  %p_cast = zext i2 %p_mid2 to i32

ST_5: tmp_455 (62)  [1/1] 1.97ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:38  %tmp_455 = add i32 %p_cast, %tmp_454

ST_5: sum (63)  [1/1] 2.90ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:39  %sum = add i32 %tmp_455, %conv1_weight_V3_read

ST_5: weight_V_addr (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:40  %weight_V_addr = getelementptr i8* %weight_V, i32 %sum


 <State 6>: 8.75ns
ST_6: weight_V_load_req (68)  [7/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 7>: 8.75ns
ST_7: weight_V_load_req (68)  [6/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 8>: 8.75ns
ST_8: weight_V_load_req (68)  [5/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 9>: 8.75ns
ST_9: weight_V_load_req (68)  [4/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 10>: 8.75ns
ST_10: weight_V_load_req (68)  [3/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 11>: 8.75ns
ST_11: weight_V_load_req (68)  [2/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 12>: 8.75ns
ST_12: weight_V_load_req (68)  [1/7] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:44  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)


 <State 13>: 8.75ns
ST_13: weight_V_addr_read (69)  [1/1] 8.75ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:45  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)


 <State 14>: 3.25ns
ST_14: empty (25)  [1/1] 0.00ns
.preheader97:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 648, i64 648, i64 648)

ST_14: weight_temp_V_addr_1 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:41  %weight_temp_V_addr_1 = getelementptr [648 x i8]* %weight_temp_V, i32 0, i32 %tmp_455

ST_14: tmp_57 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:42  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_14: StgValue_106 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:46
.preheader97:43  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_107 (70)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:47
.preheader97:46  store i8 %weight_V_addr_read, i8* %weight_temp_V_addr_1, align 1

ST_14: empty_138 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:48
.preheader97:47  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_57)

ST_14: StgValue_109 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader97:53  br label %.preheader94


 <State 15>: 1.59ns
ST_15: StgValue_110 (79)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:54
.preheader91.preheader:0  br label %.preheader91


 <State 16>: 8.02ns
ST_16: indvar_flatten15 (81)  [1/1] 0.00ns
.preheader91:0  %indvar_flatten15 = phi i15 [ %indvar_flatten_next2_2, %.preheader93 ], [ 0, %.preheader91.preheader ]

ST_16: i_1 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader91:1  %i_1 = phi i5 [ %i_1_cast_mid2_v, %.preheader93 ], [ 0, %.preheader91.preheader ]

ST_16: indvar_flatten16 (83)  [1/1] 0.00ns
.preheader91:2  %indvar_flatten16 = phi i12 [ %indvar_flatten_next2_1, %.preheader93 ], [ 0, %.preheader91.preheader ]

ST_16: j_1 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:54
.preheader91:3  %j_1 = phi i6 [ %j_1_cast_mid2, %.preheader93 ], [ 1, %.preheader91.preheader ]

ST_16: k_1 (85)  [1/1] 0.00ns
.preheader91:4  %k_1 = phi i6 [ %k_4, %.preheader93 ], [ 1, %.preheader91.preheader ]

ST_16: exitcond_flatten20 (86)  [1/1] 3.02ns
.preheader91:5  %exitcond_flatten20 = icmp eq i15 %indvar_flatten15, -8192

ST_16: indvar_flatten_next2_2 (87)  [1/1] 2.35ns
.preheader91:6  %indvar_flatten_next2_2 = add i15 %indvar_flatten15, 1

ST_16: StgValue_118 (88)  [1/1] 0.00ns
.preheader91:7  br i1 %exitcond_flatten20, label %.preheader90.preheader, label %.preheader93

ST_16: exitcond_flatten21 (92)  [1/1] 2.94ns
.preheader93:2  %exitcond_flatten21 = icmp eq i12 %indvar_flatten16, 1024

ST_16: not_exitcond_flatten_1 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55 (grouped into LUT with out node exitcond70_mid)
.preheader93:11  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten21, true

ST_16: exitcond49 (102)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader93:12  %exitcond49 = icmp eq i6 %k_1, -31

ST_16: exitcond70_mid (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:55 (out node of the LUT)
.preheader93:13  %exitcond70_mid = and i1 %exitcond49, %not_exitcond_flatten_1

ST_16: tmp_459 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55 (grouped into LUT with out node k_1_mid2)
.preheader93:15  %tmp_459 = or i1 %exitcond70_mid, %exitcond_flatten21

ST_16: k_1_mid2 (106)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:55 (out node of the LUT)
.preheader93:16  %k_1_mid2 = select i1 %tmp_459, i6 1, i6 %k_1

ST_16: indvar_flatten44_op (125)  [1/1] 2.33ns
.preheader93:35  %indvar_flatten44_op = add i12 %indvar_flatten16, 1

ST_16: indvar_flatten_next2_1 (126)  [1/1] 2.07ns
.preheader93:36  %indvar_flatten_next2_1 = select i1 %exitcond_flatten21, i12 1, i12 %indvar_flatten44_op


 <State 17>: 8.33ns
ST_17: i_7 (90)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader93:0  %i_7 = add i5 %i_1, 1

ST_17: j_1_mid (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:54
.preheader93:3  %j_1_mid = select i1 %exitcond_flatten21, i6 1, i6 %j_1

ST_17: i_1_cast_mid2_v (94)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader93:4  %i_1_cast_mid2_v = select i1 %exitcond_flatten21, i5 %i_7, i5 %i_1

ST_17: i_1_cast_mid2 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader93:5  %i_1_cast_mid2 = zext i5 %i_1_cast_mid2_v to i32

ST_17: tmp_456 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader93:6  %tmp_456 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_1_cast_mid2_v, i5 0)

ST_17: p_shl5_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader93:7  %p_shl5_cast = zext i10 %tmp_456 to i11

ST_17: tmp_457 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:53
.preheader93:8  %tmp_457 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1_cast_mid2_v, i1 false)

ST_17: p_shl6_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:9  %p_shl6_cast = zext i6 %tmp_457 to i11

ST_17: tmp_458 (100)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:10  %tmp_458 = add i11 %p_shl5_cast, %p_shl6_cast

ST_17: j_7 (104)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:54
.preheader93:14  %j_7 = add i6 %j_1_mid, 1

ST_17: j_1_cast_mid2 (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:54
.preheader93:17  %j_1_cast_mid2 = select i1 %exitcond70_mid, i6 %j_7, i6 %j_1_mid

ST_17: j_1_cast_mid2_cast (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:54
.preheader93:18  %j_1_cast_mid2_cast = zext i6 %j_1_cast_mid2 to i11

ST_17: tmp_460 (109)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:19  %tmp_460 = add i11 %j_1_cast_mid2_cast, %tmp_458

ST_17: bias_V_addr (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:30  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %i_1_cast_mid2

ST_17: bias_V_load (121)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:31  %bias_V_load = load i8* %bias_V_addr, align 1

ST_17: k_4 (124)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader93:34  %k_4 = add i6 %k_1_mid2, 1


 <State 18>: 7.16ns
ST_18: empty_139 (91)  [1/1] 0.00ns
.preheader93:1  %empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

ST_18: p_shl3_cast (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:20  %p_shl3_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_460, i5 0)

ST_18: tmp_527 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:21  %tmp_527 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_460, i1 false)

ST_18: p_shl4_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:22  %p_shl4_cast = zext i12 %tmp_527 to i16

ST_18: tmp_461 (113)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:23  %tmp_461 = add i16 %p_shl3_cast, %p_shl4_cast

ST_18: k_1_cast_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:24  %k_1_cast_cast = zext i6 %k_1_mid2 to i16

ST_18: tmp_462 (115)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:25  %tmp_462 = add i16 %k_1_cast_cast, %tmp_461

ST_18: tmp_606_cast (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:26  %tmp_606_cast = zext i16 %tmp_462 to i32

ST_18: output_V_addr (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:27  %output_V_addr = getelementptr [27744 x i8]* %output_V, i32 0, i32 %tmp_606_cast

ST_18: tmp_56 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader93:28  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

ST_18: StgValue_153 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:56
.preheader93:29  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_18: bias_V_load (121)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:31  %bias_V_load = load i8* %bias_V_addr, align 1

ST_18: StgValue_155 (122)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:57
.preheader93:32  store i8 %bias_V_load, i8* %output_V_addr, align 1

ST_18: empty_140 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:58
.preheader93:33  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_56)

ST_18: StgValue_157 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:55
.preheader93:37  br label %.preheader91


 <State 19>: 1.59ns
ST_19: StgValue_158 (129)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:61
.preheader90.preheader:0  br label %.preheader90


 <State 20>: 5.95ns
ST_20: h (131)  [1/1] 0.00ns
.preheader90:0  %h = phi i6 [ %h_34, %2 ], [ 1, %.preheader90.preheader ]

ST_20: h_cast_cast (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:61
.preheader90:1  %h_cast_cast = zext i6 %h to i11

ST_20: exitcond50 (133)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:61
.preheader90:2  %exitcond50 = icmp eq i6 %h, -31

ST_20: empty_141 (134)  [1/1] 0.00ns
.preheader90:3  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_20: StgValue_163 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:61
.preheader90:4  br i1 %exitcond50, label %.preheader.preheader, label %.preheader89.preheader

ST_20: StgValue_164 (137)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:62
.preheader89.preheader:0  br label %.preheader89

ST_20: StgValue_165 (252)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:0  br label %.preheader


 <State 21>: 5.95ns
ST_21: w (139)  [1/1] 0.00ns
.preheader89:0  %w = phi i6 [ %w_44, %1 ], [ 1, %.preheader89.preheader ]

ST_21: w_cast_cast (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
.preheader89:1  %w_cast_cast = zext i6 %w to i16

ST_21: exitcond51 (141)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:62
.preheader89:2  %exitcond51 = icmp eq i6 %w, -31

ST_21: empty_142 (142)  [1/1] 0.00ns
.preheader89:3  %empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_21: StgValue_170 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
.preheader89:4  br i1 %exitcond51, label %2, label %.preheader88.preheader

ST_21: StgValue_171 (145)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader88.preheader:0  br label %.preheader88

ST_21: h_34 (249)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:61
:0  %h_34 = add i6 %h, 1

ST_21: StgValue_173 (250)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:61
:1  br label %.preheader90


 <State 22>: 4.49ns
ST_22: m (147)  [1/1] 0.00ns
.preheader88:0  %m = phi i2 [ %m_7, %.preheader88.loopexit ], [ 0, %.preheader88.preheader ]

ST_22: m_cast9 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader88:1  %m_cast9 = zext i2 %m to i32

ST_22: exitcond53 (149)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader88:2  %exitcond53 = icmp eq i2 %m, -1

ST_22: empty_143 (150)  [1/1] 0.00ns
.preheader88:3  %empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_22: m_7 (151)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader88:4  %m_7 = add i2 %m, 1

ST_22: StgValue_179 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:63
.preheader88:5  br i1 %exitcond53, label %1, label %.preheader87.preheader

ST_22: tmp1 (154)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader87.preheader:0  %tmp1 = add i2 %m, -1

ST_22: tmp1_cast (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader87.preheader:1  %tmp1_cast = sext i2 %tmp1 to i6

ST_22: tmp_s (156)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader87.preheader:2  %tmp_s = add i6 %h, %tmp1_cast

ST_22: tmp_cast_cast (157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:64
.preheader87.preheader:3  %tmp_cast_cast = zext i6 %tmp_s to i8

ST_22: StgValue_184 (158)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:64
.preheader87.preheader:4  br label %.preheader87

ST_22: w_44 (246)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:62
:0  %w_44 = add i6 %w, 1

ST_22: StgValue_186 (247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:62
:1  br label %.preheader89


 <State 23>: 4.49ns
ST_23: n (160)  [1/1] 0.00ns
.preheader87:0  %n = phi i2 [ 0, %.preheader87.preheader ], [ %n_7, %.preheader87.loopexit ]

ST_23: n_cast8_cast (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:64
.preheader87:1  %n_cast8_cast = zext i2 %n to i11

ST_23: exitcond54 (162)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:64
.preheader87:2  %exitcond54 = icmp eq i2 %n, -1

ST_23: empty_144 (163)  [1/1] 0.00ns
.preheader87:3  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_23: n_7 (164)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:64
.preheader87:4  %n_7 = add i2 %n, 1

ST_23: StgValue_192 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:64
.preheader87:5  br i1 %exitcond54, label %.preheader88.loopexit, label %.preheader86.preheader

ST_23: tmp2 (167)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86.preheader:0  %tmp2 = add i2 %n, -1

ST_23: tmp2_cast (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86.preheader:1  %tmp2_cast = sext i2 %tmp2 to i6

ST_23: tmp_27 (169)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86.preheader:2  %tmp_27 = add i6 %w, %tmp2_cast

ST_23: tmp_27_cast_cast (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86.preheader:3  %tmp_27_cast_cast = zext i6 %tmp_27 to i13

ST_23: StgValue_197 (171)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86.preheader:4  br label %.preheader86

ST_23: StgValue_198 (244)  [1/1] 0.00ns
.preheader88.loopexit:0  br label %.preheader88


 <State 24>: 7.48ns
ST_24: ci (173)  [1/1] 0.00ns
.preheader86:0  %ci = phi i2 [ 0, %.preheader86.preheader ], [ %ci_17, %.preheader86.loopexit ]

ST_24: ci_cast7_cast (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:1  %ci_cast7_cast = zext i2 %ci to i9

ST_24: tmp_470 (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:2  %tmp_470 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

ST_24: p_shl9_cast (176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:3  %p_shl9_cast = zext i7 %tmp_470 to i8

ST_24: tmp_471 (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:4  %tmp_471 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

ST_24: p_shl10_cast (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:5  %p_shl10_cast = zext i3 %tmp_471 to i8

ST_24: tmp_472 (179)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:6  %tmp_472 = add i8 %p_shl9_cast, %p_shl10_cast

ST_24: tmp_473 (180)  [1/1] 1.83ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:7  %tmp_473 = add i8 %tmp_cast_cast, %tmp_472

ST_24: p_shl7_cast (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:8  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_473, i5 0)

ST_24: tmp_530 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:9  %tmp_530 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_473, i1 false)

ST_24: p_shl8_cast (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:10  %p_shl8_cast = zext i9 %tmp_530 to i13

ST_24: tmp_474 (184)  [1/1] 1.91ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:11  %tmp_474 = add i13 %p_shl7_cast, %p_shl8_cast

ST_24: tmp_475 (185)  [1/1] 1.91ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:12  %tmp_475 = add i13 %tmp_27_cast_cast, %tmp_474

ST_24: tmp_623_cast (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:13  %tmp_623_cast = zext i13 %tmp_475 to i32

ST_24: input_V_addr (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader86:14  %input_V_addr = getelementptr [3468 x i8]* %input_V, i32 0, i32 %tmp_623_cast

ST_24: exitcond55 (188)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:15  %exitcond55 = icmp eq i2 %ci, -1

ST_24: empty_145 (189)  [1/1] 0.00ns
.preheader86:16  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_24: ci_17 (190)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:17  %ci_17 = add i2 %ci, 1

ST_24: StgValue_217 (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:65
.preheader86:18  br i1 %exitcond55, label %.preheader87.loopexit, label %.preheader85.preheader

ST_24: StgValue_218 (193)  [1/1] 1.59ns
.preheader85.preheader:0  br label %.preheader85

ST_24: StgValue_219 (242)  [1/1] 0.00ns
.preheader87.loopexit:0  br label %.preheader87


 <State 25>: 8.42ns
ST_25: co (195)  [1/1] 0.00ns
.preheader85:0  %co = phi i5 [ %co_34, %0 ], [ 0, %.preheader85.preheader ]

ST_25: co_cast6_cast (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:1  %co_cast6_cast = zext i5 %co to i8

ST_25: tmp_476 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:2  %tmp_476 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_25: p_shl16_cast (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:3  %p_shl16_cast = zext i10 %tmp_476 to i11

ST_25: tmp_477 (199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:4  %tmp_477 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_25: p_shl17_cast (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:5  %p_shl17_cast = zext i6 %tmp_477 to i11

ST_25: tmp_478 (201)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:6  %tmp_478 = add i11 %p_shl17_cast, %p_shl16_cast

ST_25: tmp_479 (202)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:7  %tmp_479 = add i11 %tmp_478, %h_cast_cast

ST_25: p_shl14_cast (203)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:8  %p_shl14_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_479, i5 0)

ST_25: tmp_531 (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:9  %tmp_531 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_479, i1 false)

ST_25: p_shl15_cast (205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:10  %p_shl15_cast = zext i12 %tmp_531 to i16

ST_25: tmp_480 (206)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:11  %tmp_480 = add i16 %p_shl15_cast, %p_shl14_cast

ST_25: tmp_481 (207)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:12  %tmp_481 = add i16 %tmp_480, %w_cast_cast

ST_25: tmp_631_cast (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:13  %tmp_631_cast = zext i16 %tmp_481 to i32

ST_25: output_V_addr_2 (209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:14  %output_V_addr_2 = getelementptr [27744 x i8]* %output_V, i32 0, i32 %tmp_631_cast

ST_25: tmp_482 (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:15  %tmp_482 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_25: p_shl13_cast (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:16  %p_shl13_cast = zext i7 %tmp_482 to i8

ST_25: tmp_483 (212)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:17  %tmp_483 = sub i8 %p_shl13_cast, %co_cast6_cast

ST_25: tmp_633_cast (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:18  %tmp_633_cast = sext i8 %tmp_483 to i9

ST_25: tmp_484 (214)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:19  %tmp_484 = add i9 %tmp_633_cast, %ci_cast7_cast

ST_25: tmp_634_cast (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:20  %tmp_634_cast = sext i9 %tmp_484 to i32

ST_25: tmp_532 (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:21  %tmp_532 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_484, i2 0)

ST_25: p_shl (217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:22  %p_shl = sext i11 %tmp_532 to i32

ST_25: tmp_485 (218)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:23  %tmp_485 = sub i32 %p_shl, %tmp_634_cast

ST_25: tmp_486 (219)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:24  %tmp_486 = add i32 %tmp_485, %m_cast9

ST_25: tmp_533 (220)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:25  %tmp_533 = trunc i32 %tmp_486 to i11

ST_25: tmp_534 (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:26  %tmp_534 = trunc i32 %tmp_486 to i9

ST_25: exitcond56 (227)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:32  %exitcond56 = icmp eq i5 %co, -8

ST_25: co_34 (229)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:34  %co_34 = add i5 1, %co


 <State 26>: 7.01ns
ST_26: p_shl11_cast (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:27  %p_shl11_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_534, i2 0)

ST_26: tmp_487 (223)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:28  %tmp_487 = sub i11 %p_shl11_cast, %tmp_533

ST_26: tmp_488 (224)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:29  %tmp_488 = add i11 %tmp_487, %n_cast8_cast

ST_26: tmp_640_cast (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:30  %tmp_640_cast = zext i11 %tmp_488 to i32

ST_26: weight_temp_V_addr_2 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:70
.preheader85:31  %weight_temp_V_addr_2 = getelementptr [648 x i8]* %weight_temp_V, i32 0, i32 %tmp_640_cast

ST_26: empty_146 (228)  [1/1] 0.00ns
.preheader85:33  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_26: StgValue_255 (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
.preheader85:35  br i1 %exitcond56, label %.preheader86.loopexit, label %0

ST_26: weight_temp_V_load (232)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:0  %weight_temp_V_load = load i8* %weight_temp_V_addr_2, align 1

ST_26: input_V_load (233)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:1  %input_V_load = load i8* %input_V_addr, align 1

ST_26: output_V_load_1 (235)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:3  %output_V_load_1 = load i8* %output_V_addr_2, align 1

ST_26: StgValue_259 (240)  [1/1] 0.00ns
.preheader86.loopexit:0  br label %.preheader86


 <State 27>: 3.25ns
ST_27: weight_temp_V_load (232)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:0  %weight_temp_V_load = load i8* %weight_temp_V_addr_2, align 1

ST_27: input_V_load (233)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:1  %input_V_load = load i8* %input_V_addr, align 1

ST_27: output_V_load_1 (235)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:3  %output_V_load_1 = load i8* %output_V_addr_2, align 1


 <State 28>: 9.63ns
ST_28: tmp_28 (234)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:70
:2  %tmp_28 = mul i8 %input_V_load, %weight_temp_V_load

ST_28: tmp_29 (236)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:70
:4  %tmp_29 = add i8 %output_V_load_1, %tmp_28

ST_28: StgValue_265 (237)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:70
:5  store i8 %tmp_29, i8* %output_V_addr_2, align 1

ST_28: StgValue_266 (238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:66
:6  br label %.preheader85


 <State 29>: 8.02ns
ST_29: indvar_flatten17 (254)  [1/1] 0.00ns
.preheader:0  %indvar_flatten17 = phi i15 [ %indvar_flatten_next2_4, %._crit_edge101 ], [ 0, %.preheader.preheader ]

ST_29: i_2 (255)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:1  %i_2 = phi i5 [ %i_2_cast5_mid2_v, %._crit_edge101 ], [ 0, %.preheader.preheader ]

ST_29: indvar_flatten18 (256)  [1/1] 0.00ns
.preheader:2  %indvar_flatten18 = phi i12 [ %indvar_flatten_next2_3, %._crit_edge101 ], [ 0, %.preheader.preheader ]

ST_29: j_2 (257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader:3  %j_2 = phi i6 [ %j_2_cast4_mid2, %._crit_edge101 ], [ 1, %.preheader.preheader ]

ST_29: k_2 (258)  [1/1] 0.00ns
.preheader:4  %k_2 = phi i6 [ %k_6, %._crit_edge101 ], [ 1, %.preheader.preheader ]

ST_29: exitcond_flatten22 (259)  [1/1] 3.02ns
.preheader:5  %exitcond_flatten22 = icmp eq i15 %indvar_flatten17, -8192

ST_29: indvar_flatten_next2_4 (260)  [1/1] 2.35ns
.preheader:6  %indvar_flatten_next2_4 = add i15 %indvar_flatten17, 1

ST_29: StgValue_274 (261)  [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten22, label %4, label %.preheader84

ST_29: i_8 (263)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader84:0  %i_8 = add i5 %i_2, 1

ST_29: exitcond_flatten23 (265)  [1/1] 2.94ns
.preheader84:2  %exitcond_flatten23 = icmp eq i12 %indvar_flatten18, 1024

ST_29: j_2_mid (266)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader84:3  %j_2_mid = select i1 %exitcond_flatten23, i6 1, i6 %j_2

ST_29: i_2_cast5_mid2_v (267)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader84:4  %i_2_cast5_mid2_v = select i1 %exitcond_flatten23, i5 %i_8, i5 %i_2

ST_29: not_exitcond_flatten_2 (273)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80 (grouped into LUT with out node exitcond_mid)
.preheader84:10  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten23, true

ST_29: exitcond52 (274)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader84:11  %exitcond52 = icmp eq i6 %k_2, -31

ST_29: exitcond_mid (275)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:80 (out node of the LUT)
.preheader84:12  %exitcond_mid = and i1 %exitcond52, %not_exitcond_flatten_2

ST_29: tmp_466 (277)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80 (grouped into LUT with out node k_2_mid2)
.preheader84:14  %tmp_466 = or i1 %exitcond_mid, %exitcond_flatten23

ST_29: k_2_mid2 (278)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:80 (out node of the LUT)
.preheader84:15  %k_2_mid2 = select i1 %tmp_466, i6 1, i6 %k_2

ST_29: indvar_flatten66_op (301)  [1/1] 2.33ns
._crit_edge101:2  %indvar_flatten66_op = add i12 %indvar_flatten18, 1

ST_29: indvar_flatten_next2_3 (302)  [1/1] 2.07ns
._crit_edge101:3  %indvar_flatten_next2_3 = select i1 %exitcond_flatten23, i12 1, i12 %indvar_flatten66_op


 <State 30>: 6.26ns
ST_30: tmp_463 (268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader84:5  %tmp_463 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_2_cast5_mid2_v, i5 0)

ST_30: p_shl20_cast (269)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader84:6  %p_shl20_cast = zext i10 %tmp_463 to i11

ST_30: tmp_464 (270)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader84:7  %tmp_464 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_2_cast5_mid2_v, i1 false)

ST_30: p_shl21_cast (271)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:8  %p_shl21_cast = zext i6 %tmp_464 to i11

ST_30: tmp_465 (272)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:9  %tmp_465 = add i11 %p_shl20_cast, %p_shl21_cast

ST_30: j_8 (276)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader84:13  %j_8 = add i6 %j_2_mid, 1

ST_30: j_2_cast4_mid2 (279)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader84:16  %j_2_cast4_mid2 = select i1 %exitcond_mid, i6 %j_8, i6 %j_2_mid

ST_30: j_2_cast4_mid2_cast (280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader84:17  %j_2_cast4_mid2_cast = zext i6 %j_2_cast4_mid2 to i11

ST_30: tmp_467 (281)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:18  %tmp_467 = add i11 %j_2_cast4_mid2_cast, %tmp_465

ST_30: tmp_58 (290)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader84:27  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_30: empty_147 (299)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
._crit_edge101:0  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_58)

ST_30: k_6 (300)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:80
._crit_edge101:1  %k_6 = add i6 %k_2_mid2, 1

ST_30: StgValue_298 (303)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
._crit_edge101:4  br label %.preheader


 <State 31>: 7.16ns
ST_31: p_shl18_cast (282)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:19  %p_shl18_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_467, i5 0)

ST_31: tmp_528 (283)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:20  %tmp_528 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_467, i1 false)

ST_31: p_shl19_cast (284)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:21  %p_shl19_cast = zext i12 %tmp_528 to i16

ST_31: tmp_468 (285)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:22  %tmp_468 = add i16 %p_shl18_cast, %p_shl19_cast

ST_31: k_2_cast3_cast (286)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:23  %k_2_cast3_cast = zext i6 %k_2_mid2 to i16

ST_31: tmp_469 (287)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:24  %tmp_469 = add i16 %k_2_cast3_cast, %tmp_468

ST_31: tmp_615_cast (288)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:25  %tmp_615_cast = zext i16 %tmp_469 to i32

ST_31: output_V_addr_1 (289)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:26  %output_V_addr_1 = getelementptr [27744 x i8]* %output_V, i32 0, i32 %tmp_615_cast

ST_31: output_V_load (292)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:29  %output_V_load = load i8* %output_V_addr_1, align 1


 <State 32>: 3.25ns
ST_32: empty_148 (264)  [1/1] 0.00ns
.preheader84:1  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

ST_32: StgValue_309 (291)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader84:28  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_32: output_V_load (292)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:29  %output_V_load = load i8* %output_V_addr_1, align 1

ST_32: tmp_529 (293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:30  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %output_V_load, i32 7)

ST_32: StgValue_312 (294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader84:31  br i1 %tmp_529, label %3, label %._crit_edge101

ST_32: StgValue_313 (296)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:83
:0  store i8 0, i8* %output_V_addr_1, align 1

ST_32: StgValue_314 (297)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:1  br label %._crit_edge101


 <State 33>: 0.00ns
ST_33: StgValue_315 (305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv1_weight_V3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_34            (specinterface    ) [ 0000000000000000000000000000000000]
conv1_weight_V3_read   (read             ) [ 0011111111111110000000000000000000]
weight_temp_V          (alloca           ) [ 0011111111111111111111111111100000]
weight_temp_V_addr     (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_38            (store            ) [ 0000000000000000000000000000000000]
StgValue_39            (br               ) [ 0111111111111110000000000000000000]
indvar_flatten14       (phi              ) [ 0010000000000000000000000000000000]
i                      (phi              ) [ 0011000000000000000000000000000000]
indvar_flatten13       (phi              ) [ 0010000000000000000000000000000000]
j                      (phi              ) [ 0011000000000000000000000000000000]
indvar_flatten         (phi              ) [ 0011000000000000000000000000000000]
k                      (phi              ) [ 0011100000000000000000000000000000]
p                      (phi              ) [ 0011100000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 0011111111111110000000000000000000]
indvar_flatten_next2   (add              ) [ 0111111111111110000000000000000000]
StgValue_49            (br               ) [ 0000000000000000000000000000000000]
exitcond_flatten18     (icmp             ) [ 0011100000000000000000000000000000]
indvar_flatten13_op    (add              ) [ 0000000000000000000000000000000000]
indvar_flatten_next1   (select           ) [ 0111111111111110000000000000000000]
i_6                    (add              ) [ 0000000000000000000000000000000000]
j_mid                  (select           ) [ 0000000000000000000000000000000000]
i_cast_mid2_v          (select           ) [ 0110111111111110000000000000000000]
not_exitcond_flatten   (xor              ) [ 0010100000000000000000000000000000]
exitcond_flatten19     (icmp             ) [ 0010100000000000000000000000000000]
exitcond_flatten_mid   (and              ) [ 0010100000000000000000000000000000]
j_6                    (add              ) [ 0000000000000000000000000000000000]
tmp_449                (or               ) [ 0010100000000000000000000000000000]
j_cast_mid2            (select           ) [ 0110111111111110000000000000000000]
indvar_flatten_op      (add              ) [ 0010100000000000000000000000000000]
i_cast_mid2_cast       (zext             ) [ 0000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl2_cast            (zext             ) [ 0000000000000000000000000000000000]
tmp_448                (sub              ) [ 0000000000000000000000000000000000]
tmp_586_cast           (sext             ) [ 0000000000000000000000000000000000]
exitcond               (icmp             ) [ 0000000000000000000000000000000000]
exitcond73_mid         (and              ) [ 0000000000000000000000000000000000]
k_mid                  (select           ) [ 0000000000000000000000000000000000]
j_cast_mid2_cast       (zext             ) [ 0000000000000000000000000000000000]
tmp_450                (add              ) [ 0000000000000000000000000000000000]
tmp_588_cast           (sext             ) [ 0000000000000000000000000000000000]
tmp_524                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl1                 (sext             ) [ 0000000000000000000000000000000000]
tmp_451                (sub              ) [ 0000000000000000000000000000000000]
exitcond_flatten_not   (xor              ) [ 0000000000000000000000000000000000]
not_exitcond_flatten_4 (or               ) [ 0000000000000000000000000000000000]
exitcond73_mid1        (and              ) [ 0000000000000000000000000000000000]
k_5                    (add              ) [ 0000000000000000000000000000000000]
tmp_452                (or               ) [ 0000000000000000000000000000000000]
tmp_525                (or               ) [ 0000000000000000000000000000000000]
p_mid2                 (select           ) [ 0010010000000000000000000000000000]
k_cast_mid2            (select           ) [ 0110011111111110000000000000000000]
k_cast_mid2_cast       (zext             ) [ 0000000000000000000000000000000000]
tmp_453                (add              ) [ 0010010000000000000000000000000000]
p_1                    (add              ) [ 0110011111111110000000000000000000]
indvar_flatten_next    (select           ) [ 0110011111111110000000000000000000]
tmp_526                (shl              ) [ 0000000000000000000000000000000000]
tmp_454                (sub              ) [ 0000000000000000000000000000000000]
p_cast                 (zext             ) [ 0000000000000000000000000000000000]
tmp_455                (add              ) [ 0010001111111110000000000000000000]
sum                    (add              ) [ 0000000000000000000000000000000000]
weight_V_addr          (getelementptr    ) [ 0010001111111100000000000000000000]
weight_V_load_req      (readreq          ) [ 0000000000000000000000000000000000]
weight_V_addr_read     (read             ) [ 0010000000000010000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000]
weight_temp_V_addr_1   (getelementptr    ) [ 0000000000000000000000000000000000]
tmp_57                 (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_106           (specpipeline     ) [ 0000000000000000000000000000000000]
StgValue_107           (store            ) [ 0000000000000000000000000000000000]
empty_138              (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_109           (br               ) [ 0111111111111110000000000000000000]
StgValue_110           (br               ) [ 0000000000000001111000000000000000]
indvar_flatten15       (phi              ) [ 0000000000000000100000000000000000]
i_1                    (phi              ) [ 0000000000000000110000000000000000]
indvar_flatten16       (phi              ) [ 0000000000000000100000000000000000]
j_1                    (phi              ) [ 0000000000000000110000000000000000]
k_1                    (phi              ) [ 0000000000000000100000000000000000]
exitcond_flatten20     (icmp             ) [ 0000000000000000111000000000000000]
indvar_flatten_next2_2 (add              ) [ 0000000000000001111000000000000000]
StgValue_118           (br               ) [ 0000000000000000000000000000000000]
exitcond_flatten21     (icmp             ) [ 0000000000000000110000000000000000]
not_exitcond_flatten_1 (xor              ) [ 0000000000000000000000000000000000]
exitcond49             (icmp             ) [ 0000000000000000000000000000000000]
exitcond70_mid         (and              ) [ 0000000000000000110000000000000000]
tmp_459                (or               ) [ 0000000000000000000000000000000000]
k_1_mid2               (select           ) [ 0000000000000000111000000000000000]
indvar_flatten44_op    (add              ) [ 0000000000000000000000000000000000]
indvar_flatten_next2_1 (select           ) [ 0000000000000001111000000000000000]
i_7                    (add              ) [ 0000000000000000000000000000000000]
j_1_mid                (select           ) [ 0000000000000000000000000000000000]
i_1_cast_mid2_v        (select           ) [ 0000000000000001101000000000000000]
i_1_cast_mid2          (zext             ) [ 0000000000000000000000000000000000]
tmp_456                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl5_cast            (zext             ) [ 0000000000000000000000000000000000]
tmp_457                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl6_cast            (zext             ) [ 0000000000000000000000000000000000]
tmp_458                (add              ) [ 0000000000000000000000000000000000]
j_7                    (add              ) [ 0000000000000000000000000000000000]
j_1_cast_mid2          (select           ) [ 0000000000000001101000000000000000]
j_1_cast_mid2_cast     (zext             ) [ 0000000000000000000000000000000000]
tmp_460                (add              ) [ 0000000000000000101000000000000000]
bias_V_addr            (getelementptr    ) [ 0000000000000000101000000000000000]
k_4                    (add              ) [ 0000000000000001101000000000000000]
empty_139              (speclooptripcount) [ 0000000000000000000000000000000000]
p_shl3_cast            (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_527                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl4_cast            (zext             ) [ 0000000000000000000000000000000000]
tmp_461                (add              ) [ 0000000000000000000000000000000000]
k_1_cast_cast          (zext             ) [ 0000000000000000000000000000000000]
tmp_462                (add              ) [ 0000000000000000000000000000000000]
tmp_606_cast           (zext             ) [ 0000000000000000000000000000000000]
output_V_addr          (getelementptr    ) [ 0000000000000000000000000000000000]
tmp_56                 (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_153           (specpipeline     ) [ 0000000000000000000000000000000000]
bias_V_load            (load             ) [ 0000000000000000000000000000000000]
StgValue_155           (store            ) [ 0000000000000000000000000000000000]
empty_140              (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_157           (br               ) [ 0000000000000001111000000000000000]
StgValue_158           (br               ) [ 0000000000000000000111111111100000]
h                      (phi              ) [ 0000000000000000000011111111100000]
h_cast_cast            (zext             ) [ 0000000000000000000001111111100000]
exitcond50             (icmp             ) [ 0000000000000000000011111111111110]
empty_141              (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_163           (br               ) [ 0000000000000000000000000000000000]
StgValue_164           (br               ) [ 0000000000000000000011111111100000]
StgValue_165           (br               ) [ 0000000000000000000011111111111110]
w                      (phi              ) [ 0000000000000000000001111111100000]
w_cast_cast            (zext             ) [ 0000000000000000000000111111100000]
exitcond51             (icmp             ) [ 0000000000000000000011111111100000]
empty_142              (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_170           (br               ) [ 0000000000000000000000000000000000]
StgValue_171           (br               ) [ 0000000000000000000011111111100000]
h_34                   (add              ) [ 0000000000000000000111111111100000]
StgValue_173           (br               ) [ 0000000000000000000111111111100000]
m                      (phi              ) [ 0000000000000000000000100000000000]
m_cast9                (zext             ) [ 0000000000000000000000011111100000]
exitcond53             (icmp             ) [ 0000000000000000000011111111100000]
empty_143              (speclooptripcount) [ 0000000000000000000000000000000000]
m_7                    (add              ) [ 0000000000000000000011111111100000]
StgValue_179           (br               ) [ 0000000000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000000000]
tmp1_cast              (sext             ) [ 0000000000000000000000000000000000]
tmp_s                  (add              ) [ 0000000000000000000000000000000000]
tmp_cast_cast          (zext             ) [ 0000000000000000000000011111100000]
StgValue_184           (br               ) [ 0000000000000000000011111111100000]
w_44                   (add              ) [ 0000000000000000000011111111100000]
StgValue_186           (br               ) [ 0000000000000000000011111111100000]
n                      (phi              ) [ 0000000000000000000000010000000000]
n_cast8_cast           (zext             ) [ 0000000000000000000000001111100000]
exitcond54             (icmp             ) [ 0000000000000000000011111111100000]
empty_144              (speclooptripcount) [ 0000000000000000000000000000000000]
n_7                    (add              ) [ 0000000000000000000011111111100000]
StgValue_192           (br               ) [ 0000000000000000000000000000000000]
tmp2                   (add              ) [ 0000000000000000000000000000000000]
tmp2_cast              (sext             ) [ 0000000000000000000000000000000000]
tmp_27                 (add              ) [ 0000000000000000000000000000000000]
tmp_27_cast_cast       (zext             ) [ 0000000000000000000000001111100000]
StgValue_197           (br               ) [ 0000000000000000000011111111100000]
StgValue_198           (br               ) [ 0000000000000000000011111111100000]
ci                     (phi              ) [ 0000000000000000000000001000000000]
ci_cast7_cast          (zext             ) [ 0000000000000000000000000111100000]
tmp_470                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl9_cast            (zext             ) [ 0000000000000000000000000000000000]
tmp_471                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl10_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_472                (add              ) [ 0000000000000000000000000000000000]
tmp_473                (add              ) [ 0000000000000000000000000000000000]
p_shl7_cast            (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_530                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl8_cast            (zext             ) [ 0000000000000000000000000000000000]
tmp_474                (add              ) [ 0000000000000000000000000000000000]
tmp_475                (add              ) [ 0000000000000000000000000000000000]
tmp_623_cast           (zext             ) [ 0000000000000000000000000000000000]
input_V_addr           (getelementptr    ) [ 0000000000000000000000000111100000]
exitcond55             (icmp             ) [ 0000000000000000000011111111100000]
empty_145              (speclooptripcount) [ 0000000000000000000000000000000000]
ci_17                  (add              ) [ 0000000000000000000011111111100000]
StgValue_217           (br               ) [ 0000000000000000000000000000000000]
StgValue_218           (br               ) [ 0000000000000000000011111111100000]
StgValue_219           (br               ) [ 0000000000000000000011111111100000]
co                     (phi              ) [ 0000000000000000000000000100000000]
co_cast6_cast          (zext             ) [ 0000000000000000000000000000000000]
tmp_476                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl16_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_477                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl17_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_478                (add              ) [ 0000000000000000000000000000000000]
tmp_479                (add              ) [ 0000000000000000000000000000000000]
p_shl14_cast           (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_531                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl15_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_480                (add              ) [ 0000000000000000000000000000000000]
tmp_481                (add              ) [ 0000000000000000000000000000000000]
tmp_631_cast           (zext             ) [ 0000000000000000000000000000000000]
output_V_addr_2        (getelementptr    ) [ 0000000000000000000000000011100000]
tmp_482                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl13_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_483                (sub              ) [ 0000000000000000000000000000000000]
tmp_633_cast           (sext             ) [ 0000000000000000000000000000000000]
tmp_484                (add              ) [ 0000000000000000000000000000000000]
tmp_634_cast           (sext             ) [ 0000000000000000000000000000000000]
tmp_532                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl                  (sext             ) [ 0000000000000000000000000000000000]
tmp_485                (sub              ) [ 0000000000000000000000000000000000]
tmp_486                (add              ) [ 0000000000000000000000000000000000]
tmp_533                (trunc            ) [ 0000000000000000000000000010000000]
tmp_534                (trunc            ) [ 0000000000000000000000000010000000]
exitcond56             (icmp             ) [ 0000000000000000000000000010000000]
co_34                  (add              ) [ 0000000000000000000011111111100000]
p_shl11_cast           (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_487                (sub              ) [ 0000000000000000000000000000000000]
tmp_488                (add              ) [ 0000000000000000000000000000000000]
tmp_640_cast           (zext             ) [ 0000000000000000000000000000000000]
weight_temp_V_addr_2   (getelementptr    ) [ 0000000000000000000000000001000000]
empty_146              (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_255           (br               ) [ 0000000000000000000000000000000000]
StgValue_259           (br               ) [ 0000000000000000000011111111100000]
weight_temp_V_load     (load             ) [ 0000000000000000000000000000100000]
input_V_load           (load             ) [ 0000000000000000000000000000100000]
output_V_load_1        (load             ) [ 0000000000000000000000000000100000]
tmp_28                 (mul              ) [ 0000000000000000000000000000000000]
tmp_29                 (add              ) [ 0000000000000000000000000000000000]
StgValue_265           (store            ) [ 0000000000000000000000000000000000]
StgValue_266           (br               ) [ 0000000000000000000011111111100000]
indvar_flatten17       (phi              ) [ 0000000000000000000000000000011110]
i_2                    (phi              ) [ 0000000000000000000000000000011110]
indvar_flatten18       (phi              ) [ 0000000000000000000000000000011110]
j_2                    (phi              ) [ 0000000000000000000000000000011110]
k_2                    (phi              ) [ 0000000000000000000000000000011110]
exitcond_flatten22     (icmp             ) [ 0000000000000000000000000000011110]
indvar_flatten_next2_4 (add              ) [ 0000000000000000000010000000011110]
StgValue_274           (br               ) [ 0000000000000000000000000000000000]
i_8                    (add              ) [ 0000000000000000000000000000000000]
exitcond_flatten23     (icmp             ) [ 0000000000000000000000000000000000]
j_2_mid                (select           ) [ 0000000000000000000000000000001000]
i_2_cast5_mid2_v       (select           ) [ 0000000000000000000010000000011110]
not_exitcond_flatten_2 (xor              ) [ 0000000000000000000000000000000000]
exitcond52             (icmp             ) [ 0000000000000000000000000000000000]
exitcond_mid           (and              ) [ 0000000000000000000000000000001000]
tmp_466                (or               ) [ 0000000000000000000000000000000000]
k_2_mid2               (select           ) [ 0000000000000000000000000000011100]
indvar_flatten66_op    (add              ) [ 0000000000000000000000000000000000]
indvar_flatten_next2_3 (select           ) [ 0000000000000000000010000000011110]
tmp_463                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl20_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_464                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl21_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_465                (add              ) [ 0000000000000000000000000000000000]
j_8                    (add              ) [ 0000000000000000000000000000000000]
j_2_cast4_mid2         (select           ) [ 0000000000000000000010000000011110]
j_2_cast4_mid2_cast    (zext             ) [ 0000000000000000000000000000000000]
tmp_467                (add              ) [ 0000000000000000000000000000010100]
tmp_58                 (specregionbegin  ) [ 0000000000000000000000000000000000]
empty_147              (specregionend    ) [ 0000000000000000000000000000000000]
k_6                    (add              ) [ 0000000000000000000010000000011110]
StgValue_298           (br               ) [ 0000000000000000000010000000011110]
p_shl18_cast           (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_528                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl19_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_468                (add              ) [ 0000000000000000000000000000000000]
k_2_cast3_cast         (zext             ) [ 0000000000000000000000000000000000]
tmp_469                (add              ) [ 0000000000000000000000000000000000]
tmp_615_cast           (zext             ) [ 0000000000000000000000000000000000]
output_V_addr_1        (getelementptr    ) [ 0000000000000000000000000000001010]
empty_148              (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_309           (specpipeline     ) [ 0000000000000000000000000000000000]
output_V_load          (load             ) [ 0000000000000000000000000000000000]
tmp_529                (bitselect        ) [ 0000000000000000000000000000011110]
StgValue_312           (br               ) [ 0000000000000000000000000000000000]
StgValue_313           (store            ) [ 0000000000000000000000000000000000]
StgValue_314           (br               ) [ 0000000000000000000000000000000000]
StgValue_315           (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weight_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="weight_temp_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_temp_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv1_weight_V3_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weight_V3_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="weight_V_load_req/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="weight_V_addr_read_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="8"/>
<pin id="158" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_addr_read/13 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_temp_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_temp_V_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_38/1 StgValue_107/14 weight_temp_V_load/26 "/>
</bind>
</comp>

<comp id="174" class="1004" name="weight_temp_V_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="19" slack="9"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_temp_V_addr_1/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="bias_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/17 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/17 "/>
</bind>
</comp>

<comp id="193" class="1004" name="output_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/18 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_155/18 output_V_load_1/26 StgValue_265/28 output_V_load/31 StgValue_313/32 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="13" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/24 "/>
</bind>
</comp>

<comp id="213" class="1004" name="output_V_addr_2_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="16" slack="0"/>
<pin id="217" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_2/25 "/>
</bind>
</comp>

<comp id="220" class="1004" name="weight_temp_V_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_temp_V_addr_2/26 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="2"/>
<pin id="229" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="230" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/26 "/>
</bind>
</comp>

<comp id="231" class="1004" name="output_V_addr_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="16" slack="0"/>
<pin id="235" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/31 "/>
</bind>
</comp>

<comp id="240" class="1005" name="indvar_flatten14_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten14_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="1"/>
<pin id="253" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="5" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="indvar_flatten13_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="indvar_flatten13_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="2" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvar_flatten_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="4" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="k_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="1"/>
<pin id="300" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="k_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="2" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="1"/>
<pin id="312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="2" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="indvar_flatten15_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="1"/>
<pin id="324" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten15_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/16 "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_1_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/16 "/>
</bind>
</comp>

<comp id="345" class="1005" name="indvar_flatten16_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="1"/>
<pin id="347" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten16 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvar_flatten16_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten16/16 "/>
</bind>
</comp>

<comp id="356" class="1005" name="j_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="j_1_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/16 "/>
</bind>
</comp>

<comp id="368" class="1005" name="k_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="k_1_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/16 "/>
</bind>
</comp>

<comp id="379" class="1005" name="h_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="1"/>
<pin id="381" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="h_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="1" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/20 "/>
</bind>
</comp>

<comp id="391" class="1005" name="w_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="1"/>
<pin id="393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="w_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/21 "/>
</bind>
</comp>

<comp id="403" class="1005" name="m_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="1"/>
<pin id="405" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="m_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/22 "/>
</bind>
</comp>

<comp id="414" class="1005" name="n_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="1"/>
<pin id="416" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="n_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="2" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/23 "/>
</bind>
</comp>

<comp id="425" class="1005" name="ci_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="1"/>
<pin id="427" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="ci_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="2" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/24 "/>
</bind>
</comp>

<comp id="436" class="1005" name="co_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="co_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="1" slack="1"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/25 "/>
</bind>
</comp>

<comp id="447" class="1005" name="indvar_flatten17_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="1"/>
<pin id="449" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="indvar_flatten17_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/29 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="i_2_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="1" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/29 "/>
</bind>
</comp>

<comp id="469" class="1005" name="indvar_flatten18_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="1"/>
<pin id="471" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="indvar_flatten18_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="0"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="1" slack="1"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/29 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_2_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="1"/>
<pin id="482" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="j_2_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="1"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="1" slack="1"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/29 "/>
</bind>
</comp>

<comp id="491" class="1005" name="k_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="1"/>
<pin id="493" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="k_2_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="1"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="1" slack="1"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/29 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond_flatten_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="indvar_flatten_next2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="exitcond_flatten18_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten18/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="indvar_flatten13_op_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="6" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten13_op/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="indvar_flatten_next1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="i_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="1"/>
<pin id="537" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="j_mid_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="2" slack="1"/>
<pin id="544" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_cast_mid2_v_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="1"/>
<pin id="551" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast_mid2_v/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="not_exitcond_flatten_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="exitcond_flatten19_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten19/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="exitcond_flatten_mid_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="j_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_449_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="1"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_449/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="j_cast_mid2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_cast_mid2/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="indvar_flatten_op_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="4" slack="1"/>
<pin id="593" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_cast_mid2_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid2_cast/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="1"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl2_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_448_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="7" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_448/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_586_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_586_cast/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="exitcond_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="2"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="exitcond73_mid_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond73_mid/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="k_mid_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="2" slack="2"/>
<pin id="635" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="j_cast_mid2_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="1"/>
<pin id="640" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_mid2_cast/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_450_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_450/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_588_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="0"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_588_cast/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_524_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="11" slack="0"/>
<pin id="653" dir="0" index="1" bw="9" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_524/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_shl1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_451_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="9" slack="0"/>
<pin id="666" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_451/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="exitcond_flatten_not_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_not/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="not_exitcond_flatten_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="2"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_4/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="exitcond73_mid1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond73_mid1/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="k_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="2" slack="0"/>
<pin id="688" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_452_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="1"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_452/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_525_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="2"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_525/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_mid2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="2" slack="2"/>
<pin id="705" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid2/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="k_cast_mid2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="0" index="2" bw="2" slack="0"/>
<pin id="713" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_cast_mid2/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="k_cast_mid2_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast_mid2_cast/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_453_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="0"/>
<pin id="723" dir="0" index="1" bw="12" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_453/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="2" slack="0"/>
<pin id="730" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="indvar_flatten_next_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="0" index="2" bw="4" slack="1"/>
<pin id="737" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_526_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="14" slack="1"/>
<pin id="741" dir="0" index="1" bw="3" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_526/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_454_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="0" index="1" bw="14" slack="1"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_454/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_455_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="17" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_455/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sum_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="4"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="weight_V_addr_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="exitcond_flatten20_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="15" slack="0"/>
<pin id="771" dir="0" index="1" bw="14" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten20/16 "/>
</bind>
</comp>

<comp id="775" class="1004" name="indvar_flatten_next2_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="15" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2_2/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="exitcond_flatten21_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="0"/>
<pin id="783" dir="0" index="1" bw="12" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten21/16 "/>
</bind>
</comp>

<comp id="787" class="1004" name="not_exitcond_flatten_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_1/16 "/>
</bind>
</comp>

<comp id="793" class="1004" name="exitcond49_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="0" index="1" bw="6" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond49/16 "/>
</bind>
</comp>

<comp id="799" class="1004" name="exitcond70_mid_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond70_mid/16 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_459_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_459/16 "/>
</bind>
</comp>

<comp id="811" class="1004" name="k_1_mid2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="6" slack="0"/>
<pin id="815" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1_mid2/16 "/>
</bind>
</comp>

<comp id="819" class="1004" name="indvar_flatten44_op_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten44_op/16 "/>
</bind>
</comp>

<comp id="825" class="1004" name="indvar_flatten_next2_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="0" index="2" bw="12" slack="0"/>
<pin id="829" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2_1/16 "/>
</bind>
</comp>

<comp id="833" class="1004" name="i_7_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="1"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/17 "/>
</bind>
</comp>

<comp id="839" class="1004" name="j_1_mid_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="0" index="2" bw="6" slack="1"/>
<pin id="843" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid/17 "/>
</bind>
</comp>

<comp id="846" class="1004" name="i_1_cast_mid2_v_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="0" index="1" bw="5" slack="0"/>
<pin id="849" dir="0" index="2" bw="5" slack="1"/>
<pin id="850" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_cast_mid2_v/17 "/>
</bind>
</comp>

<comp id="853" class="1004" name="i_1_cast_mid2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast_mid2/17 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_456_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="0" index="1" bw="5" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_456/17 "/>
</bind>
</comp>

<comp id="866" class="1004" name="p_shl5_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="0"/>
<pin id="868" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/17 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_457_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="0"/>
<pin id="872" dir="0" index="1" bw="5" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_457/17 "/>
</bind>
</comp>

<comp id="878" class="1004" name="p_shl6_cast_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="6" slack="0"/>
<pin id="880" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/17 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_458_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="0"/>
<pin id="884" dir="0" index="1" bw="6" slack="0"/>
<pin id="885" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_458/17 "/>
</bind>
</comp>

<comp id="888" class="1004" name="j_7_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/17 "/>
</bind>
</comp>

<comp id="894" class="1004" name="j_1_cast_mid2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="0" index="1" bw="6" slack="0"/>
<pin id="897" dir="0" index="2" bw="6" slack="0"/>
<pin id="898" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_cast_mid2/17 "/>
</bind>
</comp>

<comp id="901" class="1004" name="j_1_cast_mid2_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="6" slack="0"/>
<pin id="903" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast_mid2_cast/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_460_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="0" index="1" bw="11" slack="0"/>
<pin id="908" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_460/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="k_4_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="1"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="p_shl3_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="11" slack="1"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/18 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_527_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="12" slack="0"/>
<pin id="925" dir="0" index="1" bw="11" slack="1"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_527/18 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_shl4_cast_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="12" slack="0"/>
<pin id="932" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/18 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_461_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="0" index="1" bw="12" slack="0"/>
<pin id="937" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_461/18 "/>
</bind>
</comp>

<comp id="940" class="1004" name="k_1_cast_cast_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="2"/>
<pin id="942" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast_cast/18 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_462_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="0"/>
<pin id="945" dir="0" index="1" bw="16" slack="0"/>
<pin id="946" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_462/18 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_606_cast_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_606_cast/18 "/>
</bind>
</comp>

<comp id="954" class="1004" name="h_cast_cast_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="0"/>
<pin id="956" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast_cast/20 "/>
</bind>
</comp>

<comp id="958" class="1004" name="exitcond50_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="0"/>
<pin id="960" dir="0" index="1" bw="6" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond50/20 "/>
</bind>
</comp>

<comp id="964" class="1004" name="w_cast_cast_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="0"/>
<pin id="966" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast_cast/21 "/>
</bind>
</comp>

<comp id="968" class="1004" name="exitcond51_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="0"/>
<pin id="970" dir="0" index="1" bw="6" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond51/21 "/>
</bind>
</comp>

<comp id="974" class="1004" name="h_34_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="6" slack="1"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_34/21 "/>
</bind>
</comp>

<comp id="980" class="1004" name="m_cast9_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast9/22 "/>
</bind>
</comp>

<comp id="984" class="1004" name="exitcond53_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="2" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond53/22 "/>
</bind>
</comp>

<comp id="990" class="1004" name="m_7_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="2" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_7/22 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/22 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp1_cast_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="2" slack="0"/>
<pin id="1004" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/22 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_s_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="2"/>
<pin id="1008" dir="0" index="1" bw="2" slack="0"/>
<pin id="1009" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_cast_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="0"/>
<pin id="1014" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/22 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="w_44_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="6" slack="1"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_44/22 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="n_cast8_cast_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="2" slack="0"/>
<pin id="1024" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast8_cast/23 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="exitcond54_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="2" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond54/23 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="n_7_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_7/23 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="2" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/23 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp2_cast_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="2" slack="0"/>
<pin id="1046" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/23 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_27_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="2"/>
<pin id="1050" dir="0" index="1" bw="2" slack="0"/>
<pin id="1051" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/23 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_27_cast_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="6" slack="0"/>
<pin id="1056" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast_cast/23 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="ci_cast7_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="2" slack="0"/>
<pin id="1060" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ci_cast7_cast/24 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_470_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="0"/>
<pin id="1064" dir="0" index="1" bw="2" slack="0"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_470/24 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="p_shl9_cast_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="7" slack="0"/>
<pin id="1072" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/24 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_471_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="0" index="1" bw="2" slack="0"/>
<pin id="1077" dir="0" index="2" bw="1" slack="0"/>
<pin id="1078" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_471/24 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="p_shl10_cast_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/24 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_472_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="0"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_472/24 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_473_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="6" slack="2"/>
<pin id="1094" dir="0" index="1" bw="8" slack="0"/>
<pin id="1095" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_473/24 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="p_shl7_cast_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="13" slack="0"/>
<pin id="1099" dir="0" index="1" bw="8" slack="0"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/24 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_530_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="9" slack="0"/>
<pin id="1107" dir="0" index="1" bw="8" slack="0"/>
<pin id="1108" dir="0" index="2" bw="1" slack="0"/>
<pin id="1109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_530/24 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="p_shl8_cast_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="9" slack="0"/>
<pin id="1115" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/24 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_474_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="13" slack="0"/>
<pin id="1119" dir="0" index="1" bw="9" slack="0"/>
<pin id="1120" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_474/24 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_475_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="6" slack="1"/>
<pin id="1125" dir="0" index="1" bw="13" slack="0"/>
<pin id="1126" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_475/24 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_623_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="13" slack="0"/>
<pin id="1130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_623_cast/24 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="exitcond55_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="2" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond55/24 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="ci_17_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="2" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_17/24 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="co_cast6_cast_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="0"/>
<pin id="1147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast6_cast/25 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_476_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="0"/>
<pin id="1151" dir="0" index="1" bw="5" slack="0"/>
<pin id="1152" dir="0" index="2" bw="1" slack="0"/>
<pin id="1153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_476/25 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_shl16_cast_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="10" slack="0"/>
<pin id="1159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast/25 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_477_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="6" slack="0"/>
<pin id="1163" dir="0" index="1" bw="5" slack="0"/>
<pin id="1164" dir="0" index="2" bw="1" slack="0"/>
<pin id="1165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_477/25 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_shl17_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="0"/>
<pin id="1171" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/25 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_478_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="6" slack="0"/>
<pin id="1175" dir="0" index="1" bw="10" slack="0"/>
<pin id="1176" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_478/25 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_479_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="11" slack="0"/>
<pin id="1181" dir="0" index="1" bw="6" slack="5"/>
<pin id="1182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_479/25 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="p_shl14_cast_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="0"/>
<pin id="1186" dir="0" index="1" bw="11" slack="0"/>
<pin id="1187" dir="0" index="2" bw="1" slack="0"/>
<pin id="1188" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14_cast/25 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_531_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="12" slack="0"/>
<pin id="1194" dir="0" index="1" bw="11" slack="0"/>
<pin id="1195" dir="0" index="2" bw="1" slack="0"/>
<pin id="1196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_531/25 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="p_shl15_cast_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="12" slack="0"/>
<pin id="1202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15_cast/25 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_480_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="12" slack="0"/>
<pin id="1206" dir="0" index="1" bw="16" slack="0"/>
<pin id="1207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_480/25 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_481_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="0"/>
<pin id="1212" dir="0" index="1" bw="6" slack="4"/>
<pin id="1213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_481/25 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_631_cast_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="0"/>
<pin id="1217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_631_cast/25 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_482_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="7" slack="0"/>
<pin id="1222" dir="0" index="1" bw="5" slack="0"/>
<pin id="1223" dir="0" index="2" bw="1" slack="0"/>
<pin id="1224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_482/25 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="p_shl13_cast_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="7" slack="0"/>
<pin id="1230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/25 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_483_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="0"/>
<pin id="1234" dir="0" index="1" bw="5" slack="0"/>
<pin id="1235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_483/25 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_633_cast_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="0"/>
<pin id="1240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_633_cast/25 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_484_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="0"/>
<pin id="1244" dir="0" index="1" bw="2" slack="1"/>
<pin id="1245" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_484/25 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="tmp_634_cast_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="9" slack="0"/>
<pin id="1249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_634_cast/25 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp_532_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="11" slack="0"/>
<pin id="1253" dir="0" index="1" bw="9" slack="0"/>
<pin id="1254" dir="0" index="2" bw="1" slack="0"/>
<pin id="1255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_532/25 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="p_shl_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="11" slack="0"/>
<pin id="1261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl/25 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_485_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="11" slack="0"/>
<pin id="1265" dir="0" index="1" bw="9" slack="0"/>
<pin id="1266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_485/25 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_486_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="12" slack="0"/>
<pin id="1271" dir="0" index="1" bw="2" slack="3"/>
<pin id="1272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_486/25 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_533_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="14" slack="0"/>
<pin id="1276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_533/25 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_534_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="14" slack="0"/>
<pin id="1280" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_534/25 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="exitcond56_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="5" slack="0"/>
<pin id="1284" dir="0" index="1" bw="4" slack="0"/>
<pin id="1285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond56/25 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="co_34_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="5" slack="0"/>
<pin id="1291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_34/25 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="p_shl11_cast_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="11" slack="0"/>
<pin id="1296" dir="0" index="1" bw="9" slack="1"/>
<pin id="1297" dir="0" index="2" bw="1" slack="0"/>
<pin id="1298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/26 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_487_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="0"/>
<pin id="1303" dir="0" index="1" bw="11" slack="1"/>
<pin id="1304" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_487/26 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="tmp_488_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="11" slack="0"/>
<pin id="1308" dir="0" index="1" bw="2" slack="3"/>
<pin id="1309" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_488/26 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="tmp_640_cast_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="11" slack="0"/>
<pin id="1313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_640_cast/26 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="exitcond_flatten22_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="15" slack="0"/>
<pin id="1318" dir="0" index="1" bw="14" slack="0"/>
<pin id="1319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten22/29 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="indvar_flatten_next2_4_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="15" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="0"/>
<pin id="1325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2_4/29 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="i_8_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="5" slack="0"/>
<pin id="1330" dir="0" index="1" bw="1" slack="0"/>
<pin id="1331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/29 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="exitcond_flatten23_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="12" slack="0"/>
<pin id="1336" dir="0" index="1" bw="12" slack="0"/>
<pin id="1337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten23/29 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="j_2_mid_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="0"/>
<pin id="1342" dir="0" index="1" bw="1" slack="0"/>
<pin id="1343" dir="0" index="2" bw="6" slack="0"/>
<pin id="1344" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2_mid/29 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="i_2_cast5_mid2_v_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="5" slack="0"/>
<pin id="1351" dir="0" index="2" bw="5" slack="0"/>
<pin id="1352" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2_cast5_mid2_v/29 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="not_exitcond_flatten_2_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="1" slack="0"/>
<pin id="1359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_2/29 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="exitcond52_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="6" slack="0"/>
<pin id="1364" dir="0" index="1" bw="6" slack="0"/>
<pin id="1365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond52/29 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="exitcond_mid_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="0"/>
<pin id="1370" dir="0" index="1" bw="1" slack="0"/>
<pin id="1371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/29 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="tmp_466_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="0"/>
<pin id="1376" dir="0" index="1" bw="1" slack="0"/>
<pin id="1377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_466/29 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="k_2_mid2_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="0" index="2" bw="6" slack="0"/>
<pin id="1384" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_2_mid2/29 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="indvar_flatten66_op_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="12" slack="0"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten66_op/29 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="indvar_flatten_next2_3_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="0"/>
<pin id="1396" dir="0" index="1" bw="1" slack="0"/>
<pin id="1397" dir="0" index="2" bw="12" slack="0"/>
<pin id="1398" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2_3/29 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="tmp_463_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="10" slack="0"/>
<pin id="1404" dir="0" index="1" bw="5" slack="1"/>
<pin id="1405" dir="0" index="2" bw="1" slack="0"/>
<pin id="1406" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_463/30 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="p_shl20_cast_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="10" slack="0"/>
<pin id="1411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast/30 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp_464_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="6" slack="0"/>
<pin id="1415" dir="0" index="1" bw="5" slack="1"/>
<pin id="1416" dir="0" index="2" bw="1" slack="0"/>
<pin id="1417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_464/30 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_shl21_cast_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="6" slack="0"/>
<pin id="1422" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl21_cast/30 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="tmp_465_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="10" slack="0"/>
<pin id="1426" dir="0" index="1" bw="6" slack="0"/>
<pin id="1427" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_465/30 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="j_8_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="6" slack="1"/>
<pin id="1432" dir="0" index="1" bw="1" slack="0"/>
<pin id="1433" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/30 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="j_2_cast4_mid2_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1437" dir="0" index="1" bw="6" slack="0"/>
<pin id="1438" dir="0" index="2" bw="6" slack="1"/>
<pin id="1439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2_cast4_mid2/30 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="j_2_cast4_mid2_cast_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="6" slack="0"/>
<pin id="1443" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4_mid2_cast/30 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="tmp_467_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="6" slack="0"/>
<pin id="1447" dir="0" index="1" bw="11" slack="0"/>
<pin id="1448" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_467/30 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="k_6_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="6" slack="1"/>
<pin id="1453" dir="0" index="1" bw="1" slack="0"/>
<pin id="1454" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_6/30 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="p_shl18_cast_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="16" slack="0"/>
<pin id="1458" dir="0" index="1" bw="11" slack="1"/>
<pin id="1459" dir="0" index="2" bw="1" slack="0"/>
<pin id="1460" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_cast/31 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="tmp_528_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="12" slack="0"/>
<pin id="1465" dir="0" index="1" bw="11" slack="1"/>
<pin id="1466" dir="0" index="2" bw="1" slack="0"/>
<pin id="1467" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_528/31 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="p_shl19_cast_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="12" slack="0"/>
<pin id="1472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/31 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_468_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="16" slack="0"/>
<pin id="1476" dir="0" index="1" bw="12" slack="0"/>
<pin id="1477" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_468/31 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="k_2_cast3_cast_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="6" slack="2"/>
<pin id="1482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_2_cast3_cast/31 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="tmp_469_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="6" slack="0"/>
<pin id="1485" dir="0" index="1" bw="16" slack="0"/>
<pin id="1486" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_469/31 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="tmp_615_cast_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="0"/>
<pin id="1491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_615_cast/31 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="tmp_529_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="0"/>
<pin id="1496" dir="0" index="1" bw="8" slack="0"/>
<pin id="1497" dir="0" index="2" bw="4" slack="0"/>
<pin id="1498" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_529/32 "/>
</bind>
</comp>

<comp id="1502" class="1007" name="grp_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="1"/>
<pin id="1504" dir="0" index="1" bw="8" slack="1"/>
<pin id="1505" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="1506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_28/28 tmp_29/28 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="conv1_weight_V3_read_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="4"/>
<pin id="1510" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv1_weight_V3_read "/>
</bind>
</comp>

<comp id="1513" class="1005" name="exitcond_flatten_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="1"/>
<pin id="1515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1517" class="1005" name="indvar_flatten_next2_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="10" slack="0"/>
<pin id="1519" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="exitcond_flatten18_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten18 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="indvar_flatten_next1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="6" slack="0"/>
<pin id="1534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="i_cast_mid2_v_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="5" slack="1"/>
<pin id="1539" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_cast_mid2_v "/>
</bind>
</comp>

<comp id="1544" class="1005" name="not_exitcond_flatten_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="1" slack="1"/>
<pin id="1546" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten "/>
</bind>
</comp>

<comp id="1549" class="1005" name="exitcond_flatten19_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="1"/>
<pin id="1551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten19 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="exitcond_flatten_mid_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_449_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="1"/>
<pin id="1561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_449 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="j_cast_mid2_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="2" slack="1"/>
<pin id="1567" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_cast_mid2 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="indvar_flatten_op_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="4" slack="1"/>
<pin id="1573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_op "/>
</bind>
</comp>

<comp id="1576" class="1005" name="p_mid2_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="2" slack="1"/>
<pin id="1578" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_mid2 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="k_cast_mid2_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="2" slack="1"/>
<pin id="1583" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_cast_mid2 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_453_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="1"/>
<pin id="1588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_453 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="p_1_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="2" slack="1"/>
<pin id="1594" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="indvar_flatten_next_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="4" slack="1"/>
<pin id="1599" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1602" class="1005" name="tmp_455_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="9"/>
<pin id="1604" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_455 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="weight_V_addr_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="8" slack="1"/>
<pin id="1609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1613" class="1005" name="weight_V_addr_read_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="1"/>
<pin id="1615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr_read "/>
</bind>
</comp>

<comp id="1618" class="1005" name="exitcond_flatten20_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="1" slack="1"/>
<pin id="1620" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten20 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="indvar_flatten_next2_2_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="15" slack="0"/>
<pin id="1624" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2_2 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="exitcond_flatten21_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="1"/>
<pin id="1629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten21 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="exitcond70_mid_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="1"/>
<pin id="1635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond70_mid "/>
</bind>
</comp>

<comp id="1638" class="1005" name="k_1_mid2_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="6" slack="1"/>
<pin id="1640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_1_mid2 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="indvar_flatten_next2_1_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="12" slack="0"/>
<pin id="1646" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2_1 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="i_1_cast_mid2_v_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="5" slack="1"/>
<pin id="1651" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast_mid2_v "/>
</bind>
</comp>

<comp id="1654" class="1005" name="j_1_cast_mid2_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="6" slack="1"/>
<pin id="1656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast_mid2 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="tmp_460_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="11" slack="1"/>
<pin id="1661" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_460 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="bias_V_addr_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="5" slack="1"/>
<pin id="1667" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1670" class="1005" name="k_4_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="6" slack="1"/>
<pin id="1672" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="h_cast_cast_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="11" slack="5"/>
<pin id="1677" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="h_cast_cast "/>
</bind>
</comp>

<comp id="1680" class="1005" name="exitcond50_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="1"/>
<pin id="1682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond50 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="w_cast_cast_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="16" slack="4"/>
<pin id="1686" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="w_cast_cast "/>
</bind>
</comp>

<comp id="1692" class="1005" name="h_34_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="6" slack="1"/>
<pin id="1694" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h_34 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="m_cast9_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="3"/>
<pin id="1699" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="m_cast9 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="m_7_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="2" slack="0"/>
<pin id="1707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_7 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="tmp_cast_cast_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="2"/>
<pin id="1712" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="1715" class="1005" name="w_44_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="6" slack="1"/>
<pin id="1717" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_44 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="n_cast8_cast_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="11" slack="3"/>
<pin id="1722" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="n_cast8_cast "/>
</bind>
</comp>

<comp id="1728" class="1005" name="n_7_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="2" slack="0"/>
<pin id="1730" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_7 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="tmp_27_cast_cast_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="13" slack="1"/>
<pin id="1735" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_cast_cast "/>
</bind>
</comp>

<comp id="1738" class="1005" name="ci_cast7_cast_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="9" slack="1"/>
<pin id="1740" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ci_cast7_cast "/>
</bind>
</comp>

<comp id="1743" class="1005" name="input_V_addr_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="12" slack="2"/>
<pin id="1745" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1751" class="1005" name="ci_17_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="2" slack="0"/>
<pin id="1753" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ci_17 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="output_V_addr_2_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="15" slack="1"/>
<pin id="1758" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_2 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="tmp_533_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="11" slack="1"/>
<pin id="1763" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_533 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="tmp_534_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="9" slack="1"/>
<pin id="1768" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_534 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="exitcond56_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="1" slack="1"/>
<pin id="1773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond56 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="co_34_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="5" slack="0"/>
<pin id="1777" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_34 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="weight_temp_V_addr_2_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="10" slack="1"/>
<pin id="1782" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_temp_V_addr_2 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="weight_temp_V_load_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="8" slack="1"/>
<pin id="1787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_temp_V_load "/>
</bind>
</comp>

<comp id="1790" class="1005" name="input_V_load_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="1"/>
<pin id="1792" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="1795" class="1005" name="output_V_load_1_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="8" slack="1"/>
<pin id="1797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load_1 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="exitcond_flatten22_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="1" slack="1"/>
<pin id="1802" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten22 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="indvar_flatten_next2_4_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="15" slack="0"/>
<pin id="1806" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2_4 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="j_2_mid_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="6" slack="1"/>
<pin id="1811" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2_mid "/>
</bind>
</comp>

<comp id="1815" class="1005" name="i_2_cast5_mid2_v_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="5" slack="0"/>
<pin id="1817" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2_cast5_mid2_v "/>
</bind>
</comp>

<comp id="1822" class="1005" name="exitcond_mid_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="1"/>
<pin id="1824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid "/>
</bind>
</comp>

<comp id="1827" class="1005" name="k_2_mid2_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="6" slack="1"/>
<pin id="1829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_2_mid2 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="indvar_flatten_next2_3_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="12" slack="0"/>
<pin id="1835" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2_3 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="j_2_cast4_mid2_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="6" slack="1"/>
<pin id="1840" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2_cast4_mid2 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="tmp_467_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="11" slack="1"/>
<pin id="1845" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_467 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="k_6_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="6" slack="1"/>
<pin id="1851" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_6 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="output_V_addr_1_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="15" slack="1"/>
<pin id="1856" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="138" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="173"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="188" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="88" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="90" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="472"><net_src comp="90" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="48" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="244" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="42" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="244" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="267" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="46" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="48" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="267" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="48" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="520" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="50" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="251" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="274" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="534" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="251" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="286" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="554" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="56" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="540" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="565" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="565" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="571" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="540" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="286" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="596" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="310" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="62" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="38" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="298" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="616" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="64" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="641" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="38" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="647" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="52" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="626" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="56" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="631" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="679" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="38" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="310" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="679" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="685" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="631" pin="3"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="663" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="56" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="701" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="58" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="66" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="744" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="2" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="326" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="92" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="326" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="94" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="349" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="96" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="52" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="372" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="98" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="787" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="781" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="48" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="372" pin="4"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="349" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="100" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="781" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="100" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="819" pin="2"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="333" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="50" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="844"><net_src comp="48" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="356" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="851"><net_src comp="833" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="333" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="856"><net_src comp="846" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="863"><net_src comp="102" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="846" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="34" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="858" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="104" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="846" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="106" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="866" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="878" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="839" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="48" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="839" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="904"><net_src comp="894" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="882" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="48" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="110" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="34" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="928"><net_src comp="112" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="106" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="933"><net_src comp="923" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="916" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="934" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="957"><net_src comp="383" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="383" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="98" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="395" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="395" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="98" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="379" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="407" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="407" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="62" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="407" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="56" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="407" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="62" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="379" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="391" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="418" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="418" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="62" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="418" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="56" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="418" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="62" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="391" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="429" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="120" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="429" pin="4"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="34" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="1062" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1079"><net_src comp="122" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="429" pin="4"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="106" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1085"><net_src comp="1074" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1070" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="124" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="34" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1110"><net_src comp="126" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="1092" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="106" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1116"><net_src comp="1105" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1121"><net_src comp="1097" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1113" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1131"><net_src comp="1123" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1137"><net_src comp="429" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="62" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="429" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="56" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="440" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="102" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="440" pin="4"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="34" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1166"><net_src comp="104" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="440" pin="4"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="106" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1172"><net_src comp="1161" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1157" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1183"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1189"><net_src comp="110" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="34" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1197"><net_src comp="112" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="1179" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="106" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1203"><net_src comp="1192" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1184" pin="3"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1225"><net_src comp="60" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="440" pin="4"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="38" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1231"><net_src comp="1220" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1236"><net_src comp="1228" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1145" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1246"><net_src comp="1238" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1242" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1256"><net_src comp="64" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="1242" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1258"><net_src comp="38" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1262"><net_src comp="1251" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="1247" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="1269" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="1269" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1286"><net_src comp="440" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="128" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1292"><net_src comp="50" pin="0"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="440" pin="4"/><net_sink comp="1288" pin=1"/></net>

<net id="1299"><net_src comp="64" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="38" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1305"><net_src comp="1294" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1310"><net_src comp="1301" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1314"><net_src comp="1306" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1320"><net_src comp="451" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="92" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1326"><net_src comp="451" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="94" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="462" pin="4"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="50" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1338"><net_src comp="473" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="96" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1345"><net_src comp="1334" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1346"><net_src comp="48" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1347"><net_src comp="484" pin="4"/><net_sink comp="1340" pin=2"/></net>

<net id="1353"><net_src comp="1334" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1328" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="462" pin="4"/><net_sink comp="1348" pin=2"/></net>

<net id="1360"><net_src comp="1334" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="52" pin="0"/><net_sink comp="1356" pin=1"/></net>

<net id="1366"><net_src comp="495" pin="4"/><net_sink comp="1362" pin=0"/></net>

<net id="1367"><net_src comp="98" pin="0"/><net_sink comp="1362" pin=1"/></net>

<net id="1372"><net_src comp="1362" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1356" pin="2"/><net_sink comp="1368" pin=1"/></net>

<net id="1378"><net_src comp="1368" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="1334" pin="2"/><net_sink comp="1374" pin=1"/></net>

<net id="1385"><net_src comp="1374" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="48" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="495" pin="4"/><net_sink comp="1380" pin=2"/></net>

<net id="1392"><net_src comp="473" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="100" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1399"><net_src comp="1334" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="100" pin="0"/><net_sink comp="1394" pin=1"/></net>

<net id="1401"><net_src comp="1388" pin="2"/><net_sink comp="1394" pin=2"/></net>

<net id="1407"><net_src comp="102" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="34" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1412"><net_src comp="1402" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="104" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="106" pin="0"/><net_sink comp="1413" pin=2"/></net>

<net id="1423"><net_src comp="1413" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1428"><net_src comp="1409" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="1420" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1434"><net_src comp="48" pin="0"/><net_sink comp="1430" pin=1"/></net>

<net id="1440"><net_src comp="1430" pin="2"/><net_sink comp="1435" pin=1"/></net>

<net id="1444"><net_src comp="1435" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1449"><net_src comp="1441" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="1424" pin="2"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="48" pin="0"/><net_sink comp="1451" pin=1"/></net>

<net id="1461"><net_src comp="110" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="34" pin="0"/><net_sink comp="1456" pin=2"/></net>

<net id="1468"><net_src comp="112" pin="0"/><net_sink comp="1463" pin=0"/></net>

<net id="1469"><net_src comp="106" pin="0"/><net_sink comp="1463" pin=2"/></net>

<net id="1473"><net_src comp="1463" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1478"><net_src comp="1456" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="1470" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1487"><net_src comp="1480" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1488"><net_src comp="1474" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1492"><net_src comp="1483" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1499"><net_src comp="134" pin="0"/><net_sink comp="1494" pin=0"/></net>

<net id="1500"><net_src comp="200" pin="2"/><net_sink comp="1494" pin=1"/></net>

<net id="1501"><net_src comp="136" pin="0"/><net_sink comp="1494" pin=2"/></net>

<net id="1507"><net_src comp="1502" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="1511"><net_src comp="142" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1516"><net_src comp="502" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1520"><net_src comp="508" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1525"><net_src comp="514" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1528"><net_src comp="1522" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1529"><net_src comp="1522" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1530"><net_src comp="1522" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1531"><net_src comp="1522" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1535"><net_src comp="526" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1540"><net_src comp="547" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1543"><net_src comp="1537" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1547"><net_src comp="554" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1552"><net_src comp="559" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1557"><net_src comp="565" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1562"><net_src comp="577" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1568"><net_src comp="582" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1574"><net_src comp="590" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="1579"><net_src comp="701" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1584"><net_src comp="709" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1589"><net_src comp="721" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1591"><net_src comp="1586" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1595"><net_src comp="727" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1600"><net_src comp="733" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1605"><net_src comp="752" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1610"><net_src comp="763" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="1616"><net_src comp="155" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="1621"><net_src comp="769" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1625"><net_src comp="775" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1630"><net_src comp="781" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1636"><net_src comp="799" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1641"><net_src comp="811" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1643"><net_src comp="1638" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1647"><net_src comp="825" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1652"><net_src comp="846" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1657"><net_src comp="894" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1662"><net_src comp="905" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1668"><net_src comp="181" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1673"><net_src comp="911" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1678"><net_src comp="954" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1683"><net_src comp="958" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1687"><net_src comp="964" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1695"><net_src comp="974" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1700"><net_src comp="980" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1708"><net_src comp="990" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1713"><net_src comp="1012" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1718"><net_src comp="1016" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1723"><net_src comp="1022" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1731"><net_src comp="1032" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1736"><net_src comp="1054" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1741"><net_src comp="1058" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1746"><net_src comp="206" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1754"><net_src comp="1139" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1759"><net_src comp="213" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1764"><net_src comp="1274" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1769"><net_src comp="1278" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1774"><net_src comp="1282" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1778"><net_src comp="1288" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1783"><net_src comp="220" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1788"><net_src comp="168" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="1793"><net_src comp="227" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1798"><net_src comp="200" pin="2"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1803"><net_src comp="1316" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1807"><net_src comp="1322" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1812"><net_src comp="1340" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1814"><net_src comp="1809" pin="1"/><net_sink comp="1435" pin=2"/></net>

<net id="1818"><net_src comp="1348" pin="3"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1820"><net_src comp="1815" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1821"><net_src comp="1815" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1825"><net_src comp="1368" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1830"><net_src comp="1380" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1832"><net_src comp="1827" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1836"><net_src comp="1394" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1841"><net_src comp="1435" pin="3"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1846"><net_src comp="1445" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1848"><net_src comp="1843" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1852"><net_src comp="1451" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1857"><net_src comp="231" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {18 28 32 }
 - Input state : 
	Port: conv1_p : input_V | {26 27 }
	Port: conv1_p : weight_V | {6 7 8 9 10 11 12 13 }
	Port: conv1_p : conv1_weight_V3 | {1 }
	Port: conv1_p : bias_V | {17 18 }
	Port: conv1_p : output_V | {26 27 31 32 }
  - Chain level:
	State 1
		weight_temp_V_addr : 1
		StgValue_38 : 2
	State 2
		exitcond_flatten : 1
		indvar_flatten_next2 : 1
		StgValue_49 : 2
		exitcond_flatten18 : 1
		indvar_flatten13_op : 1
		indvar_flatten_next1 : 2
	State 3
		i_cast_mid2_v : 1
		exitcond_flatten_mid : 1
		j_6 : 1
		tmp_449 : 1
		j_cast_mid2 : 1
	State 4
		p_shl2_cast : 1
		tmp_448 : 2
		tmp_586_cast : 3
		exitcond73_mid : 1
		tmp_450 : 4
		tmp_588_cast : 5
		tmp_524 : 5
		p_shl1 : 6
		tmp_451 : 7
		k_5 : 1
		k_cast_mid2_cast : 1
		tmp_453 : 8
		p_1 : 1
	State 5
		tmp_455 : 1
		sum : 2
		weight_V_addr : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		StgValue_107 : 1
		empty_138 : 1
	State 15
	State 16
		exitcond_flatten20 : 1
		indvar_flatten_next2_2 : 1
		StgValue_118 : 2
		exitcond_flatten21 : 1
		not_exitcond_flatten_1 : 2
		exitcond49 : 1
		exitcond70_mid : 2
		tmp_459 : 2
		k_1_mid2 : 2
		indvar_flatten44_op : 1
		indvar_flatten_next2_1 : 2
	State 17
		i_1_cast_mid2_v : 1
		i_1_cast_mid2 : 2
		tmp_456 : 2
		p_shl5_cast : 3
		tmp_457 : 2
		p_shl6_cast : 3
		tmp_458 : 4
		j_7 : 1
		j_1_cast_mid2 : 2
		j_1_cast_mid2_cast : 3
		tmp_460 : 5
		bias_V_addr : 3
		bias_V_load : 4
	State 18
		p_shl4_cast : 1
		tmp_461 : 2
		tmp_462 : 3
		tmp_606_cast : 4
		output_V_addr : 5
		StgValue_155 : 6
		empty_140 : 1
	State 19
	State 20
		h_cast_cast : 1
		exitcond50 : 1
		StgValue_163 : 2
	State 21
		w_cast_cast : 1
		exitcond51 : 1
		StgValue_170 : 2
	State 22
		m_cast9 : 1
		exitcond53 : 1
		m_7 : 1
		StgValue_179 : 2
		tmp1 : 1
		tmp1_cast : 2
		tmp_s : 3
		tmp_cast_cast : 4
	State 23
		n_cast8_cast : 1
		exitcond54 : 1
		n_7 : 1
		StgValue_192 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_27 : 3
		tmp_27_cast_cast : 4
	State 24
		ci_cast7_cast : 1
		tmp_470 : 1
		p_shl9_cast : 2
		tmp_471 : 1
		p_shl10_cast : 2
		tmp_472 : 3
		tmp_473 : 4
		p_shl7_cast : 5
		tmp_530 : 5
		p_shl8_cast : 6
		tmp_474 : 7
		tmp_475 : 8
		tmp_623_cast : 9
		input_V_addr : 10
		exitcond55 : 1
		ci_17 : 1
		StgValue_217 : 2
	State 25
		co_cast6_cast : 1
		tmp_476 : 1
		p_shl16_cast : 2
		tmp_477 : 1
		p_shl17_cast : 2
		tmp_478 : 3
		tmp_479 : 4
		p_shl14_cast : 5
		tmp_531 : 5
		p_shl15_cast : 6
		tmp_480 : 7
		tmp_481 : 8
		tmp_631_cast : 9
		output_V_addr_2 : 10
		tmp_482 : 1
		p_shl13_cast : 2
		tmp_483 : 3
		tmp_633_cast : 4
		tmp_484 : 5
		tmp_634_cast : 6
		tmp_532 : 6
		p_shl : 7
		tmp_485 : 8
		tmp_486 : 9
		tmp_533 : 10
		tmp_534 : 10
		exitcond56 : 1
		co_34 : 1
	State 26
		tmp_487 : 1
		tmp_488 : 2
		tmp_640_cast : 3
		weight_temp_V_addr_2 : 4
		weight_temp_V_load : 5
	State 27
	State 28
		tmp_29 : 1
		StgValue_265 : 2
	State 29
		exitcond_flatten22 : 1
		indvar_flatten_next2_4 : 1
		StgValue_274 : 2
		i_8 : 1
		exitcond_flatten23 : 1
		j_2_mid : 2
		i_2_cast5_mid2_v : 2
		not_exitcond_flatten_2 : 2
		exitcond52 : 1
		exitcond_mid : 2
		tmp_466 : 2
		k_2_mid2 : 2
		indvar_flatten66_op : 1
		indvar_flatten_next2_3 : 2
	State 30
		p_shl20_cast : 1
		p_shl21_cast : 1
		tmp_465 : 2
		j_2_cast4_mid2 : 1
		j_2_cast4_mid2_cast : 2
		tmp_467 : 3
		empty_147 : 1
	State 31
		p_shl19_cast : 1
		tmp_468 : 2
		tmp_469 : 3
		tmp_615_cast : 4
		output_V_addr_1 : 5
		output_V_load : 6
	State 32
		tmp_529 : 1
		StgValue_312 : 2
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |    indvar_flatten_next2_fu_508   |    0    |    35   |    15   |
|          |    indvar_flatten13_op_fu_520    |    0    |    23   |    11   |
|          |            i_6_fu_534            |    0    |    20   |    10   |
|          |            j_6_fu_571            |    0    |    11   |    8    |
|          |     indvar_flatten_op_fu_590     |    0    |    17   |    9    |
|          |          tmp_450_fu_641          |    0    |    29   |    13   |
|          |            k_5_fu_685            |    0    |    11   |    8    |
|          |          tmp_453_fu_721          |    0    |    0    |    11   |
|          |            p_1_fu_727            |    0    |    11   |    8    |
|          |          tmp_455_fu_752          |    0    |    0    |    11   |
|          |            sum_fu_758            |    0    |   101   |    37   |
|          |   indvar_flatten_next2_2_fu_775  |    0    |    50   |    20   |
|          |    indvar_flatten44_op_fu_819    |    0    |    41   |    17   |
|          |            i_7_fu_833            |    0    |    20   |    10   |
|          |          tmp_458_fu_882          |    0    |    0    |    11   |
|          |            j_7_fu_888            |    0    |    23   |    11   |
|          |          tmp_460_fu_905          |    0    |    0    |    11   |
|          |            k_4_fu_911            |    0    |    23   |    11   |
|          |          tmp_461_fu_934          |    0    |    0    |    11   |
|          |          tmp_462_fu_943          |    0    |    0    |    11   |
|          |            h_34_fu_974           |    0    |    23   |    11   |
|          |            m_7_fu_990            |    0    |    11   |    8    |
|          |            tmp1_fu_996           |    0    |    11   |    8    |
|          |           tmp_s_fu_1006          |    0    |    23   |    11   |
|    add   |           w_44_fu_1016           |    0    |    23   |    11   |
|          |            n_7_fu_1032           |    0    |    11   |    8    |
|          |           tmp2_fu_1038           |    0    |    11   |    8    |
|          |          tmp_27_fu_1048          |    0    |    23   |    11   |
|          |          tmp_472_fu_1086         |    0    |    0    |    11   |
|          |          tmp_473_fu_1092         |    0    |    0    |    11   |
|          |          tmp_474_fu_1117         |    0    |    0    |    11   |
|          |          tmp_475_fu_1123         |    0    |    0    |    11   |
|          |           ci_17_fu_1139          |    0    |    11   |    8    |
|          |          tmp_478_fu_1173         |    0    |    0    |    11   |
|          |          tmp_479_fu_1179         |    0    |    0    |    11   |
|          |          tmp_480_fu_1204         |    0    |    0    |    11   |
|          |          tmp_481_fu_1210         |    0    |    0    |    11   |
|          |          tmp_484_fu_1242         |    0    |    29   |    13   |
|          |          tmp_486_fu_1269         |    0    |    0    |    11   |
|          |           co_34_fu_1288          |    0    |    20   |    10   |
|          |          tmp_488_fu_1306         |    0    |    0    |    11   |
|          |  indvar_flatten_next2_4_fu_1322  |    0    |    50   |    20   |
|          |            i_8_fu_1328           |    0    |    20   |    10   |
|          |    indvar_flatten66_op_fu_1388   |    0    |    41   |    17   |
|          |          tmp_465_fu_1424         |    0    |    0    |    11   |
|          |            j_8_fu_1430           |    0    |    23   |    11   |
|          |          tmp_467_fu_1445         |    0    |    0    |    11   |
|          |            k_6_fu_1451           |    0    |    23   |    11   |
|          |          tmp_468_fu_1474         |    0    |    0    |    11   |
|          |          tmp_469_fu_1483         |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_448_fu_610          |    0    |    26   |    12   |
|          |          tmp_451_fu_663          |    0    |    0    |    11   |
|    sub   |          tmp_454_fu_744          |    0    |    0    |    11   |
|          |          tmp_483_fu_1232         |    0    |    26   |    12   |
|          |          tmp_485_fu_1263         |    0    |    0    |    11   |
|          |          tmp_487_fu_1301         |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |    indvar_flatten_next1_fu_526   |    0    |    0    |    6    |
|          |           j_mid_fu_540           |    0    |    0    |    2    |
|          |       i_cast_mid2_v_fu_547       |    0    |    0    |    5    |
|          |        j_cast_mid2_fu_582        |    0    |    0    |    2    |
|          |           k_mid_fu_631           |    0    |    0    |    2    |
|          |           p_mid2_fu_701          |    0    |    0    |    2    |
|          |        k_cast_mid2_fu_709        |    0    |    0    |    2    |
|          |    indvar_flatten_next_fu_733    |    0    |    0    |    4    |
|  select  |          k_1_mid2_fu_811         |    0    |    0    |    6    |
|          |   indvar_flatten_next2_1_fu_825  |    0    |    0    |    12   |
|          |          j_1_mid_fu_839          |    0    |    0    |    6    |
|          |      i_1_cast_mid2_v_fu_846      |    0    |    0    |    5    |
|          |       j_1_cast_mid2_fu_894       |    0    |    0    |    6    |
|          |          j_2_mid_fu_1340         |    0    |    0    |    6    |
|          |     i_2_cast5_mid2_v_fu_1348     |    0    |    0    |    5    |
|          |         k_2_mid2_fu_1380         |    0    |    0    |    6    |
|          |  indvar_flatten_next2_3_fu_1394  |    0    |    0    |    12   |
|          |      j_2_cast4_mid2_fu_1435      |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|          |      exitcond_flatten_fu_502     |    0    |    0    |    5    |
|          |     exitcond_flatten18_fu_514    |    0    |    0    |    3    |
|          |     exitcond_flatten19_fu_559    |    0    |    0    |    2    |
|          |          exitcond_fu_620         |    0    |    0    |    1    |
|          |     exitcond_flatten20_fu_769    |    0    |    0    |    8    |
|          |     exitcond_flatten21_fu_781    |    0    |    0    |    6    |
|          |         exitcond49_fu_793        |    0    |    0    |    3    |
|   icmp   |         exitcond50_fu_958        |    0    |    0    |    3    |
|          |         exitcond51_fu_968        |    0    |    0    |    3    |
|          |         exitcond53_fu_984        |    0    |    0    |    1    |
|          |        exitcond54_fu_1026        |    0    |    0    |    1    |
|          |        exitcond55_fu_1133        |    0    |    0    |    1    |
|          |        exitcond56_fu_1282        |    0    |    0    |    2    |
|          |    exitcond_flatten22_fu_1316    |    0    |    0    |    8    |
|          |    exitcond_flatten23_fu_1334    |    0    |    0    |    6    |
|          |        exitcond52_fu_1362        |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_449_fu_577          |    0    |    0    |    2    |
|          |   not_exitcond_flatten_4_fu_674  |    0    |    0    |    2    |
|    or    |          tmp_452_fu_691          |    0    |    0    |    2    |
|          |          tmp_525_fu_696          |    0    |    0    |    2    |
|          |          tmp_459_fu_805          |    0    |    0    |    2    |
|          |          tmp_466_fu_1374         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |    exitcond_flatten_mid_fu_565   |    0    |    0    |    2    |
|          |       exitcond73_mid_fu_626      |    0    |    0    |    2    |
|    and   |      exitcond73_mid1_fu_679      |    0    |    0    |    2    |
|          |       exitcond70_mid_fu_799      |    0    |    0    |    2    |
|          |       exitcond_mid_fu_1368       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |    not_exitcond_flatten_fu_554   |    0    |    0    |    2    |
|    xor   |    exitcond_flatten_not_fu_669   |    0    |    0    |    2    |
|          |   not_exitcond_flatten_1_fu_787  |    0    |    0    |    2    |
|          |  not_exitcond_flatten_2_fu_1356  |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1502           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   | conv1_weight_V3_read_read_fu_142 |    0    |    0    |    0    |
|          |  weight_V_addr_read_read_fu_155  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_148        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      i_cast_mid2_cast_fu_596     |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_606        |    0    |    0    |    0    |
|          |      j_cast_mid2_cast_fu_638     |    0    |    0    |    0    |
|          |      k_cast_mid2_cast_fu_717     |    0    |    0    |    0    |
|          |           p_cast_fu_749          |    0    |    0    |    0    |
|          |       i_1_cast_mid2_fu_853       |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_866        |    0    |    0    |    0    |
|          |        p_shl6_cast_fu_878        |    0    |    0    |    0    |
|          |     j_1_cast_mid2_cast_fu_901    |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_930        |    0    |    0    |    0    |
|          |       k_1_cast_cast_fu_940       |    0    |    0    |    0    |
|          |        tmp_606_cast_fu_949       |    0    |    0    |    0    |
|          |        h_cast_cast_fu_954        |    0    |    0    |    0    |
|          |        w_cast_cast_fu_964        |    0    |    0    |    0    |
|          |          m_cast9_fu_980          |    0    |    0    |    0    |
|          |       tmp_cast_cast_fu_1012      |    0    |    0    |    0    |
|          |       n_cast8_cast_fu_1022       |    0    |    0    |    0    |
|   zext   |     tmp_27_cast_cast_fu_1054     |    0    |    0    |    0    |
|          |       ci_cast7_cast_fu_1058      |    0    |    0    |    0    |
|          |        p_shl9_cast_fu_1070       |    0    |    0    |    0    |
|          |       p_shl10_cast_fu_1082       |    0    |    0    |    0    |
|          |        p_shl8_cast_fu_1113       |    0    |    0    |    0    |
|          |       tmp_623_cast_fu_1128       |    0    |    0    |    0    |
|          |       co_cast6_cast_fu_1145      |    0    |    0    |    0    |
|          |       p_shl16_cast_fu_1157       |    0    |    0    |    0    |
|          |       p_shl17_cast_fu_1169       |    0    |    0    |    0    |
|          |       p_shl15_cast_fu_1200       |    0    |    0    |    0    |
|          |       tmp_631_cast_fu_1215       |    0    |    0    |    0    |
|          |       p_shl13_cast_fu_1228       |    0    |    0    |    0    |
|          |       tmp_640_cast_fu_1311       |    0    |    0    |    0    |
|          |       p_shl20_cast_fu_1409       |    0    |    0    |    0    |
|          |       p_shl21_cast_fu_1420       |    0    |    0    |    0    |
|          |    j_2_cast4_mid2_cast_fu_1441   |    0    |    0    |    0    |
|          |       p_shl19_cast_fu_1470       |    0    |    0    |    0    |
|          |      k_2_cast3_cast_fu_1480      |    0    |    0    |    0    |
|          |       tmp_615_cast_fu_1489       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_599            |    0    |    0    |    0    |
|          |          tmp_524_fu_651          |    0    |    0    |    0    |
|          |          tmp_456_fu_858          |    0    |    0    |    0    |
|          |          tmp_457_fu_870          |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_916        |    0    |    0    |    0    |
|          |          tmp_527_fu_923          |    0    |    0    |    0    |
|          |          tmp_470_fu_1062         |    0    |    0    |    0    |
|          |          tmp_471_fu_1074         |    0    |    0    |    0    |
|          |        p_shl7_cast_fu_1097       |    0    |    0    |    0    |
|          |          tmp_530_fu_1105         |    0    |    0    |    0    |
|bitconcatenate|          tmp_476_fu_1149         |    0    |    0    |    0    |
|          |          tmp_477_fu_1161         |    0    |    0    |    0    |
|          |       p_shl14_cast_fu_1184       |    0    |    0    |    0    |
|          |          tmp_531_fu_1192         |    0    |    0    |    0    |
|          |          tmp_482_fu_1220         |    0    |    0    |    0    |
|          |          tmp_532_fu_1251         |    0    |    0    |    0    |
|          |       p_shl11_cast_fu_1294       |    0    |    0    |    0    |
|          |          tmp_463_fu_1402         |    0    |    0    |    0    |
|          |          tmp_464_fu_1413         |    0    |    0    |    0    |
|          |       p_shl18_cast_fu_1456       |    0    |    0    |    0    |
|          |          tmp_528_fu_1463         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_586_cast_fu_616       |    0    |    0    |    0    |
|          |        tmp_588_cast_fu_647       |    0    |    0    |    0    |
|          |           p_shl1_fu_659          |    0    |    0    |    0    |
|   sext   |         tmp1_cast_fu_1002        |    0    |    0    |    0    |
|          |         tmp2_cast_fu_1044        |    0    |    0    |    0    |
|          |       tmp_633_cast_fu_1238       |    0    |    0    |    0    |
|          |       tmp_634_cast_fu_1247       |    0    |    0    |    0    |
|          |           p_shl_fu_1259          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |          tmp_526_fu_739          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |          tmp_533_fu_1274         |    0    |    0    |    0    |
|          |          tmp_534_fu_1278         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|          tmp_529_fu_1494         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |   820   |   833   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|weight_temp_V|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    1   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      bias_V_addr_reg_1665     |    5   |
|         ci_17_reg_1751        |    2   |
|     ci_cast7_cast_reg_1738    |    9   |
|           ci_reg_425          |    2   |
|         co_34_reg_1775        |    5   |
|           co_reg_436          |    5   |
| conv1_weight_V3_read_reg_1508 |   32   |
|      exitcond50_reg_1680      |    1   |
|      exitcond56_reg_1771      |    1   |
|    exitcond70_mid_reg_1633    |    1   |
|  exitcond_flatten18_reg_1522  |    1   |
|  exitcond_flatten19_reg_1549  |    1   |
|  exitcond_flatten20_reg_1618  |    1   |
|  exitcond_flatten21_reg_1627  |    1   |
|  exitcond_flatten22_reg_1800  |    1   |
| exitcond_flatten_mid_reg_1554 |    1   |
|   exitcond_flatten_reg_1513   |    1   |
|     exitcond_mid_reg_1822     |    1   |
|         h_34_reg_1692         |    6   |
|      h_cast_cast_reg_1675     |   11   |
|           h_reg_379           |    6   |
|    i_1_cast_mid2_v_reg_1649   |    5   |
|          i_1_reg_333          |    5   |
|   i_2_cast5_mid2_v_reg_1815   |    5   |
|          i_2_reg_458          |    5   |
|     i_cast_mid2_v_reg_1537    |    5   |
|           i_reg_251           |    5   |
|    indvar_flatten13_reg_263   |    6   |
|    indvar_flatten14_reg_240   |   10   |
|    indvar_flatten15_reg_322   |   15   |
|    indvar_flatten16_reg_345   |   12   |
|    indvar_flatten17_reg_447   |   15   |
|    indvar_flatten18_reg_469   |   12   |
| indvar_flatten_next1_reg_1532 |    6   |
|indvar_flatten_next2_1_reg_1644|   12   |
|indvar_flatten_next2_2_reg_1622|   15   |
|indvar_flatten_next2_3_reg_1833|   12   |
|indvar_flatten_next2_4_reg_1804|   15   |
| indvar_flatten_next2_reg_1517 |   10   |
|  indvar_flatten_next_reg_1597 |    4   |
|   indvar_flatten_op_reg_1571  |    4   |
|     indvar_flatten_reg_286    |    4   |
|     input_V_addr_reg_1743     |   12   |
|     input_V_load_reg_1790     |    8   |
|     j_1_cast_mid2_reg_1654    |    6   |
|          j_1_reg_356          |    6   |
|    j_2_cast4_mid2_reg_1838    |    6   |
|        j_2_mid_reg_1809       |    6   |
|          j_2_reg_480          |    6   |
|      j_cast_mid2_reg_1565     |    2   |
|           j_reg_274           |    2   |
|       k_1_mid2_reg_1638       |    6   |
|          k_1_reg_368          |    6   |
|       k_2_mid2_reg_1827       |    6   |
|          k_2_reg_491          |    6   |
|          k_4_reg_1670         |    6   |
|          k_6_reg_1849         |    6   |
|      k_cast_mid2_reg_1581     |    2   |
|           k_reg_298           |    2   |
|          m_7_reg_1705         |    2   |
|        m_cast9_reg_1697       |   32   |
|           m_reg_403           |    2   |
|          n_7_reg_1728         |    2   |
|     n_cast8_cast_reg_1720     |   11   |
|           n_reg_414           |    2   |
| not_exitcond_flatten_reg_1544 |    1   |
|    output_V_addr_1_reg_1854   |   15   |
|    output_V_addr_2_reg_1756   |   15   |
|    output_V_load_1_reg_1795   |    8   |
|          p_1_reg_1592         |    2   |
|        p_mid2_reg_1576        |    2   |
|           p_reg_310           |    2   |
|   tmp_27_cast_cast_reg_1733   |   13   |
|        tmp_449_reg_1559       |    1   |
|        tmp_453_reg_1586       |   32   |
|        tmp_455_reg_1602       |   32   |
|        tmp_460_reg_1659       |   11   |
|        tmp_467_reg_1843       |   11   |
|        tmp_533_reg_1761       |   11   |
|        tmp_534_reg_1766       |    9   |
|     tmp_cast_cast_reg_1710    |    8   |
|         w_44_reg_1715         |    6   |
|      w_cast_cast_reg_1684     |   16   |
|           w_reg_391           |    6   |
|  weight_V_addr_read_reg_1613  |    8   |
|     weight_V_addr_reg_1607    |    8   |
| weight_temp_V_addr_2_reg_1780 |   10   |
|  weight_temp_V_load_reg_1785  |    8   |
+-------------------------------+--------+
|             Total             |   656  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_168   |  p0  |   4  |  10  |   40   ||    21   |
|    grp_access_fu_168   |  p1  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_188   |  p0  |   2  |   5  |   10   ||    9    |
|    grp_access_fu_200   |  p0  |   4  |  15  |   60   ||    21   |
|    grp_access_fu_200   |  p1  |   3  |   8  |   24   ||    15   |
|        i_reg_251       |  p0  |   2  |   5  |   10   ||    9    |
|        j_reg_274       |  p0  |   2  |   2  |    4   ||    9    |
| indvar_flatten_reg_286 |  p0  |   2  |   4  |    8   ||    9    |
|        k_reg_298       |  p0  |   2  |   2  |    4   ||    9    |
|        p_reg_310       |  p0  |   2  |   2  |    4   ||    9    |
|       i_1_reg_333      |  p0  |   2  |   5  |   10   ||    9    |
|       j_1_reg_356      |  p0  |   2  |   6  |   12   ||    9    |
|        h_reg_379       |  p0  |   2  |   6  |   12   ||    9    |
|        w_reg_391       |  p0  |   2  |   6  |   12   ||    9    |
|       grp_fu_1502      |  p0  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   242  ||  24.745 ||   165   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   820  |   833  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   24   |    -   |   165  |
|  Register |    -   |    -   |    -   |   656  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   24   |  1476  |   998  |
+-----------+--------+--------+--------+--------+--------+
