[2021-09-09 10:07:43,122]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 10:07:43,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:43,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; ".

Peak memory: 14381056 bytes

[2021-09-09 10:07:43,416]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:43,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 10:07:43,579]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 10:07:43,580]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:43,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :83
		klut.num_gates():61
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 7409664 bytes

[2021-09-09 10:07:43,613]mapper_test.py:220:[INFO]: area: 61 level: 4
[2021-09-09 12:10:14,644]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 12:10:14,644]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:14,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; ".

Peak memory: 14221312 bytes

[2021-09-09 12:10:14,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:15,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34734080 bytes

[2021-09-09 12:10:15,098]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 12:10:15,098]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:17,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :67
score:100
	Report mapping result:
		klut_size()     :83
		klut.num_gates():61
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15753216 bytes

[2021-09-09 12:10:17,006]mapper_test.py:220:[INFO]: area: 61 level: 4
[2021-09-09 13:39:49,834]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 13:39:49,834]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:50,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; ".

Peak memory: 14082048 bytes

[2021-09-09 13:39:50,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:50,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34975744 bytes

[2021-09-09 13:39:50,257]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 13:39:50,258]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:52,109]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :67
score:100
	Report mapping result:
		klut_size()     :83
		klut.num_gates():61
		max delay       :4
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15872000 bytes

[2021-09-09 13:39:52,110]mapper_test.py:220:[INFO]: area: 61 level: 4
[2021-09-09 15:11:01,273]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 15:11:01,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:01,274]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:01,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 15:11:01,409]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 15:11:01,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:03,427]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15912960 bytes

[2021-09-09 15:11:03,428]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 15:40:05,558]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 15:40:05,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:05,558]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:05,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34684928 bytes

[2021-09-09 15:40:05,693]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 15:40:05,694]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:07,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15794176 bytes

[2021-09-09 15:40:07,716]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 16:18:08,967]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 16:18:08,967]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:08,967]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:09,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 16:18:09,103]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 16:18:09,103]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:11,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15859712 bytes

[2021-09-09 16:18:11,086]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 16:52:54,815]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 16:52:54,815]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:54,816]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:54,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34615296 bytes

[2021-09-09 16:52:54,989]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 16:52:54,989]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:56,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15720448 bytes

[2021-09-09 16:52:56,992]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-09 17:29:13,682]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-09 17:29:13,683]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:13,683]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:13,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34811904 bytes

[2021-09-09 17:29:13,824]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-09 17:29:13,825]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:15,808]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15921152 bytes

[2021-09-09 17:29:15,809]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-13 23:33:30,707]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-13 23:33:30,708]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:30,708]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:30,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34189312 bytes

[2021-09-13 23:33:30,833]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-13 23:33:30,833]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:32,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 13070336 bytes

[2021-09-13 23:33:32,556]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-13 23:43:00,414]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-13 23:43:00,414]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:00,414]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:00,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34238464 bytes

[2021-09-13 23:43:00,544]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-13 23:43:00,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:00,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 7184384 bytes

[2021-09-13 23:43:00,575]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-14 09:03:33,769]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-14 09:03:33,769]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:33,769]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:33,935]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34025472 bytes

[2021-09-14 09:03:33,936]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-14 09:03:33,937]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:35,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 15937536 bytes

[2021-09-14 09:03:35,669]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-14 09:21:58,347]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-14 09:21:58,348]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:58,348]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:58,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34082816 bytes

[2021-09-14 09:21:58,473]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-14 09:21:58,474]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:58,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 7454720 bytes

[2021-09-14 09:21:58,515]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-15 15:36:31,873]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-15 15:36:31,874]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:31,874]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:31,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34263040 bytes

[2021-09-15 15:36:31,994]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-15 15:36:31,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:33,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 14934016 bytes

[2021-09-15 15:36:33,576]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-15 15:55:15,348]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-15 15:55:15,348]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:15,348]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:15,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34304000 bytes

[2021-09-15 15:55:15,464]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-15 15:55:15,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:15,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 6791168 bytes

[2021-09-15 15:55:15,497]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-18 14:06:57,935]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-18 14:06:57,935]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:57,935]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:58,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34230272 bytes

[2021-09-18 14:06:58,048]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-18 14:06:58,048]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:59,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 13107200 bytes

[2021-09-18 14:06:59,667]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-18 16:31:29,472]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-18 16:31:29,472]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:29,473]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:29,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34271232 bytes

[2021-09-18 16:31:29,643]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-18 16:31:29,643]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:31,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 12488704 bytes

[2021-09-18 16:31:31,308]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-22 09:00:38,849]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-22 09:00:38,850]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:38,850]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:39,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34242560 bytes

[2021-09-22 09:00:39,011]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-22 09:00:39,012]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:39,820]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11567104 bytes

[2021-09-22 09:00:39,820]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-22 11:30:09,314]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-22 11:30:09,314]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:09,314]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:09,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34082816 bytes

[2021-09-22 11:30:09,426]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-22 11:30:09,427]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:11,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-09-22 11:30:11,070]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-23 16:49:24,799]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-23 16:49:24,799]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:24,799]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:24,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34082816 bytes

[2021-09-23 16:49:24,916]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 16:49:24,917]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:26,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11669504 bytes

[2021-09-23 16:49:26,600]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-23 17:12:14,685]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-23 17:12:14,685]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:14,686]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:14,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34385920 bytes

[2021-09-23 17:12:14,798]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 17:12:14,798]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:16,409]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 12058624 bytes

[2021-09-23 17:12:16,410]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-23 18:13:56,299]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-23 18:13:56,299]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:56,299]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:56,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 18:13:56,412]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-23 18:13:56,412]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:57,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11771904 bytes

[2021-09-23 18:13:57,993]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-27 16:41:02,067]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-27 16:41:02,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:02,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:02,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34066432 bytes

[2021-09-27 16:41:02,186]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-27 16:41:02,186]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:03,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11948032 bytes

[2021-09-27 16:41:03,807]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-27 17:47:45,246]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-27 17:47:45,247]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:45,247]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:45,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34181120 bytes

[2021-09-27 17:47:45,367]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-27 17:47:45,367]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:46,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
balancing!
	current map manager:
		current min nodes:124
		current min depth:7
rewriting!
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-27 17:47:46,969]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-28 02:13:58,645]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-28 02:13:58,645]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:58,645]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:58,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34664448 bytes

[2021-09-28 02:13:58,760]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-28 02:13:58,761]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:00,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11890688 bytes

[2021-09-28 02:14:00,431]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-28 16:53:16,448]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-28 16:53:16,449]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:16,449]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:16,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34045952 bytes

[2021-09-28 16:53:16,561]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-28 16:53:16,561]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:18,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-09-28 16:53:18,162]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-09-28 17:32:19,347]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-09-28 17:32:19,348]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:19,348]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:19,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34304000 bytes

[2021-09-28 17:32:19,519]mapper_test.py:156:[INFO]: area: 48 level: 4
[2021-09-28 17:32:19,520]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:21,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 12341248 bytes

[2021-09-28 17:32:21,210]mapper_test.py:220:[INFO]: area: 64 level: 4
[2021-10-09 10:43:40,558]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-09 10:43:40,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:40,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:40,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34217984 bytes

[2021-10-09 10:43:40,671]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 10:43:40,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:40,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 7192576 bytes

[2021-10-09 10:43:40,723]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-09 11:26:12,224]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-09 11:26:12,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:12,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:12,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34230272 bytes

[2021-10-09 11:26:12,338]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 11:26:12,338]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:12,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 7163904 bytes

[2021-10-09 11:26:12,388]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-09 16:34:22,307]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-09 16:34:22,307]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:22,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:22,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34381824 bytes

[2021-10-09 16:34:22,419]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 16:34:22,420]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:23,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-09 16:34:23,231]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-09 16:51:25,333]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-09 16:51:25,333]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:25,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:25,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34131968 bytes

[2021-10-09 16:51:25,448]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-09 16:51:25,449]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:26,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11341824 bytes

[2021-10-09 16:51:26,270]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-12 11:03:48,470]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-12 11:03:48,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:48,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:48,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34238464 bytes

[2021-10-12 11:03:48,589]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 11:03:48,589]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:50,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-10-12 11:03:50,325]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-12 11:20:32,081]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-12 11:20:32,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:32,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:32,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34062336 bytes

[2021-10-12 11:20:32,201]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 11:20:32,201]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:32,284]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 6852608 bytes

[2021-10-12 11:20:32,284]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-12 13:39:17,962]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-12 13:39:17,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:17,963]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:18,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34197504 bytes

[2021-10-12 13:39:18,078]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 13:39:18,078]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:19,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11513856 bytes

[2021-10-12 13:39:19,805]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-12 15:09:55,718]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-12 15:09:55,719]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:55,719]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:55,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34246656 bytes

[2021-10-12 15:09:55,834]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 15:09:55,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:57,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11632640 bytes

[2021-10-12 15:09:57,503]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-12 18:54:57,906]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-12 18:54:57,906]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:57,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:58,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34037760 bytes

[2021-10-12 18:54:58,025]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-12 18:54:58,025]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:59,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-10-12 18:54:59,770]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-18 11:48:28,957]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-18 11:48:28,958]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:28,958]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:29,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34418688 bytes

[2021-10-18 11:48:29,125]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-18 11:48:29,126]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:30,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-10-18 11:48:30,804]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-18 12:04:43,939]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-18 12:04:43,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:43,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:44,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34148352 bytes

[2021-10-18 12:04:44,060]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-18 12:04:44,060]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:44,083]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 6053888 bytes

[2021-10-18 12:04:44,083]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-19 14:12:39,720]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-19 14:12:39,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:39,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:39,837]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34312192 bytes

[2021-10-19 14:12:39,838]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-19 14:12:39,839]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:39,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-19 14:12:39,861]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-22 13:35:38,400]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-22 13:35:38,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:38,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:38,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34193408 bytes

[2021-10-22 13:35:38,517]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 13:35:38,517]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:38,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 8888320 bytes

[2021-10-22 13:35:38,577]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-22 13:56:31,166]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-22 13:56:31,167]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:31,167]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:31,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34418688 bytes

[2021-10-22 13:56:31,288]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 13:56:31,288]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:31,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 8781824 bytes

[2021-10-22 13:56:31,383]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-22 14:03:00,839]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-22 14:03:00,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:00,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:00,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34553856 bytes

[2021-10-22 14:03:00,965]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 14:03:00,965]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:00,993]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-22 14:03:00,993]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-22 14:06:22,005]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-22 14:06:22,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:22,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:22,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34226176 bytes

[2021-10-22 14:06:22,125]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-22 14:06:22,125]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:22,145]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 5853184 bytes

[2021-10-22 14:06:22,146]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-23 13:37:50,530]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-23 13:37:50,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:50,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:50,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34213888 bytes

[2021-10-23 13:37:50,698]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-23 13:37:50,698]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:52,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :81
score:100
	Report mapping result:
		klut_size()     :105
		klut.num_gates():83
		max delay       :4
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11816960 bytes

[2021-10-23 13:37:52,399]mapper_test.py:224:[INFO]: area: 83 level: 4
[2021-10-24 17:49:33,434]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-24 17:49:33,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:33,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:33,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34148352 bytes

[2021-10-24 17:49:33,551]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-24 17:49:33,552]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:35,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :81
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11829248 bytes

[2021-10-24 17:49:35,217]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-24 18:09:58,920]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-24 18:09:58,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:58,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:59,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34537472 bytes

[2021-10-24 18:09:59,083]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-24 18:09:59,084]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:00,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
	current map manager:
		current min nodes:124
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :62
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :79
score:100
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11829248 bytes

[2021-10-24 18:10:00,744]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-26 10:26:16,038]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-26 10:26:16,038]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:16,038]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:16,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34426880 bytes

[2021-10-26 10:26:16,200]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 10:26:16,200]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:16,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	current map manager:
		current min nodes:124
		current min depth:9
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 5935104 bytes

[2021-10-26 10:26:16,230]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-26 11:07:59,874]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-26 11:07:59,874]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:59,874]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:59,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34119680 bytes

[2021-10-26 11:07:59,990]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 11:07:59,990]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:01,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11419648 bytes

[2021-10-26 11:08:01,661]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-26 11:28:32,139]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-26 11:28:32,139]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:32,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:32,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34316288 bytes

[2021-10-26 11:28:32,306]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 11:28:32,306]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:33,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :93
		klut.num_gates():71
		max delay       :4
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-26 11:28:33,976]mapper_test.py:224:[INFO]: area: 71 level: 4
[2021-10-26 12:26:35,178]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-26 12:26:35,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:35,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:35,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34054144 bytes

[2021-10-26 12:26:35,298]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 12:26:35,298]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:36,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 11530240 bytes

[2021-10-26 12:26:36,969]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-10-26 14:13:41,656]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-26 14:13:41,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:41,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:41,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34283520 bytes

[2021-10-26 14:13:41,777]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-26 14:13:41,777]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:41,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 5943296 bytes

[2021-10-26 14:13:41,800]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-29 16:10:46,777]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-10-29 16:10:46,778]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:46,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:46,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34418688 bytes

[2021-10-29 16:10:46,897]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-10-29 16:10:46,897]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:46,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():77
		max delay       :4
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
Peak memory: 6012928 bytes

[2021-10-29 16:10:46,919]mapper_test.py:224:[INFO]: area: 77 level: 4
[2021-11-03 09:52:49,758]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-03 09:52:49,758]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:49,759]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:49,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34529280 bytes

[2021-11-03 09:52:49,877]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 09:52:49,878]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:49,905]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():77
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig_output.v
	Peak memory: 6049792 bytes

[2021-11-03 09:52:49,906]mapper_test.py:226:[INFO]: area: 77 level: 4
[2021-11-03 10:05:01,342]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-03 10:05:01,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:01,343]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:01,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34349056 bytes

[2021-11-03 10:05:01,468]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 10:05:01,468]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:01,501]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():81
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig_output.v
	Peak memory: 6123520 bytes

[2021-11-03 10:05:01,502]mapper_test.py:226:[INFO]: area: 81 level: 4
[2021-11-03 13:45:01,465]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-03 13:45:01,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:01,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:01,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34054144 bytes

[2021-11-03 13:45:01,583]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 13:45:01,584]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:01,625]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():81
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig_output.v
	Peak memory: 6078464 bytes

[2021-11-03 13:45:01,625]mapper_test.py:226:[INFO]: area: 81 level: 4
[2021-11-03 13:51:16,627]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-03 13:51:16,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:16,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:16,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34295808 bytes

[2021-11-03 13:51:16,799]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-03 13:51:16,799]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:16,834]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():81
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :36
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig_output.v
	Peak memory: 6049792 bytes

[2021-11-03 13:51:16,834]mapper_test.py:226:[INFO]: area: 81 level: 4
[2021-11-04 15:58:15,477]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-04 15:58:15,478]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:15,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:15,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34197504 bytes

[2021-11-04 15:58:15,608]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-04 15:58:15,608]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:15,643]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig_output.v
	Peak memory: 6193152 bytes

[2021-11-04 15:58:15,644]mapper_test.py:226:[INFO]: area: 57 level: 4
[2021-11-16 12:28:53,426]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-16 12:28:53,426]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:53,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:53,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34234368 bytes

[2021-11-16 12:28:53,547]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-16 12:28:53,547]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:53,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.002639 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-16 12:28:53,580]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:17:51,118]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-16 14:17:51,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:51,119]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:51,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34455552 bytes

[2021-11-16 14:17:51,233]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-16 14:17:51,233]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:51,254]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.001999 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 5767168 bytes

[2021-11-16 14:17:51,254]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:24:12,900]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-16 14:24:12,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:12,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:13,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34074624 bytes

[2021-11-16 14:24:13,016]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-16 14:24:13,016]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:13,038]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.001632 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-16 14:24:13,038]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-17 16:36:50,343]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-17 16:36:50,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:50,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:50,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34160640 bytes

[2021-11-17 16:36:50,460]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-17 16:36:50,461]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:50,482]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.001712 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-17 16:36:50,482]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-18 10:19:29,944]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-18 10:19:29,944]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:29,945]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:30,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34246656 bytes

[2021-11-18 10:19:30,064]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-18 10:19:30,065]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:30,089]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.004399 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6590464 bytes

[2021-11-18 10:19:30,089]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-23 16:12:20,663]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-23 16:12:20,663]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:20,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:20,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34373632 bytes

[2021-11-23 16:12:20,781]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-23 16:12:20,781]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:20,804]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.004141 secs
	Report mapping result:
		klut_size()     :83
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6078464 bytes

[2021-11-23 16:12:20,805]mapper_test.py:228:[INFO]: area: 61 level: 4
[2021-11-23 16:43:19,307]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-23 16:43:19,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:19,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:19,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34144256 bytes

[2021-11-23 16:43:19,482]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-23 16:43:19,482]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:19,519]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.006581 secs
	Report mapping result:
		klut_size()     :83
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6262784 bytes

[2021-11-23 16:43:19,520]mapper_test.py:228:[INFO]: area: 61 level: 4
[2021-11-24 11:39:25,838]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 11:39:25,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:25,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:26,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 11:39:26,006]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 11:39:26,006]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:26,029]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.00014 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-24 11:39:26,030]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-24 12:02:39,744]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 12:02:39,744]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:39,744]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:39,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34193408 bytes

[2021-11-24 12:02:39,864]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:02:39,864]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:39,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.000162 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6234112 bytes

[2021-11-24 12:02:39,891]mapper_test.py:228:[INFO]: area: 64 level: 4
[2021-11-24 12:06:29,862]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 12:06:29,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:29,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:29,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34410496 bytes

[2021-11-24 12:06:29,979]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:06:29,979]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:30,013]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.002753 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6197248 bytes

[2021-11-24 12:06:30,014]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-24 12:12:02,509]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 12:12:02,510]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:02,510]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:02,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34242560 bytes

[2021-11-24 12:12:02,629]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:12:02,630]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:02,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00063 secs
	Report mapping result:
		klut_size()     :70
		klut.num_gates():48
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-24 12:12:02,655]mapper_test.py:228:[INFO]: area: 48 level: 5
[2021-11-24 12:58:28,092]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 12:58:28,092]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:28,092]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:28,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34406400 bytes

[2021-11-24 12:58:28,216]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 12:58:28,216]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:28,244]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.001772 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 6168576 bytes

[2021-11-24 12:58:28,245]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-24 13:14:59,343]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 13:14:59,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:59,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:59,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34177024 bytes

[2021-11-24 13:14:59,462]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 13:14:59,462]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:01,208]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.001763 secs
Mapping time: 0.002099 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 11415552 bytes

[2021-11-24 13:15:01,209]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-24 13:37:41,158]mapper_test.py:79:[INFO]: run case "s444_comb"
[2021-11-24 13:37:41,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:41,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:41,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     103.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      62.0.  Edge =      183.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      51.0.  Edge =      177.  Cut =      452.  T =     0.00 sec
P:  Del =    4.00.  Ar =      48.0.  Edge =      154.  Cut =      452.  T =     0.00 sec
E:  Del =    4.00.  Ar =      47.0.  Edge =      153.  Cut =      452.  T =     0.00 sec
F:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      150.  Cut =      366.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      364.  T =     0.00 sec
A:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
E:  Del =    4.00.  Ar =      46.0.  Edge =      144.  Cut =      360.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %
Peak memory: 34299904 bytes

[2021-11-24 13:37:41,278]mapper_test.py:160:[INFO]: area: 48 level: 4
[2021-11-24 13:37:41,278]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:42,941]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
Mapping time: 0.00013 secs
Mapping time: 0.000156 secs
	Report mapping result:
		klut_size()     :86
		klut.num_gates():64
		max delay       :4
		max area        :62
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v
	Peak memory: 11309056 bytes

[2021-11-24 13:37:42,942]mapper_test.py:228:[INFO]: area: 64 level: 4
