# system info motor_driver_sim_tb on 2016.11.15.23:00:11
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1479268562
#
#
# Files generated for motor_driver_sim_tb on 2016.11.15.23:00:11
files:
filepath,kind,attributes,module,is_top
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/motor_driver_sim_tb.vhd,VHDL,,motor_driver_sim_tb,true
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim.vhd,VHDL,,motor_driver_sim,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_avalon.vhd,VHDL,,motor_driver_sim_dut,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/pwm.vhd,VHDL,,motor_driver_sim_dut,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0.vhd,VHDL,,motor_driver_sim_mm_interconnect_0,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_dut_avs_s0_agent_rsp_fifo.vho,VHDL,,motor_driver_sim_mm_interconnect_0_dut_avs_s0_agent_rsp_fifo,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_router.vho,VHDL,,motor_driver_sim_mm_interconnect_0_router,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_router_001.vho,VHDL,,motor_driver_sim_mm_interconnect_0_router_001,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_cmd_demux.vho,VHDL,,motor_driver_sim_mm_interconnect_0_cmd_demux,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_cmd_mux.vho,VHDL,,motor_driver_sim_mm_interconnect_0_cmd_mux,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_rsp_mux.vho,VHDL,,motor_driver_sim_mm_interconnect_0_rsp_mux,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,motor_driver_sim_mm_interconnect_0_avalon_st_adapter,false
motor_driver_sim/testbench/motor_driver_sim_tb/simulation/submodules/motor_driver_sim_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho,VHDL,,motor_driver_sim_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
motor_driver_sim_tb.motor_driver_sim_inst,motor_driver_sim
motor_driver_sim_tb.motor_driver_sim_inst.dut,motor_driver_sim_dut
motor_driver_sim_tb.motor_driver_sim_inst.master,altera_avalon_mm_master_bfm_vhdl
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0,motor_driver_sim_mm_interconnect_0
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.master_m0_translator,altera_merlin_master_translator
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.dut_avs_s0_translator,altera_merlin_slave_translator
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.master_m0_agent,altera_merlin_master_agent
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.dut_avs_s0_agent,altera_merlin_slave_agent
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.dut_avs_s0_agent_rsp_fifo,motor_driver_sim_mm_interconnect_0_dut_avs_s0_agent_rsp_fifo
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.router,motor_driver_sim_mm_interconnect_0_router
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.router_001,motor_driver_sim_mm_interconnect_0_router_001
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.cmd_demux,motor_driver_sim_mm_interconnect_0_cmd_demux
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.rsp_demux,motor_driver_sim_mm_interconnect_0_cmd_demux
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.cmd_mux,motor_driver_sim_mm_interconnect_0_cmd_mux
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.rsp_mux,motor_driver_sim_mm_interconnect_0_rsp_mux
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.avalon_st_adapter,motor_driver_sim_mm_interconnect_0_avalon_st_adapter
motor_driver_sim_tb.motor_driver_sim_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,motor_driver_sim_mm_interconnect_0_avalon_st_adapter_error_adapter_0
motor_driver_sim_tb.motor_driver_sim_inst.rst_controller,altera_reset_controller
motor_driver_sim_tb.motor_driver_sim_inst_clk_bfm,altera_avalon_clock_source
motor_driver_sim_tb.motor_driver_sim_inst_motor_pins_bfm,altera_conduit_bfm
motor_driver_sim_tb.motor_driver_sim_inst_reset_bfm,altera_avalon_reset_source
