- role: system
  content: |
    You are an agentic programmer, provide only the code, no additional explainions.

- role: user
  content: |
    Implement the described module in synthesizable Verilog using purely combinational logic
    ```
    {description}
    ```
    Interface specification:
    {interface}

