// Seed: 632449154
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
    , id_3,
    output id_2
);
  assign id_2 = 1;
  logic id_4, id_5;
  assign id_4 = 1 && 1'b0;
endmodule
