0.6
2018.2
Jun 14 2018
20:41:02
E:/code/HDL/CPU_RISCV/sim/testbench.v,1546149416,verilog,,,,testbench,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/common/block_ram/block_ram.v,1546233106,verilog,,E:/code/HDL/CPU_RISCV/src/cpu.v,,dual_port_ram_sync;single_port_ram_sync,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/common/fifo/fifo.v,1541750448,verilog,,E:/code/HDL/CPU_RISCV/src/hci.v,,fifo,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/common/uart/uart.v,1541750448,verilog,,E:/code/HDL/CPU_RISCV/src/common/uart/uart_baud_clk.v,,uart,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/common/uart/uart_baud_clk.v,1541750448,verilog,,E:/code/HDL/CPU_RISCV/src/common/uart/uart_rx.v,,uart_baud_clk,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/common/uart/uart_rx.v,1541750448,verilog,,E:/code/HDL/CPU_RISCV/src/common/uart/uart_tx.v,,uart_rx,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/common/uart/uart_tx.v,1541750448,verilog,,E:/code/HDL/CPU_RISCV/sim/testbench.v,,uart_tx,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/Ctrl.v,1546585802,verilog,,E:/code/HDL/CPU_RISCV/src/core/EXU.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,Ctrl,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/EXU.v,1546652388,verilog,,E:/code/HDL/CPU_RISCV/src/core/IDU.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,EX;ID_EX,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/IDU.v,1546653298,verilog,,E:/code/HDL/CPU_RISCV/src/core/IFU.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,ID;IF_ID,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/IFU.v,1546657778,verilog,,E:/code/HDL/CPU_RISCV/src/core/MAU.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,IF,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/MAU.v,1546602034,verilog,,E:/code/HDL/CPU_RISCV/src/core/Memory_Ctrl.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,MA,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/Memory_Ctrl.v,1546656612,verilog,,E:/code/HDL/CPU_RISCV/src/core/Regfile.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,Memory_Ctrl,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/Regfile.v,1546486664,verilog,,E:/code/HDL/CPU_RISCV/src/core/WBU.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,RegFile,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/WBU.v,1546422012,verilog,,E:/code/HDL/CPU_RISCV/src/common/block_ram/block_ram.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,WB,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/core/defines.v,1546421984,verilog,,,,,,,,,,,,
E:/code/HDL/CPU_RISCV/src/cpu.v,1546491920,verilog,,E:/code/HDL/CPU_RISCV/src/common/fifo/fifo.v,E:/code/HDL/CPU_RISCV/src/core/defines.v,cpu,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/hci.v,1542854794,verilog,,E:/code/HDL/CPU_RISCV/src/ram.v,,hci,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/ram.v,1541750448,verilog,,E:/code/HDL/CPU_RISCV/src/riscv_top.v,,ram,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/HDL/CPU_RISCV/src/riscv_top.v,1546242790,verilog,,E:/code/HDL/CPU_RISCV/src/common/uart/uart.v,,riscv_top,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/cpu0/cpu0.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
E:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1546659052,verilog,,E:/code/HDL/CPU_RISCV/src/core/Ctrl.v,,clk_wiz_0,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1546659052,verilog,,E:/code/cpu0/cpu0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../cpu0.srcs/sources_1/ip/clk_wiz_0,,,,,
