// Seed: 2963796093
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output tri0 id_3
);
  reg id_4;
  reg id_5;
  assign {1, 1, id_2, id_2, id_4, id_5} = id_2;
  initial begin
    if (1) begin
      id_3[1] <= 1;
    end else begin
      @(negedge id_2 == id_0);
      id_5 = id_5;
      id_1 = id_4;
    end
    SystemTFIdentifier(id_2);
    #1;
    id_4 <= 1;
  end
endmodule
