/*
 * asp_codec_reg_adapter.h -- codec driver
 *
 * Copyright (c) 2023 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#ifndef __ASP_CODEC_ADAPTER_REG_H__
#define __ASP_CODEC_ADAPTER_REG_H__

/* clk reg adapter begin */
#define I2S2_RX_L_SRCUP_CLKEN_REG           CODEC_CLK_EN2_REG
#define I2S2_RX_R_SRCUP_CLKEN_REG           CODEC_CLK_EN2_REG
#define I2S2_RX_L_SRCDN_CLKEN_REG           CODEC_CLK_EN2_REG
#define I2S2_RX_R_SRCDN_CLKEN_REG           CODEC_CLK_EN2_REG
#define I2S2_PCM_CLKEN_REG                  CODEC_CLK_EN0_REG
#define I2S2_TX_MIXER2_CLKEN_REG            CODEC_CLK_EN0_REG

#define ADC1_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC2_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC3_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC4_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC5_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC6_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC7_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC8_CIC_D16_CLKEN_REG              CODEC_CLK_EN3_REG

#define ADC1_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC1_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC2_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC2_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC3_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC3_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC4_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC4_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC5_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC5_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC6_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC6_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC7_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC7_CLKEN_REG                      CODEC_CLK_EN2_REG
#define ADC8_0P5_PGA_CLKEN_REG              CODEC_CLK_EN3_REG
#define ADC8_CLKEN_REG                      CODEC_CLK_EN2_REG
#define MIC3_UP_PGA_CLKEN_REG               CODEC_CLK_EN1_REG

#define DMIC1_CLKEN_REG                     CODEC_CLK_EN3_REG
#define DMIC2_CLKEN_REG                     CODEC_CLK_EN3_REG

#define AUDIO_UP_PGA_CLKEN_REG              CODEC_CLK_EN1_REG
#define VOICE_UP_PGA_CLKEN_REG              CODEC_CLK_EN1_REG
#define MIC56_UP_PGA_CLKEN_REG              CODEC_CLK_EN1_REG
#define MIC56_UP_SRCDN_CLKEN_REG            CODEC_CLK_EN1_REG
#define MIC56_UP_AFIFO_CLKEN_REG            CODEC_CLK_EN0_REG
#define MIC78_UP_PGA_CLKEN_REG              CODEC_CLK_EN1_REG
#define MIC78_UP_SRCDN_CLKEN_REG            CODEC_CLK_EN1_REG
#define MIC78_UP_AFIFO_CLKEN_REG            CODEC_CLK_EN0_REG

/* fs reg adapter */
#define FS_I2S2_RX_L_SRCUP_DIN_REG          FS_CTRL7_REG
#define FS_I2S2_RX_L_SRCUP_DOUT_REG         FS_CTRL7_REG
#define FS_I2S2_RX_R_SRCUP_DIN_REG          FS_CTRL7_REG
#define FS_I2S2_RX_R_SRCUP_DOUT_REG         FS_CTRL7_REG
#define FS_I2S2_TX_MIXER2_REG               FS_CTRL6_REG

#define FS_VOICE_UP_PGA_REG                 FS_CTRL5_REG
#define FS_MIC56_UP_AFIFO_REG               FS_CTRL1_REG
#define FS_MIC56_UP_PGA_REG                 FS_CTRL2_REG
#define FS_MIC56_SRCDN_DOUT_REG             FS_CTRL5_REG

/* src reg adapter */
#define I2S2_RX_L_SRCUP_SRC_MODE_REG        SRCUP_CTRL1_REG
#define I2S2_RX_R_SRCUP_SRC_MODE_REG        SRCUP_CTRL1_REG
#define MIC56_UP_SRCDN_SRC_MODE_REG         SRCDN_CTRL0_REG

/* mux reg adapter */

/* reg name adapter */
#define ADC1_UP_PGA_BYPASS_OFFSET			ADC1_UP_PGA_0P5_BYPASS_OFFSET
#define ADC2_UP_PGA_BYPASS_OFFSET           ADC2_UP_PGA_0P5_BYPASS_OFFSET
#define ADC3_UP_PGA_BYPASS_OFFSET           ADC3_UP_PGA_0P5_BYPASS_OFFSET
#define ADC4_UP_PGA_BYPASS_OFFSET           ADC4_UP_PGA_0P5_BYPASS_OFFSET
#define ADC5_UP_PGA_BYPASS_OFFSET           ADC5_UP_PGA_0P5_BYPASS_OFFSET
#define ADC6_UP_PGA_BYPASS_OFFSET           ADC6_UP_PGA_0P5_BYPASS_OFFSET
#define ADC7_UP_PGA_BYPASS_OFFSET           ADC7_UP_PGA_0P5_BYPASS_OFFSET
#define ADC8_UP_PGA_BYPASS_OFFSET           ADC8_UP_PGA_0P5_BYPASS_OFFSET

#define ADC1_UP_PGA_BYPASS_LEN              ADC1_UP_PGA_0P5_BYPASS_LEN
#define ADC2_UP_PGA_BYPASS_LEN              ADC2_UP_PGA_0P5_BYPASS_LEN
#define ADC3_UP_PGA_BYPASS_LEN              ADC3_UP_PGA_0P5_BYPASS_LEN
#define ADC4_UP_PGA_BYPASS_LEN              ADC4_UP_PGA_0P5_BYPASS_LEN
#define ADC5_UP_PGA_BYPASS_LEN              ADC5_UP_PGA_0P5_BYPASS_LEN
#define ADC6_UP_PGA_BYPASS_LEN              ADC6_UP_PGA_0P5_BYPASS_LEN
#define ADC7_UP_PGA_BYPASS_LEN              ADC7_UP_PGA_0P5_BYPASS_LEN
#define ADC8_UP_PGA_BYPASS_LEN              ADC8_UP_PGA_0P5_BYPASS_LEN

#define ADC1_UP_PGA_GAIN_OFFSET             ADC1_UP_PGA_0P5_GAIN_OFFSET
#define ADC2_UP_PGA_GAIN_OFFSET             ADC2_UP_PGA_0P5_GAIN_OFFSET
#define ADC3_UP_PGA_GAIN_OFFSET             ADC3_UP_PGA_0P5_GAIN_OFFSET
#define ADC4_UP_PGA_GAIN_OFFSET             ADC4_UP_PGA_0P5_GAIN_OFFSET
#define ADC5_UP_PGA_GAIN_OFFSET             ADC5_UP_PGA_0P5_GAIN_OFFSET
#define ADC6_UP_PGA_GAIN_OFFSET             ADC6_UP_PGA_0P5_GAIN_OFFSET
#define ADC7_UP_PGA_GAIN_OFFSET             ADC7_UP_PGA_0P5_GAIN_OFFSET
#define ADC8_UP_PGA_GAIN_OFFSET             ADC8_UP_PGA_0P5_GAIN_OFFSET

#define ADC1_UP_PGA_GAIN_LEN                ADC1_UP_PGA_0P5_GAIN_LEN
#define ADC2_UP_PGA_GAIN_LEN                ADC2_UP_PGA_0P5_GAIN_LEN
#define ADC3_UP_PGA_GAIN_LEN                ADC3_UP_PGA_0P5_GAIN_LEN
#define ADC4_UP_PGA_GAIN_LEN                ADC4_UP_PGA_0P5_GAIN_LEN
#define ADC5_UP_PGA_GAIN_LEN                ADC5_UP_PGA_0P5_GAIN_LEN
#define ADC6_UP_PGA_GAIN_LEN                ADC6_UP_PGA_0P5_GAIN_LEN
#define ADC7_UP_PGA_GAIN_LEN                ADC7_UP_PGA_0P5_GAIN_LEN
#define ADC8_UP_PGA_GAIN_LEN                ADC8_UP_PGA_0P5_GAIN_LEN

#define ADC1_CIC_D16_CLKEN_OFFSET           ADC1_CICDN16_CLKEN_OFFSET
#define ADC2_CIC_D16_CLKEN_OFFSET           ADC2_CICDN16_CLKEN_OFFSET
#define ADC3_CIC_D16_CLKEN_OFFSET           ADC3_CICDN16_CLKEN_OFFSET
#define ADC4_CIC_D16_CLKEN_OFFSET           ADC4_CICDN16_CLKEN_OFFSET
#define ADC5_CIC_D16_CLKEN_OFFSET           ADC5_CICDN16_CLKEN_OFFSET
#define ADC6_CIC_D16_CLKEN_OFFSET           ADC6_CICDN16_CLKEN_OFFSET
#define ADC7_CIC_D16_CLKEN_OFFSET           ADC7_CICDN16_CLKEN_OFFSET
#define ADC8_CIC_D16_CLKEN_OFFSET           ADC8_CICDN16_CLKEN_OFFSET

#define AUDIO_UP_L_PGA_CLKEN_OFFSET         AUDIO_L_UP_PGA_CLKEN_OFFSET
#define AUDIO_UP_R_PGA_CLKEN_OFFSET         AUDIO_R_UP_PGA_CLKEN_OFFSET
#define AUDIO_UP_L_SRCDN_CLKEN_OFFSET       AUDIO_L_UP_SRCDN_CLKEN_OFFSET
#define AUDIO_UP_R_SRCDN_CLKEN_OFFSET       AUDIO_R_UP_SRCDN_CLKEN_OFFSET
#define VOICE_UP_L_PGA_CLKEN_OFFSET         VOICE_L_UP_PGA_CLKEN_OFFSET
#define VOICE_UP_R_PGA_CLKEN_OFFSET         VOICE_R_UP_PGA_CLKEN_OFFSET
#define VOICE_UP_L_SRCDN_CLKEN_OFFSET       VOICE_L_UP_SRCDN_CLKEN_OFFSET
#define VOICE_UP_L_SRCDN_CLKEN_LEN          VOICE_L_UP_SRCDN_CLKEN_LEN
#define VOICE_UP_R_SRCDN_CLKEN_OFFSET       VOICE_R_UP_SRCDN_CLKEN_OFFSET
#define VOICE_UP_R_SRCDN_CLKEN_LEN          VOICE_R_UP_SRCDN_CLKEN_LEN

#define AUDIO_L_UP_AFIFO_CLKEN_OFFSET       AUDIO_UP_L_AFIFO_CLKEN_OFFSET
#define AUDIO_R_UP_AFIFO_CLKEN_OFFSET       AUDIO_UP_R_AFIFO_CLKEN_OFFSET
#define VOICE_L_UP_AFIFO_CLKEN_OFFSET       VOICE_UP_L_AFIFO_CLKEN_OFFSET
#define VOICE_R_UP_AFIFO_CLKEN_OFFSET       VOICE_UP_R_AFIFO_CLKEN_OFFSET

/* vir reg begin */
#define VIR_ASP_REG_LEN                     1

#define MDM_5G_L_UP_PGA_CTRL_REG            CODEC_VIR0_REG_ADDR
#define MDM_5G_L_UP_PGA_GAIN_OFFSET         MDM_5G_L_UP_PGA_GAIN_BIT
#define MDM_5G_L_UP_PGA_GAIN_LEN            VIR_ASP_REG_LEN
#define MDM_5G_L_UP_PGA_BYPASS_OFFSET       MDM_5G_L_UP_PGA_BYPASS_BIT
#define MDM_5G_L_UP_PGA_BYPASS_LEN          VIR_ASP_REG_LEN

#define MDM_5G_R_UP_PGA_CTRL_REG            CODEC_VIR0_REG_ADDR
#define MDM_5G_R_UP_PGA_GAIN_OFFSET         MDM_5G_R_UP_PGA_GAIN_BIT
#define MDM_5G_R_UP_PGA_GAIN_LEN            VIR_ASP_REG_LEN
#define MDM_5G_R_UP_PGA_BYPASS_OFFSET       MDM_5G_R_UP_PGA_BYPASS_BIT
#define MDM_5G_R_UP_PGA_BYPASS_LEN          VIR_ASP_REG_LEN

#define MDM_5G_UP_L_DIN_SEL_REG             CODEC_VIR0_REG_ADDR
#define MDM_5G_UP_L_DIN_SEL_OFFSET          MDM_5G_UP_L_DIN_SEL_BIT
#define MDM_5G_UP_R_DIN_SEL_REG             CODEC_VIR0_REG_ADDR
#define MDM_5G_UP_R_DIN_SEL_OFFSET          MDM_5G_UP_R_DIN_SEL_BIT

#define ADC_DIN_SEL_CTRL_REG                CODEC_VIR0_REG_ADDR
#define ADC1_CIC_6STAGE_AU_SEL_OFFSET       ADC1_CIC_6STAGE_AU_SEL_BIT
#define ADC2_CIC_6STAGE_AU_SEL_OFFSET       ADC2_CIC_6STAGE_AU_SEL_BIT
#define ADC3_CIC_6STAGE_AU_SEL_OFFSET       ADC3_CIC_6STAGE_AU_SEL_BIT
#define ADC4_CIC_6STAGE_AU_SEL_OFFSET       ADC4_CIC_6STAGE_AU_SEL_BIT

#define AU0_CTRL_REG                        CODEC_VIR0_REG_ADDR
#define AU0_ADCL_EN_OFFSET                  AU0_ADCL_EN_BIT
#define AU0_ADCR_EN_OFFSET                  AU0_ADCR_EN_BIT

#define MDM_5G_UP_SRCDN_SRC_MODE_REG        CODEC_VIR0_REG_ADDR
#define MDM_5G_L_UP_SRCDN_SRC_MODE_OFFSET   MDM_5G_L_UP_SRCDN_SRC_MODE_BIT
#define MDM_5G_R_UP_SRCDN_SRC_MODE_OFFSET   MDM_5G_R_UP_SRCDN_SRC_MODE_BIT
#define MDM_5G_L_UP_SRCDN_SRC_MODE_LEN      VIR_ASP_REG_LEN
#define MDM_5G_R_UP_SRCDN_SRC_MODE_LEN      VIR_ASP_REG_LEN
#define FS_MDM_5G_SRCDN_OUT_REG             CODEC_VIR0_REG_ADDR
#define FS_MDM_5G_L_SRCDN_DOUT_OFFSET       FS_MDM_5G_L_SRCDN_DOUT_BIT
#define FS_MDM_5G_R_SRCDN_DOUT_OFFSET       FS_MDM_5G_R_SRCDN_DOUT_BIT
#define FS_MDM_5G_L_SRCDN_DOUT_LEN          VIR_ASP_REG_LEN
#define FS_MDM_5G_R_SRCDN_DOUT_LEN          VIR_ASP_REG_LEN
#define FS_MDM_5G_UP_PGA_REG                CODEC_VIR0_REG_ADDR
#define FS_MDM_5G_L_UP_PGA_OFFSET           FS_MDM_5G_L_UP_PGA_BIT
#define FS_MDM_5G_R_UP_PGA_OFFSET           FS_MDM_5G_R_UP_PGA_BIT
#define FS_MDM_5G_L_UP_PGA_LEN              VIR_ASP_REG_LEN
#define FS_MDM_5G_R_UP_PGA_LEN              VIR_ASP_REG_LEN
#define FS_MDM_5G_UP_AFIFO_REG              CODEC_VIR1_REG_ADDR
#define FS_MDM_5G_L_UP_AFIFO_OFFSET         FS_MDM_5G_L_UP_AFIFO_BIT
#define FS_MDM_5G_R_UP_AFIFO_OFFSET         FS_MDM_5G_R_UP_AFIFO_BIT
#define FS_MDM_5G_L_UP_AFIFO_LEN            VIR_ASP_REG_LEN
#define FS_MDM_5G_R_UP_AFIFO_LEN            VIR_ASP_REG_LEN

#define MDM_5G_R_UP_AFIFO_CLKEN_REG         CODEC_VIR1_REG_ADDR
#define MDM_5G_R_UP_AFIFO_CLKEN_OFFSET      MDM_5G_R_UP_AFIFO_CLKEN_BIT
#define MDM_5G_R_UP_PGA_CLKEN_REG           CODEC_VIR1_REG_ADDR
#define MDM_5G_R_UP_PGA_CLKEN_OFFSET        MDM_5G_R_UP_PGA_CLKEN_BIT

#define SPA0_DOUT_CTRL_REG                  CODEC_VIR2_REG_ADDR
#define SPA0_DOUT_OFFSET                    SPA0_DOUT_BIT
#define SPA1_DOUT_CTRL_REG                  CODEC_VIR2_REG_ADDR
#define SPA1_DOUT_OFFSET                    SPA1_DOUT_BIT
#define SPA2_DOUT_CTRL_REG                  CODEC_VIR2_REG_ADDR
#define SPA2_DOUT_OFFSET                    SPA2_DOUT_BIT
#define SPA3_DOUT_CTRL_REG                  CODEC_VIR2_REG_ADDR
#define SPA3_DOUT_OFFSET                    SPA3_DOUT_BIT

/* vir reg end */

#endif
