==18062== Cachegrind, a cache and branch-prediction profiler
==18062== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18062== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18062== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18062== 
--18062-- warning: L3 cache found, using its data for the LL simulation.
--18062-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18062-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18062== 
==18062== I   refs:      33,946,172,953
==18062== I1  misses:             5,307
==18062== LLi misses:             5,295
==18062== I1  miss rate:           0.00%
==18062== LLi miss rate:           0.00%
==18062== 
==18062== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18062== D1  misses:        71,870,908  (   19,253,465 rd   +    52,617,443 wr)
==18062== LLd misses:           154,392  (       68,371 rd   +        86,021 wr)
==18062== D1  miss rate:            0.8% (          0.3%     +           3.4%  )
==18062== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18062== 
==18062== LL refs:           71,876,215  (   19,258,772 rd   +    52,617,443 wr)
==18062== LL misses:            159,687  (       73,666 rd   +        86,021 wr)
==18062== LL miss rate:             0.0% (          0.0%     +           0.0%  )
