Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr  5 15:56:07 2023
| Host         : Melchior-1 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: displayer/d/div_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.960        0.000                      0                   91        0.166        0.000                      0                   91        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.960        0.000                      0                   91        0.166        0.000                      0                   91        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.462ns  (logic 0.896ns (20.078%)  route 3.566ns (79.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          1.096    14.786    displayer/d/clear
    SLICE_X2Y90          FDRE                                         r  displayer/d/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  displayer/d/counter_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.462ns  (logic 0.896ns (20.078%)  route 3.566ns (79.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          1.096    14.786    displayer/d/clear
    SLICE_X2Y90          FDRE                                         r  displayer/d/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  displayer/d/counter_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.462ns  (logic 0.896ns (20.078%)  route 3.566ns (79.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          1.096    14.786    displayer/d/clear
    SLICE_X2Y90          FDRE                                         r  displayer/d/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  displayer/d/counter_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.324ns  (logic 0.896ns (20.721%)  route 3.428ns (79.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.958    14.648    displayer/d/clear
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.324ns  (logic 0.896ns (20.721%)  route 3.428ns (79.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.958    14.648    displayer/d/clear
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.324ns  (logic 0.896ns (20.721%)  route 3.428ns (79.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.958    14.648    displayer/d/clear
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.324ns  (logic 0.896ns (20.721%)  route 3.428ns (79.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 20.026 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.958    14.648    displayer/d/clear
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    20.026    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  displayer/d/counter_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.301    
                         clock uncertainty           -0.035    20.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.519    19.746    displayer/d/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.176ns  (logic 0.896ns (21.457%)  route 3.280ns (78.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.025 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.809    14.499    displayer/d/clear
    SLICE_X2Y88          FDRE                                         r  displayer/d/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    20.025    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  displayer/d/counter_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.300    
                         clock uncertainty           -0.035    20.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.519    19.745    displayer/d/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         19.745    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.176ns  (logic 0.896ns (21.457%)  route 3.280ns (78.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.025 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.809    14.499    displayer/d/clear
    SLICE_X2Y88          FDRE                                         r  displayer/d/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    20.025    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  displayer/d/counter_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.300    
                         clock uncertainty           -0.035    20.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.519    19.745    displayer/d/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         19.745    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 displayer/d/counter_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer/d/counter_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.176ns  (logic 0.896ns (21.457%)  route 3.280ns (78.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 20.025 - 15.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721    10.324    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  displayer/d/counter_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.524    10.848 r  displayer/d/counter_reg[18]/Q
                         net (fo=2, routed)           0.857    11.705    displayer/d/counter_reg[18]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124    11.829 r  displayer/d/counter[0]_i_10/O
                         net (fo=2, routed)           0.646    12.474    displayer/d/counter[0]_i_10_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    12.598 r  displayer/d/counter[0]_i_5/O
                         net (fo=2, routed)           0.968    13.566    displayer/d/counter[0]_i_5_n_0
    SLICE_X3Y84          LUT5 (Prop_lut5_I4_O)        0.124    13.690 r  displayer/d/counter[0]_i_1/O
                         net (fo=31, routed)          0.809    14.499    displayer/d/clear
    SLICE_X2Y88          FDRE                                         r  displayer/d/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk_i (IN)
                         net (fo=0)                   0.000    15.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    20.025    displayer/d/clk_i_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  displayer/d/counter_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.300    
                         clock uncertainty           -0.035    20.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.519    19.745    displayer/d/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         19.745    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  5.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[2]/Q
                         net (fo=4, routed)           0.130     1.790    encoder/p_2_in[10]
    SLICE_X3Y86          FDRE                                         r  encoder/current_digit_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    encoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  encoder/current_digit_i_reg[26]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.066     1.623    encoder/current_digit_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.285%)  route 0.129ns (47.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[0]/Q
                         net (fo=4, routed)           0.129     1.788    encoder/p_2_in[8]
    SLICE_X6Y86          FDRE                                         r  encoder/current_digit_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    encoder/clk_i_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  encoder/current_digit_i_reg[8]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.052     1.585    encoder/current_digit_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.789%)  route 0.134ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  encoder/current_segment_display_number_reg[5]/Q
                         net (fo=4, routed)           0.134     1.781    encoder/p_2_in[13]
    SLICE_X3Y85          FDRE                                         r  encoder/current_digit_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    encoder/clk_i_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  encoder/current_digit_i_reg[21]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.019     1.576    encoder/current_digit_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[4]/Q
                         net (fo=4, routed)           0.179     1.838    encoder/p_2_in[12]
    SLICE_X3Y86          FDRE                                         r  encoder/current_digit_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    encoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  encoder/current_digit_i_reg[28]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.072     1.629    encoder/current_digit_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.129%)  route 0.186ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[6]/Q
                         net (fo=4, routed)           0.186     1.845    encoder/p_2_in[14]
    SLICE_X3Y85          FDRE                                         r  encoder/current_digit_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    encoder/clk_i_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  encoder/current_digit_i_reg[22]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.075     1.632    encoder/current_digit_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.686%)  route 0.197ns (58.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[4]/Q
                         net (fo=4, routed)           0.197     1.857    encoder/p_2_in[12]
    SLICE_X3Y85          FDRE                                         r  encoder/current_digit_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    encoder/clk_i_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  encoder/current_digit_i_reg[20]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.070     1.627    encoder/current_digit_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.501%)  route 0.176ns (55.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[2]/Q
                         net (fo=4, routed)           0.176     1.835    encoder/p_2_in[10]
    SLICE_X5Y85          FDRE                                         r  encoder/current_digit_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    encoder/clk_i_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  encoder/current_digit_i_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    encoder/current_digit_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.773%)  route 0.164ns (56.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  encoder/current_segment_display_number_reg[3]/Q
                         net (fo=4, routed)           0.164     1.811    encoder/p_2_in[11]
    SLICE_X3Y86          FDRE                                         r  encoder/current_digit_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    encoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  encoder/current_digit_i_reg[27]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.017     1.574    encoder/current_digit_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.620%)  route 0.141ns (52.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  encoder/current_segment_display_number_reg[5]/Q
                         net (fo=4, routed)           0.141     1.787    encoder/p_2_in[13]
    SLICE_X5Y85          FDRE                                         r  encoder/current_digit_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    encoder/clk_i_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  encoder/current_digit_i_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.017     1.550    encoder/current_digit_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 encoder/current_segment_display_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder/current_digit_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.693%)  route 0.182ns (56.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  encoder/current_segment_display_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoder/current_segment_display_number_reg[2]/Q
                         net (fo=4, routed)           0.182     1.841    encoder/p_2_in[10]
    SLICE_X4Y85          FDRE                                         r  encoder/current_digit_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    encoder/clk_i_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  encoder/current_digit_i_reg[10]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    encoder/current_digit_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     displayer/d/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     displayer/d/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     displayer/d/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     displayer/d/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     displayer/d/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     displayer/d/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     displayer/d/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     displayer/d/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     displayer/d/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     displayer/d/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     displayer/d/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     displayer/d/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     displayer/d/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     displayer/d/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     displayer/d/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     displayer/d/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     displayer/d/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     displayer/d/div_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     displayer/d/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     encoder/current_digit_i_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     encoder/current_digit_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     encoder/current_digit_i_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     encoder/current_digit_i_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     encoder/current_digit_i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     encoder/current_digit_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     encoder/current_digit_i_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     displayer/d/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     displayer/d/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     displayer/d/counter_reg[26]/C



