{
  "Top": "matprod",
  "RtlTop": "matprod",
  "RtlPrefix": "",
  "RtlSubPrefix": "matprod_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "m1": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "m1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "m1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "m2": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "m2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "m2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "m3": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "m3_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "m3_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "N1": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "N1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "N2": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "N2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "N3": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "N3",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top matprod -name matprod",
      "set_directive_top matprod -name matprod"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matprod"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "13 ~ 0",
    "Latency": "12"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matprod",
    "Version": "1.0",
    "DisplayName": "Matprod",
    "Revision": "2113317222",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matprod_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/matprod.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matprod_BUS1_s_axi.vhd",
      "impl\/vhdl\/matprod_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matprod_gmem_m_axi.vhd",
      "impl\/vhdl\/matprod_m1_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matprod_mac_muladd_10s_10s_10ns_10_4_1.vhd",
      "impl\/vhdl\/matprod_mac_muladd_10s_10s_10s_10_4_1.vhd",
      "impl\/vhdl\/matprod_matprod_Pipeline_1.vhd",
      "impl\/vhdl\/matprod_matprod_Pipeline_2.vhd",
      "impl\/vhdl\/matprod_matprod_Pipeline_4.vhd",
      "impl\/vhdl\/matprod_matprod_Pipeline_VITIS_LOOP_26_1.vhd",
      "impl\/vhdl\/matprod_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/matprod.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matprod_BUS1_s_axi.v",
      "impl\/verilog\/matprod_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matprod_gmem_m_axi.v",
      "impl\/verilog\/matprod_m1_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matprod_mac_muladd_10s_10s_10ns_10_4_1.v",
      "impl\/verilog\/matprod_mac_muladd_10s_10s_10s_10_4_1.v",
      "impl\/verilog\/matprod_matprod_Pipeline_1.v",
      "impl\/verilog\/matprod_matprod_Pipeline_2.v",
      "impl\/verilog\/matprod_matprod_Pipeline_4.v",
      "impl\/verilog\/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v",
      "impl\/verilog\/matprod_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/matprod.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matprod_v1_0\/data\/matprod.mdd",
      "impl\/misc\/drivers\/matprod_v1_0\/data\/matprod.tcl",
      "impl\/misc\/drivers\/matprod_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matprod_v1_0\/src\/xmatprod.c",
      "impl\/misc\/drivers\/matprod_v1_0\/src\/xmatprod.h",
      "impl\/misc\/drivers\/matprod_v1_0\/src\/xmatprod_hw.h",
      "impl\/misc\/drivers\/matprod_v1_0\/src\/xmatprod_linux.c",
      "impl\/misc\/drivers\/matprod_v1_0\/src\/xmatprod_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matprod.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_BUS1": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_BUS1_",
      "paramPrefix": "C_S_AXI_BUS1_",
      "ports": [
        "s_axi_BUS1_ARADDR",
        "s_axi_BUS1_ARREADY",
        "s_axi_BUS1_ARVALID",
        "s_axi_BUS1_AWADDR",
        "s_axi_BUS1_AWREADY",
        "s_axi_BUS1_AWVALID",
        "s_axi_BUS1_BREADY",
        "s_axi_BUS1_BRESP",
        "s_axi_BUS1_BVALID",
        "s_axi_BUS1_RDATA",
        "s_axi_BUS1_RREADY",
        "s_axi_BUS1_RRESP",
        "s_axi_BUS1_RVALID",
        "s_axi_BUS1_WDATA",
        "s_axi_BUS1_WREADY",
        "s_axi_BUS1_WSTRB",
        "s_axi_BUS1_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "m1_1",
          "access": "W",
          "description": "Data signal of m1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m1",
              "access": "W",
              "description": "Bit 31 to 0 of m1"
            }]
        },
        {
          "offset": "0x14",
          "name": "m1_2",
          "access": "W",
          "description": "Data signal of m1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m1",
              "access": "W",
              "description": "Bit 63 to 32 of m1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "m2_1",
          "access": "W",
          "description": "Data signal of m2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m2",
              "access": "W",
              "description": "Bit 31 to 0 of m2"
            }]
        },
        {
          "offset": "0x20",
          "name": "m2_2",
          "access": "W",
          "description": "Data signal of m2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m2",
              "access": "W",
              "description": "Bit 63 to 32 of m2"
            }]
        },
        {
          "offset": "0x28",
          "name": "m3_1",
          "access": "W",
          "description": "Data signal of m3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m3",
              "access": "W",
              "description": "Bit 31 to 0 of m3"
            }]
        },
        {
          "offset": "0x2c",
          "name": "m3_2",
          "access": "W",
          "description": "Data signal of m3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m3",
              "access": "W",
              "description": "Bit 63 to 32 of m3"
            }]
        },
        {
          "offset": "0x34",
          "name": "N1",
          "access": "W",
          "description": "Data signal of N1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N1",
              "access": "W",
              "description": "Bit 31 to 0 of N1"
            }]
        },
        {
          "offset": "0x3c",
          "name": "N2",
          "access": "W",
          "description": "Data signal of N2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N2",
              "access": "W",
              "description": "Bit 31 to 0 of N2"
            }]
        },
        {
          "offset": "0x44",
          "name": "N3",
          "access": "W",
          "description": "Data signal of N3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N3",
              "access": "W",
              "description": "Bit 31 to 0 of N3"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "m1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "m2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "m3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "N1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "N2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "N3"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS1:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "m1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "m1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "m2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "m2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "m3"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "m3"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_BUS1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_BUS1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_BUS1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matprod",
      "Instances": [
        {
          "ModuleName": "matprod_Pipeline_1",
          "InstanceName": "grp_matprod_Pipeline_1_fu_153"
        },
        {
          "ModuleName": "matprod_Pipeline_2",
          "InstanceName": "grp_matprod_Pipeline_2_fu_162"
        },
        {
          "ModuleName": "matprod_Pipeline_VITIS_LOOP_26_1",
          "InstanceName": "grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171"
        },
        {
          "ModuleName": "matprod_Pipeline_4",
          "InstanceName": "grp_matprod_Pipeline_4_fu_185"
        }
      ]
    },
    "Info": {
      "matprod_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matprod_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matprod_Pipeline_VITIS_LOOP_26_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matprod_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matprod": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matprod_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "4611686018427387904",
          "PipelineIIMin": "4",
          "PipelineIIMax": "4611686018427387906",
          "PipelineII": "4 ~ 4611686018427387906",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4611686018427387904",
            "Latency": "2 ~ 4611686018427387904",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "286",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matprod_Pipeline_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "4611686018427387904",
          "PipelineIIMin": "4",
          "PipelineIIMax": "4611686018427387906",
          "PipelineII": "4 ~ 4611686018427387906",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4611686018427387904",
            "Latency": "2 ~ 4611686018427387904",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "286",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matprod_Pipeline_VITIS_LOOP_26_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "508",
          "LatencyWorst": "1008",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1008",
          "PipelineII": "2 ~ 1008",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1006",
            "Latency": "0 ~ 1006",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "1",
          "FF": "581",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "494",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matprod_Pipeline_4": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "",
          "LatencyWorst": "4611686018427387904",
          "PipelineIIMin": "5",
          "PipelineIIMax": "4611686018427387907",
          "PipelineII": "5 ~ 4611686018427387907",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "4611686018427387905",
            "Latency": "3 ~ 4611686018427387905",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "226",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matprod": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "13",
          "PipelineIIMax": "0",
          "PipelineII": "13 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.728"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "2",
          "DSP": "12",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "5",
          "FF": "3583",
          "AVAIL_FF": "126800",
          "UTIL_FF": "2",
          "LUT": "3526",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-29 19:42:42 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
