// Seed: 2052367502
module module_0 ();
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4
);
  wire id_6, id_7;
  module_0();
  tri0 id_8;
  tri  id_9 = {id_3, id_9, id_9} - id_8;
  wire id_10 = id_7;
  wire id_11;
  specify
    specparam id_12 = 1;
  endspecify
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    inout supply0 id_2,
    input wire id_3,
    output wire id_4
);
  wor id_6;
  module_0();
  assign id_2 = 1;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(id_1), .id_4(id_2), .id_5(1), .id_6(id_7), .id_7(id_3)
  );
  assign id_2 = id_6;
endmodule
