(module CastellatedHole_drilled (layer F.Cu) (tedit 61E5E256)
  (descr "2x 1mm")
  (fp_text reference REF** (at 0 -2.33) (layer F.SilkS) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value CastellatedHole_drilled (at 0 4.87) (layer F.Fab) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start 1.524 -1.016) (end 1.524 1.016) (layer Dwgs.User) (width 0.12))
  (fp_text user "PCB Edge" (at 4.318 0 180) (layer Dwgs.User)
    (effects (font (size 0.5 0.5) (thickness 0.1)))
  )
  (pad 1 thru_hole oval (at 0 0 90) (size 1.7 3) (drill 1 (offset 0 0.7)) (layers *.Cu *.Mask))
  (pad 1 thru_hole oval (at 1.524 0 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
)
