// Seed: 1920349437
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_4 = 32'd62,
    parameter id_5 = 32'd27,
    parameter id_6 = 32'd90
) (
    output wand id_0
    , _id_4,
    input supply1 _id_1,
    output supply0 id_2
);
  wire _id_5;
  logic [id_1 : {  id_4  ,  1  }] _id_6;
  wire id_7;
  ;
  integer [id_5 : 1  ==?  id_6] id_8;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd59
) (
    input supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output supply1 _id_6
);
  logic [-1  -  1 'b0 : "" ==  1  >=  id_6] id_8;
  ;
  module_0 modCall_1 ();
endmodule
