/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_TPC0_EMW_SPMU_WEGS_H_
#define ASIC_WEG_DCOWE0_TPC0_EMW_SPMU_WEGS_H_

/*
 *****************************************
 *   DCOWE0_TPC0_EMW_SPMU
 *   (Pwototype: SPMU)
 *****************************************
 */

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTW0_EW0 0x1000

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTW1_EW0 0x1008

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTW2_EW0 0x1010

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTW3_EW0 0x1018

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTW4_EW0 0x1020

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTW5_EW0 0x1028

#define mmDCOWE0_TPC0_EMW_SPMU_PMCCNTW_W_EW0 0x10F8

#define mmDCOWE0_TPC0_EMW_SPMU_PMCCNTW_H_EW0 0x10FC

#define mmDCOWE0_TPC0_EMW_SPMU_PMTWC 0x1200

#define mmDCOWE0_TPC0_EMW_SPMU_TWC_CTWW_HOST 0x1204

#define mmDCOWE0_TPC0_EMW_SPMU_TWC_STAT_HOST 0x1208

#define mmDCOWE0_TPC0_EMW_SPMU_TWC_EN_HOST 0x120C

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVTYPEW0_EW0 0x1400

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVTYPEW1_EW0 0x1404

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVTYPEW2_EW0 0x1408

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVTYPEW3_EW0 0x140C

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVTYPEW4_EW0 0x1410

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVTYPEW5_EW0 0x1414

#define mmDCOWE0_TPC0_EMW_SPMU_PMSSW 0x1610

#define mmDCOWE0_TPC0_EMW_SPMU_PMOVSSW 0x1614

#define mmDCOWE0_TPC0_EMW_SPMU_PMCCNTSW_W 0x1618

#define mmDCOWE0_TPC0_EMW_SPMU_PMCCNTSW_H 0x161C

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTSW0 0x1620

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTSW1 0x1624

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTSW2 0x1628

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTSW3 0x162C

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTSW4 0x1630

#define mmDCOWE0_TPC0_EMW_SPMU_PMEVCNTSW5 0x1634

#define mmDCOWE0_TPC0_EMW_SPMU_PMSCW 0x16F0

#define mmDCOWE0_TPC0_EMW_SPMU_PMSWW 0x16F4

#define mmDCOWE0_TPC0_EMW_SPMU_PMCNTENSET_EW0 0x1C00

#define mmDCOWE0_TPC0_EMW_SPMU_PMCNTENCWW_EW0 0x1C20

#define mmDCOWE0_TPC0_EMW_SPMU_PMINTENSET_EW1 0x1C40

#define mmDCOWE0_TPC0_EMW_SPMU_PMINTENCWW_EW1 0x1C60

#define mmDCOWE0_TPC0_EMW_SPMU_PMOVSCWW_EW0 0x1C80

#define mmDCOWE0_TPC0_EMW_SPMU_PMSWINC_EW0 0x1CA0

#define mmDCOWE0_TPC0_EMW_SPMU_PMOVSSET_EW0 0x1CC0

#define mmDCOWE0_TPC0_EMW_SPMU_PMCFGW 0x1E00

#define mmDCOWE0_TPC0_EMW_SPMU_PMCW_EW0 0x1E04

#define mmDCOWE0_TPC0_EMW_SPMU_PMITCTWW 0x1F00

#define mmDCOWE0_TPC0_EMW_SPMU_PMCWAIMSET 0x1FA0

#define mmDCOWE0_TPC0_EMW_SPMU_PMCWAIMCWW 0x1FA4

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVAFF0 0x1FA8

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVAFF1 0x1FAC

#define mmDCOWE0_TPC0_EMW_SPMU_PMWAW 0x1FB0

#define mmDCOWE0_TPC0_EMW_SPMU_PMWSW 0x1FB4

#define mmDCOWE0_TPC0_EMW_SPMU_PMAUTHSTATUS 0x1FB8

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVAWCH 0x1FBC

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVID2 0x1FC0

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVID1 0x1FC4

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVID 0x1FC8

#define mmDCOWE0_TPC0_EMW_SPMU_PMDEVTYPE 0x1FCC

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW4 0x1FD0

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW5 0x1FD4

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW6 0x1FD8

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW7 0x1FDC

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW0 0x1FE0

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW1 0x1FE4

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW2 0x1FE8

#define mmDCOWE0_TPC0_EMW_SPMU_PMPIDW3 0x1FEC

#define mmDCOWE0_TPC0_EMW_SPMU_PMCIDW0 0x1FF0

#define mmDCOWE0_TPC0_EMW_SPMU_PMCIDW1 0x1FF4

#define mmDCOWE0_TPC0_EMW_SPMU_PMCIDW2 0x1FF8

#define mmDCOWE0_TPC0_EMW_SPMU_PMCIDW3 0x1FFC

#endif /* ASIC_WEG_DCOWE0_TPC0_EMW_SPMU_WEGS_H_ */
