Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 14 17:27:56 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    32          
TIMING-18  Warning           Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (13)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: c0/clk_div_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.148        0.000                      0                   73        0.071        0.000                      0                   73        4.600        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           7.148        0.000                      0                   73        0.071        0.000                      0                   73        4.600        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   
(none)                      clk100MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        7.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.787ns (27.445%)  route 2.081ns (72.555%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.554     5.642    clk_div[17]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.762 r  clk_div_BUFG[17]_inst/O
                         net (fo=33, routed)          1.526     7.288    c0/CLK
    SLICE_X56Y145        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.398     7.686 r  c0/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.686    c0/clk_div_reg[16]_i_1_n_5
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278    14.458    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
                         clock pessimism              0.360    14.818    
                         clock uncertainty           -0.035    14.783    
    SLICE_X56Y145        FDRE (Setup_fdre_C_D)        0.051    14.834    c0/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.575ns (21.652%)  route 2.081ns (78.348%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.554     5.642    clk_div[17]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     5.762 r  clk_div_BUFG[17]_inst/O
                         net (fo=33, routed)          1.526     7.288    c0/CLK
    SLICE_X56Y145        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.186     7.474 r  c0/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.474    c0/clk_div_reg[16]_i_1_n_6
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278    14.458    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
                         clock pessimism              0.360    14.818    
                         clock uncertainty           -0.035    14.783    
    SLICE_X56Y145        FDRE (Setup_fdre_C_D)        0.051    14.834    c0/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 LD/LGLED_1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i11/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.322ns (21.745%)  route 1.159ns (78.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  LD/LGLED_1/Load_out_reg/Q
                         net (fo=17, routed)          1.159     6.246    LD/LGLED_1/S_L
    SLICE_X54Y145        LUT3 (Prop_lut3_I1_O)        0.053     6.299 r  LD/LGLED_1/state_i_1__4/O
                         net (fo=1, routed)           0.000     6.299    LD/SR17/DIG_D_FF_1bit_i11/s4
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i11/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.280    14.460    LD/SR17/DIG_D_FF_1bit_i11/clk_IBUF_BUFG
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i11/state_reg/C
                         clock pessimism              0.259    14.719    
                         clock uncertainty           -0.035    14.684    
    SLICE_X54Y145        FDRE (Setup_fdre_C_D)        0.071    14.755    LD/SR17/DIG_D_FF_1bit_i11/state_reg
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 LD/LGLED_1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i9/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.334ns (22.374%)  route 1.159ns (77.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  LD/LGLED_1/Load_out_reg/Q
                         net (fo=17, routed)          1.159     6.246    LD/LGLED_1/S_L
    SLICE_X54Y145        LUT3 (Prop_lut3_I1_O)        0.065     6.311 r  LD/LGLED_1/state_i_1__3/O
                         net (fo=1, routed)           0.000     6.311    LD/SR17/DIG_D_FF_1bit_i9/s6
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i9/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.280    14.460    LD/SR17/DIG_D_FF_1bit_i9/clk_IBUF_BUFG
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i9/state_reg/C
                         clock pessimism              0.259    14.719    
                         clock uncertainty           -0.035    14.684    
    SLICE_X54Y145        FDRE (Setup_fdre_C_D)        0.092    14.776    LD/SR17/DIG_D_FF_1bit_i9/state_reg
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.975ns (69.796%)  route 0.422ns (30.204%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.388     4.817    c0/clk_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.269     5.086 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     5.508    c0/clk_div_reg_n_0_[1]
    SLICE_X56Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     5.885 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.885    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X56Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.943 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.943    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.001 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.001    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.214 r  c0/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    c0/clk_div_reg[12]_i_1_n_6
    SLICE_X56Y144        FDRE                                         r  c0/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278    14.458    c0/clk_IBUF_BUFG
    SLICE_X56Y144        FDRE                                         r  c0/clk_div_reg[13]/C
                         clock pessimism              0.338    14.796    
                         clock uncertainty           -0.035    14.761    
    SLICE_X56Y144        FDRE (Setup_fdre_C_D)        0.051    14.812    c0/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.959ns (69.446%)  route 0.422ns (30.554%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.388     4.817    c0/clk_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.269     5.086 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     5.508    c0/clk_div_reg_n_0_[1]
    SLICE_X56Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     5.885 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.885    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X56Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.943 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.943    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.001 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.001    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.059 r  c0/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.059    c0/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.198 r  c0/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.198    c0/clk_div_reg[16]_i_1_n_7
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278    14.458    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[16]/C
                         clock pessimism              0.338    14.796    
                         clock uncertainty           -0.035    14.761    
    SLICE_X56Y145        FDRE (Setup_fdre_C_D)        0.051    14.812    c0/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.941ns (69.043%)  route 0.422ns (30.957%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.388     4.817    c0/clk_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.269     5.086 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     5.508    c0/clk_div_reg_n_0_[1]
    SLICE_X56Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     5.885 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.885    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X56Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.943 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.943    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.001 r  c0/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.001    c0/clk_div_reg[8]_i_1_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.180 r  c0/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.180    c0/clk_div_reg[12]_i_1_n_4
    SLICE_X56Y144        FDRE                                         r  c0/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278    14.458    c0/clk_IBUF_BUFG
    SLICE_X56Y144        FDRE                                         r  c0/clk_div_reg[15]/C
                         clock pessimism              0.338    14.796    
                         clock uncertainty           -0.035    14.761    
    SLICE_X56Y144        FDRE (Setup_fdre_C_D)        0.051    14.812    c0/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 LD/LGLED_1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i5/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.322ns (25.735%)  route 0.929ns (74.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  LD/LGLED_1/Load_out_reg/Q
                         net (fo=17, routed)          0.929     6.016    LD/LGLED_1/S_L
    SLICE_X55Y145        LUT3 (Prop_lut3_I1_O)        0.053     6.069 r  LD/LGLED_1/state_i_1__1/O
                         net (fo=1, routed)           0.000     6.069    LD/SR17/DIG_D_FF_1bit_i5/s10
    SLICE_X55Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i5/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.280    14.460    LD/SR17/DIG_D_FF_1bit_i5/clk_IBUF_BUFG
    SLICE_X55Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i5/state_reg/C
                         clock pessimism              0.259    14.719    
                         clock uncertainty           -0.035    14.684    
    SLICE_X55Y145        FDRE (Setup_fdre_C_D)        0.035    14.719    LD/SR17/DIG_D_FF_1bit_i5/state_reg
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 c0/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.917ns (68.488%)  route 0.422ns (31.512%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.388     4.817    c0/clk_IBUF_BUFG
    SLICE_X56Y141        FDRE                                         r  c0/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141        FDRE (Prop_fdre_C_Q)         0.269     5.086 r  c0/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     5.508    c0/clk_div_reg_n_0_[1]
    SLICE_X56Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     5.885 r  c0/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.885    c0/clk_div_reg[0]_i_1_n_0
    SLICE_X56Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.943 r  c0/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.943    c0/clk_div_reg[4]_i_1_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.156 r  c0/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.156    c0/clk_div_reg[8]_i_1_n_6
    SLICE_X56Y143        FDRE                                         r  c0/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278    14.458    c0/clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  c0/clk_div_reg[9]/C
                         clock pessimism              0.338    14.796    
                         clock uncertainty           -0.035    14.761    
    SLICE_X56Y143        FDRE (Setup_fdre_C_D)        0.051    14.812    c0/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 LD/LGLED_1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i7/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.333ns (26.382%)  route 0.929ns (73.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  LD/LGLED_1/Load_out_reg/Q
                         net (fo=17, routed)          0.929     6.016    LD/LGLED_1/S_L
    SLICE_X55Y145        LUT3 (Prop_lut3_I1_O)        0.064     6.080 r  LD/LGLED_1/state_i_1__2/O
                         net (fo=1, routed)           0.000     6.080    LD/SR17/DIG_D_FF_1bit_i7/s8
    SLICE_X55Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i7/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.280    14.460    LD/SR17/DIG_D_FF_1bit_i7/clk_IBUF_BUFG
    SLICE_X55Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i7/state_reg/C
                         clock pessimism              0.259    14.719    
                         clock uncertainty           -0.035    14.684    
    SLICE_X55Y145        FDRE (Setup_fdre_C_D)        0.063    14.747    LD/SR17/DIG_D_FF_1bit_i7/state_reg
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  8.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 RegD/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i9/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.129ns (35.991%)  route 0.229ns (64.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.887 f  RegD/OUT_reg[3]/Q
                         net (fo=3, routed)           0.229     2.116    LD/LGLED_1/D_OUT[3]
    SLICE_X54Y145        LUT3 (Prop_lut3_I0_O)        0.029     2.145 r  LD/LGLED_1/state_i_1__3/O
                         net (fo=1, routed)           0.000     2.145    LD/SR17/DIG_D_FF_1bit_i9/s6
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i9/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/SR17/DIG_D_FF_1bit_i9/clk_IBUF_BUFG
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i9/state_reg/C
                         clock pessimism             -0.247     1.978    
    SLICE_X54Y145        FDRE (Hold_fdre_C_D)         0.096     2.074    LD/SR17/DIG_D_FF_1bit_i9/state_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 LD/SR17/DIG_D_FF_1bit_i19/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i21/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.171ns (47.564%)  route 0.189ns (52.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    LD/SR17/DIG_D_FF_1bit_i19/clk_IBUF_BUFG
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i19/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.107     1.894 r  LD/SR17/DIG_D_FF_1bit_i19/state_reg/Q
                         net (fo=2, routed)           0.189     2.082    LD/LGLED_1/p_8_in
    SLICE_X56Y146        LUT3 (Prop_lut3_I2_O)        0.064     2.146 r  LD/LGLED_1/state_i_1__9/O
                         net (fo=1, routed)           0.000     2.146    LD/SR17/DIG_D_FF_1bit_i21/s44
    SLICE_X56Y146        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i21/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/SR17/DIG_D_FF_1bit_i21/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i21/state_reg/C
                         clock pessimism             -0.247     1.978    
    SLICE_X56Y146        FDRE (Hold_fdre_C_D)         0.060     2.038    LD/SR17/DIG_D_FF_1bit_i21/state_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 RegC/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i17/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.619%)  route 0.264ns (67.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.542     1.788    RegC/clk_IBUF_BUFG
    SLICE_X61Y146        FDRE                                         r  RegC/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE (Prop_fdre_C_Q)         0.100     1.888 f  RegC/OUT_reg[3]/Q
                         net (fo=3, routed)           0.264     2.152    LD/LGLED_1/C_OUT[3]
    SLICE_X54Y145        LUT3 (Prop_lut3_I0_O)        0.028     2.180 r  LD/LGLED_1/state_i_1__7/O
                         net (fo=1, routed)           0.000     2.180    LD/SR17/DIG_D_FF_1bit_i17/s42
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i17/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/SR17/DIG_D_FF_1bit_i17/clk_IBUF_BUFG
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i17/state_reg/C
                         clock pessimism             -0.247     1.978    
    SLICE_X54Y145        FDRE (Hold_fdre_C_D)         0.087     2.065    LD/SR17/DIG_D_FF_1bit_i17/state_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 LGC/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LGC/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.542     1.788    LGC/clk_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  LGC/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y148        FDRE (Prop_fdre_C_Q)         0.107     1.895 f  LGC/old_btn_reg/Q
                         net (fo=1, routed)           0.055     1.950    LGC/p0/old_btn
    SLICE_X58Y148        LUT2 (Prop_lut2_I1_O)        0.064     2.014 r  LGC/p0/Load_out_i_1__1/O
                         net (fo=1, routed)           0.000     2.014    LGC/p0_n_1
    SLICE_X58Y148        FDRE                                         r  LGC/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGC/clk_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  LGC/Load_out_reg/C
                         clock pessimism             -0.438     1.788    
    SLICE_X58Y148        FDRE (Hold_fdre_C_D)         0.087     1.875    LGC/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RegA/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i29/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.660%)  route 0.252ns (63.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    RegA/clk_IBUF_BUFG
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y145        FDRE (Prop_fdre_C_Q)         0.118     1.905 f  RegA/OUT_reg[1]/Q
                         net (fo=5, routed)           0.252     2.157    LD/LGLED_1/A_OUT[1]
    SLICE_X55Y144        LUT3 (Prop_lut3_I0_O)        0.028     2.185 r  LD/LGLED_1/state_i_1__13/O
                         net (fo=1, routed)           0.000     2.185    LD/SR17/DIG_D_FF_1bit_i29/s48
    SLICE_X55Y144        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i29/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/SR17/DIG_D_FF_1bit_i29/clk_IBUF_BUFG
    SLICE_X55Y144        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i29/state_reg/C
                         clock pessimism             -0.247     1.978    
    SLICE_X55Y144        FDRE (Hold_fdre_C_D)         0.060     2.038    LD/SR17/DIG_D_FF_1bit_i29/state_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LD/LGLED_1/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/LGLED_1/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.091     1.878 f  LD/LGLED_1/old_btn_reg/Q
                         net (fo=1, routed)           0.053     1.931    LD/LGLED_1/old_btn
    SLICE_X57Y144        LUT2 (Prop_lut2_I1_O)        0.066     1.997 r  LD/LGLED_1/Load_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.997    LD/LGLED_1/Load_out_i_1__3_n_0
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/C
                         clock pessimism             -0.438     1.787    
    SLICE_X57Y144        FDRE (Hold_fdre_C_D)         0.060     1.847    LD/LGLED_1/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LGA/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LGA/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.542     1.788    LGA/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGA/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y145        FDRE (Prop_fdre_C_Q)         0.091     1.879 f  LGA/old_btn_reg/Q
                         net (fo=1, routed)           0.053     1.932    LGA/p0/old_btn
    SLICE_X61Y145        LUT2 (Prop_lut2_I1_O)        0.066     1.998 r  LGA/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     1.998    LGA/p0_n_1
    SLICE_X61Y145        FDRE                                         r  LGA/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGA/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGA/Load_out_reg/C
                         clock pessimism             -0.438     1.788    
    SLICE_X61Y145        FDRE (Hold_fdre_C_D)         0.060     1.848    LGA/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 LD/SR17/DIG_D_FF_1bit_i31/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i33/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.157ns (71.708%)  route 0.062ns (28.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    LD/SR17/DIG_D_FF_1bit_i31/clk_IBUF_BUFG
    SLICE_X55Y144        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i31/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDRE (Prop_fdre_C_Q)         0.091     1.878 r  LD/SR17/DIG_D_FF_1bit_i31/state_reg/Q
                         net (fo=2, routed)           0.062     1.940    LD/LGLED_1/state_reg_0
    SLICE_X55Y144        LUT3 (Prop_lut3_I2_O)        0.066     2.006 r  LD/LGLED_1/state_i_1__15/O
                         net (fo=1, routed)           0.000     2.006    LD/SR17/DIG_D_FF_1bit_i33/s50
    SLICE_X55Y144        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i33/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/SR17/DIG_D_FF_1bit_i33/clk_IBUF_BUFG
    SLICE_X55Y144        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i33/state_reg/C
                         clock pessimism             -0.438     1.787    
    SLICE_X55Y144        FDRE (Hold_fdre_C_D)         0.060     1.847    LD/SR17/DIG_D_FF_1bit_i33/state_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RegC/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR17/DIG_D_FF_1bit_i11/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.270%)  route 0.309ns (70.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.542     1.788    RegC/clk_IBUF_BUFG
    SLICE_X61Y146        FDRE                                         r  RegC/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE (Prop_fdre_C_Q)         0.100     1.888 f  RegC/OUT_reg[0]/Q
                         net (fo=6, routed)           0.309     2.197    LD/LGLED_1/C_OUT[0]
    SLICE_X54Y145        LUT3 (Prop_lut3_I0_O)        0.028     2.225 r  LD/LGLED_1/state_i_1__4/O
                         net (fo=1, routed)           0.000     2.225    LD/SR17/DIG_D_FF_1bit_i11/s4
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i11/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/SR17/DIG_D_FF_1bit_i11/clk_IBUF_BUFG
    SLICE_X54Y145        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i11/state_reg/C
                         clock pessimism             -0.247     1.978    
    SLICE_X54Y145        FDRE (Hold_fdre_C_D)         0.087     2.065    LD/SR17/DIG_D_FF_1bit_i11/state_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 LGB/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegB/OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.970%)  route 0.104ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.542     1.788    LGB/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGB/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y145        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  LGB/Load_out_reg/Q
                         net (fo=4, routed)           0.104     1.992    RegB/OUT_reg[3]_0
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    RegB/clk_IBUF_BUFG
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[0]/C
                         clock pessimism             -0.407     1.818    
    SLICE_X59Y145        FDRE (Hold_fdre_C_CE)        0.010     1.828    RegB/OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X57Y144  LD/LGLED_1/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i15/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i19/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X56Y146  LD/SR17/DIG_D_FF_1bit_i23/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X56Y146  LD/SR17/DIG_D_FF_1bit_i27/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y144  LD/SR17/DIG_D_FF_1bit_i3/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X55Y144  LD/SR17/DIG_D_FF_1bit_i31/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X55Y145  LD/SR17/DIG_D_FF_1bit_i7/state_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i9/state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X57Y144  LD/LGLED_1/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X57Y144  LD/LGLED_1/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i15/state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i15/state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i19/state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i19/state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  LD/SR17/DIG_D_FF_1bit_i23/state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  LD/SR17/DIG_D_FF_1bit_i23/state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  LD/SR17/DIG_D_FF_1bit_i27/state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  LD/SR17/DIG_D_FF_1bit_i27/state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X57Y144  LD/LGLED_1/Load_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X57Y144  LD/LGLED_1/Load_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X57Y144  LD/LGLED_1/old_btn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X57Y144  LD/LGLED_1/old_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LD/SR17/DIG_D_FF_1bit_i1/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y144  LD/SR17/DIG_D_FF_1bit_i1/state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i11/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i11/state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i13/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X54Y145  LD/SR17/DIG_D_FF_1bit_i13/state_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED_CLR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.353ns  (logic 4.260ns (45.546%)  route 5.093ns (54.454%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           5.093     5.975    LED_CLR_OBUF
    N24                  OBUF (Prop_obuf_I_O)         3.378     9.353 r  LED_CLR_OBUF_inst/O
                         net (fo=0)                   0.000     9.353    LED_CLR
    N24                                                               r  LED_CLR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            LGB/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 0.958ns (13.793%)  route 5.989ns (86.207%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.724     0.724 r  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           5.540     6.265    LGB/p0/D[0]
    SLICE_X61Y145        LUT4 (Prop_lut4_I2_O)        0.066     6.331 f  LGB/p0/pbreg_i_4__0/O
                         net (fo=1, routed)           0.448     6.779    LGB/p0/pbreg_i_4__0_n_0
    SLICE_X60Y145        LUT5 (Prop_lut5_I3_O)        0.168     6.947 r  LGB/p0/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     6.947    LGB/p0/pbreg_i_1__0_n_0
    SLICE_X60Y145        FDRE                                         r  LGB/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            LGA/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 0.961ns (15.592%)  route 5.201ns (84.408%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.722     0.722 r  BTN_IBUF[3]_inst/O
                         net (fo=3, routed)           4.613     5.335    LGA/p0/D[0]
    SLICE_X61Y145        LUT4 (Prop_lut4_I2_O)        0.070     5.405 f  LGA/p0/pbreg_i_4/O
                         net (fo=1, routed)           0.588     5.993    LGA/p0/pbreg_i_4_n_0
    SLICE_X60Y145        LUT5 (Prop_lut5_I3_O)        0.169     6.162 r  LGA/p0/pbreg_i_1/O
                         net (fo=1, routed)           0.000     6.162    LGA/p0/pbreg_i_1_n_0
    SLICE_X60Y145        FDRE                                         r  LGA/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            LGC/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 0.951ns (15.843%)  route 5.050ns (84.157%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.716     0.716 r  BTN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.485     5.201    LGC/p0/D[0]
    SLICE_X60Y148        LUT4 (Prop_lut4_I2_O)        0.065     5.266 f  LGC/p0/pbreg_i_4__1/O
                         net (fo=1, routed)           0.566     5.831    LGC/p0/pbreg_i_4__1_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I3_O)        0.170     6.001 r  LGC/p0/pbreg_i_1__1/O
                         net (fo=1, routed)           0.000     6.001    LGC/p0/pbreg_i_1__1_n_0
    SLICE_X59Y148        FDRE                                         r  LGC/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            LGB/p0/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 0.724ns (12.164%)  route 5.230ns (87.836%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.724     0.724 r  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           5.230     5.954    LGB/p0/D[0]
    SLICE_X60Y145        FDRE                                         r  LGB/p0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            LGD/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 0.947ns (16.014%)  route 4.968ns (83.986%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.714     0.714 r  BTN_IBUF[0]_inst/O
                         net (fo=3, routed)           4.657     5.372    LGD/p0/D[0]
    SLICE_X59Y147        LUT4 (Prop_lut4_I2_O)        0.063     5.435 f  LGD/p0/pbreg_i_4__2/O
                         net (fo=1, routed)           0.310     5.745    LGD/p0/pbreg_i_4__2_n_0
    SLICE_X58Y147        LUT5 (Prop_lut5_I3_O)        0.170     5.915 r  LGD/p0/pbreg_i_1__2/O
                         net (fo=1, routed)           0.000     5.915    LGD/p0/pbreg_i_1__2_n_0
    SLICE_X58Y147        FDRE                                         r  LGD/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            LGA/p0/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.232ns  (logic 0.722ns (13.797%)  route 4.510ns (86.203%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.722     0.722 r  BTN_IBUF[3]_inst/O
                         net (fo=3, routed)           4.510     5.232    LGA/p0/D[0]
    SLICE_X60Y145        FDRE                                         r  LGA/p0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            LGC/p0/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 0.716ns (13.815%)  route 4.466ns (86.185%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.716     0.716 r  BTN_IBUF[1]_inst/O
                         net (fo=3, routed)           4.466     5.181    LGC/p0/D[0]
    SLICE_X60Y148        FDRE                                         r  LGC/p0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            LGD/p0/pbshift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.147ns  (logic 0.714ns (13.877%)  route 4.433ns (86.123%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.714     0.714 r  BTN_IBUF[0]_inst/O
                         net (fo=3, routed)           4.433     5.147    LGD/p0/D[0]
    SLICE_X58Y147        FDRE                                         r  LGD/p0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGB/p0/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/p0/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.852ns  (logic 0.269ns (31.572%)  route 0.583ns (68.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE                         0.000     0.000 r  LGB/p0/pbshift_reg[4]/C
    SLICE_X60Y146        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  LGB/p0/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.583     0.852    LGB/p0/sel0__0[5]
    SLICE_X60Y146        FDRE                                         r  LGB/p0/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LGB/p0/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/p0/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.091ns (45.743%)  route 0.108ns (54.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGB/p0/pbshift_reg[1]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  LGB/p0/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.108     0.199    LGB/p0/sel0__0[2]
    SLICE_X60Y145        FDRE                                         r  LGB/p0/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGB/p0/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/p0/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.091ns (45.007%)  route 0.111ns (54.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE                         0.000     0.000 r  LGB/p0/pbshift_reg[5]/C
    SLICE_X60Y146        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  LGB/p0/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.111     0.202    LGB/p0/sel0__0[6]
    SLICE_X60Y146        FDRE                                         r  LGB/p0/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGB/p0/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/p0/pbshift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.091ns (44.520%)  route 0.113ns (55.480%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGB/p0/pbshift_reg[2]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  LGB/p0/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.113     0.204    LGB/p0/sel0__0[3]
    SLICE_X60Y146        FDRE                                         r  LGB/p0/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGD/p0/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGD/p0/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE                         0.000     0.000 r  LGD/p0/pbshift_reg[4]/C
    SLICE_X59Y147        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGD/p0/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.107     0.207    LGD/p0/sel0__2[5]
    SLICE_X58Y147        FDRE                                         r  LGD/p0/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGA/p0/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGA/p0/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.091ns (42.932%)  route 0.121ns (57.068%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGA/p0/pbshift_reg[1]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  LGA/p0/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.121     0.212    LGA/p0/sel0[2]
    SLICE_X60Y145        FDRE                                         r  LGA/p0/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGB/p0/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/p0/pbshift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.827%)  route 0.123ns (55.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDRE                         0.000     0.000 r  LGB/p0/pbshift_reg[3]/C
    SLICE_X60Y146        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGB/p0/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.123     0.223    LGB/p0/sel0__0[4]
    SLICE_X60Y146        FDRE                                         r  LGB/p0/pbshift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGD/p0/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGD/p0/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.107ns (47.678%)  route 0.117ns (52.322%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y147        FDRE                         0.000     0.000 r  LGD/p0/pbshift_reg[0]/C
    SLICE_X58Y147        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  LGD/p0/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.117     0.224    LGD/p0/sel0__2[1]
    SLICE_X59Y147        FDRE                                         r  LGD/p0/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGC/p0/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGC/p0/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.118ns (51.391%)  route 0.112ns (48.609%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE                         0.000     0.000 r  LGC/p0/pbshift_reg[5]/C
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LGC/p0/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.112     0.230    LGC/p0/sel0__1[6]
    SLICE_X57Y148        FDRE                                         r  LGC/p0/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGC/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGC/p0/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.586%)  route 0.115ns (47.414%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE                         0.000     0.000 r  LGC/p0/pbreg_reg/C
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGC/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.115     0.215    LGC/p0/btn_out
    SLICE_X59Y148        LUT5 (Prop_lut5_I2_O)        0.028     0.243 r  LGC/p0/pbreg_i_1__1/O
                         net (fo=1, routed)           0.000     0.243    LGC/p0/pbreg_i_1__1_n_0
    SLICE_X59Y148        FDRE                                         r  LGC/p0/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LGA/p0/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGA/p0/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.091ns (34.610%)  route 0.172ns (65.390%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGA/p0/pbshift_reg[0]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  LGA/p0/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.172     0.263    LGA/p0/sel0[1]
    SLICE_X60Y145        FDRE                                         r  LGA/p0/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk100MHZ'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 4.192ns (35.763%)  route 7.529ns (64.237%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     5.745 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.983     9.728    LD/SR17/DIG_D_FF_1bit_i15/clk_IBUF
    SLICE_X55Y145        LUT5 (Prop_lut5_I0_O)        0.053     9.781 f  LD/SR17/DIG_D_FF_1bit_i15/LED_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.546    13.327    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         3.393    16.721 f  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.721    LED_CLK
    N26                                                               f  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegD/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.302ns  (logic 3.869ns (34.235%)  route 7.433ns (65.765%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  RegD/OUT_reg[1]/Q
                         net (fo=5, routed)           0.944     6.031    c0/D_OUT[1]
    SLICE_X55Y145        LUT6 (Prop_lut6_I1_O)        0.053     6.084 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.747     6.831    c0/d0/s8[1]
    SLICE_X53Y144        LUT4 (Prop_lut4_I2_O)        0.062     6.893 r  c0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.742    12.635    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.485    16.120 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.120    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegD/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.168ns  (logic 3.751ns (33.592%)  route 7.416ns (66.408%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  RegD/OUT_reg[1]/Q
                         net (fo=5, routed)           0.944     6.031    c0/D_OUT[1]
    SLICE_X55Y145        LUT6 (Prop_lut6_I1_O)        0.053     6.084 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.747     6.831    c0/d0/s8[1]
    SLICE_X53Y144        LUT4 (Prop_lut4_I2_O)        0.053     6.884 r  c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.725    12.609    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.376    15.986 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.986    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegD/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.969ns  (logic 3.883ns (35.399%)  route 7.086ns (64.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  RegD/OUT_reg[1]/Q
                         net (fo=5, routed)           0.944     6.031    c0/D_OUT[1]
    SLICE_X55Y145        LUT6 (Prop_lut6_I1_O)        0.053     6.084 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.636     6.721    c0/d0/s8[1]
    SLICE_X53Y144        LUT4 (Prop_lut4_I3_O)        0.067     6.788 r  c0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.506    12.293    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.494    15.787 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.787    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegC/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 3.726ns (34.057%)  route 7.214ns (65.943%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.390     4.819    RegC/clk_IBUF_BUFG
    SLICE_X61Y146        FDRE                                         r  RegC/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE (Prop_fdre_C_Q)         0.269     5.088 r  RegC/OUT_reg[0]/Q
                         net (fo=6, routed)           0.713     5.802    c0/C_OUT[0]
    SLICE_X57Y145        LUT6 (Prop_lut6_I4_O)        0.053     5.855 r  c0/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.707     6.562    c0/d0/s8[0]
    SLICE_X53Y144        LUT4 (Prop_lut4_I3_O)        0.053     6.615 r  c0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.793    12.408    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    15.758 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.758    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegD/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.887ns  (logic 3.757ns (34.511%)  route 7.130ns (65.489%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  RegD/OUT_reg[1]/Q
                         net (fo=5, routed)           0.944     6.031    c0/D_OUT[1]
    SLICE_X55Y145        LUT6 (Prop_lut6_I1_O)        0.053     6.084 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.643     6.728    c0/d0/s8[1]
    SLICE_X53Y144        LUT4 (Prop_lut4_I2_O)        0.053     6.781 r  c0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.542    12.323    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.382    15.705 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.705    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegD/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 3.734ns (36.019%)  route 6.632ns (63.981%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  RegD/OUT_reg[1]/Q
                         net (fo=5, routed)           0.944     6.031    c0/D_OUT[1]
    SLICE_X55Y145        LUT6 (Prop_lut6_I1_O)        0.053     6.084 r  c0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.636     6.721    c0/d0/s8[1]
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.053     6.774 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.052    11.826    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    15.184 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.184    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.321ns  (logic 3.826ns (37.067%)  route 6.495ns (62.933%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.821     5.909    c0/clk_div[17]
    SLICE_X54Y142        LUT2 (Prop_lut2_I0_O)        0.068     5.977 r  c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.674    11.651    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.489    15.139 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.139    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.245ns  (logic 3.678ns (35.895%)  route 6.568ns (64.105%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.269     5.087 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.821     5.909    c0/clk_div[17]
    SLICE_X54Y142        LUT2 (Prop_lut2_I0_O)        0.053     5.962 r  c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.746    11.708    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.356    15.064 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.064    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.046ns  (logic 3.812ns (37.946%)  route 6.234ns (62.054%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.389     4.818    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.269     5.087 f  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.822     5.910    c0/clk_div[17]
    SLICE_X54Y142        LUT2 (Prop_lut2_I0_O)        0.066     5.976 r  c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.412    11.387    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.477    14.865 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.865    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LD/SR17/DIG_D_FF_1bit_i33/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_D0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.048ns  (logic 1.502ns (49.274%)  route 1.546ns (50.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    LD/SR17/DIG_D_FF_1bit_i33/clk_IBUF_BUFG
    SLICE_X55Y144        FDRE                                         r  LD/SR17/DIG_D_FF_1bit_i33/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  LD/SR17/DIG_D_FF_1bit_i33/state_reg/Q
                         net (fo=1, routed)           1.546     3.433    LED_D0_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.402     4.834 r  LED_D0_OBUF_inst/O
                         net (fo=0)                   0.000     4.834    LED_D0
    M26                                                               r  LED_D0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk100MHZ'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.960ns  (logic 1.581ns (31.875%)  route 3.379ns (68.125%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.875     2.021    LD/SR17/DIG_D_FF_1bit_i15/clk_IBUF
    SLICE_X55Y145        LUT5 (Prop_lut5_I0_O)        0.028     2.049 r  LD/SR17/DIG_D_FF_1bit_i15/LED_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.504     3.553    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         1.407     4.960 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.960    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.853ns  (logic 1.565ns (40.622%)  route 2.288ns (59.378%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.156     2.043    c0/clk_div__0[18]
    SLICE_X55Y145        LUT6 (Prop_lut6_I2_O)        0.028     2.071 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.258     2.329    c0/d0/s8[3]
    SLICE_X53Y144        LUT4 (Prop_lut4_I3_O)        0.033     2.362 r  c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.236    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.404     5.640 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.640    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.890ns  (logic 1.496ns (38.445%)  route 2.395ns (61.555%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.374     2.261    c0/clk_div__0[18]
    SLICE_X54Y142        LUT2 (Prop_lut2_I0_O)        0.028     2.289 r  c0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.021     4.309    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     5.677 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.677    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.091ns  (logic 1.529ns (37.375%)  route 2.562ns (62.625%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.149     2.036    c0/clk_div[17]
    SLICE_X57Y145        LUT6 (Prop_lut6_I3_O)        0.028     2.064 r  c0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.239     2.303    c0/d0/s8[2]
    SLICE_X53Y144        LUT4 (Prop_lut4_I3_O)        0.028     2.331 r  c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.174     4.505    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.373     5.878 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.878    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.321ns  (logic 1.542ns (35.695%)  route 2.779ns (64.305%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 f  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.374     2.261    c0/clk_div__0[18]
    SLICE_X54Y142        LUT2 (Prop_lut2_I1_O)        0.026     2.287 r  c0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.405     4.691    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.416     6.108 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.108    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.462ns  (logic 1.590ns (35.634%)  route 2.872ns (64.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[17]/Q
                         net (fo=9, routed)           0.149     2.036    c0/clk_div[17]
    SLICE_X57Y145        LUT6 (Prop_lut6_I3_O)        0.028     2.064 r  c0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.239     2.303    c0/d0/s8[2]
    SLICE_X53Y144        LUT4 (Prop_lut4_I1_O)        0.030     2.333 r  c0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.484     4.816    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.432     6.248 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.248    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.489ns  (logic 1.552ns (34.573%)  route 2.937ns (65.427%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.156     2.043    c0/clk_div__0[18]
    SLICE_X55Y145        LUT6 (Prop_lut6_I2_O)        0.028     2.071 r  c0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.258     2.329    c0/d0/s8[3]
    SLICE_X53Y144        LUT4 (Prop_lut4_I0_O)        0.028     2.357 r  c0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.523     4.880    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     6.276 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.276    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.497ns  (logic 1.556ns (34.592%)  route 2.942ns (65.408%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.371     2.258    c0/clk_div__0[18]
    SLICE_X54Y142        LUT2 (Prop_lut2_I1_O)        0.029     2.287 r  c0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.571     4.857    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.427     6.284 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.284    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.519ns  (logic 1.498ns (33.144%)  route 3.021ns (66.856%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.541     1.787    c0/clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  c0/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 f  c0/clk_div_reg[18]/Q
                         net (fo=9, routed)           0.371     2.258    c0/clk_div__0[18]
    SLICE_X54Y142        LUT2 (Prop_lut2_I1_O)        0.028     2.286 r  c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.650     4.936    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     6.306 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.306    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHZ

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            RegB/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 0.930ns (18.613%)  route 4.068ns (81.387%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.865     0.865 f  SW_IBUF[6]_inst/O
                         net (fo=4, routed)           4.068     4.934    RegB/SW_IBUF[1]
    SLICE_X59Y145        LUT5 (Prop_lut5_I0_O)        0.065     4.999 r  RegB/OUT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.999    RegB/OUT[2]_i_1__0_n_0
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegB/clk_IBUF_BUFG
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegA/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 0.903ns (18.081%)  route 4.091ns (81.919%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.091     4.942    RegA/SW_IBUF[1]
    SLICE_X58Y145        LUT6 (Prop_lut6_I0_O)        0.053     4.995 r  RegA/OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     4.995    RegA/OUT[3]_i_1_n_0
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegA/clk_IBUF_BUFG
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            RegB/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 0.918ns (18.417%)  route 4.068ns (81.583%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.865     0.865 f  SW_IBUF[6]_inst/O
                         net (fo=4, routed)           4.068     4.934    RegB/SW_IBUF[1]
    SLICE_X59Y145        LUT4 (Prop_lut4_I0_O)        0.053     4.987 r  RegB/OUT[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.987    RegB/OUT[1]_i_1__0_n_0
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegB/clk_IBUF_BUFG
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 0.940ns (19.320%)  route 3.926ns (80.680%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.874     0.874 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           3.926     4.800    RegA/SW_IBUF[0]
    SLICE_X58Y145        LUT5 (Prop_lut5_I4_O)        0.066     4.866 r  RegA/OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     4.866    RegA/OUT[2]_i_1_n_0
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegA/clk_IBUF_BUFG
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            RegA/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 0.927ns (19.104%)  route 3.926ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.874     0.874 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           3.926     4.800    RegA/SW_IBUF[0]
    SLICE_X58Y145        LUT4 (Prop_lut4_I2_O)        0.053     4.853 r  RegA/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     4.853    RegA/OUT[1]_i_1_n_0
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegA/clk_IBUF_BUFG
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            RegA/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 0.903ns (18.617%)  route 3.948ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.850     0.850 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           3.948     4.798    RegA/SW_IBUF[1]
    SLICE_X58Y145        LUT2 (Prop_lut2_I0_O)        0.053     4.851 r  RegA/OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     4.851    RegA/OUT[0]_i_1_n_0
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegA/clk_IBUF_BUFG
    SLICE_X58Y145        FDRE                                         r  RegA/OUT_reg[0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            RegB/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 0.918ns (19.000%)  route 3.915ns (81.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.865     0.865 f  SW_IBUF[6]_inst/O
                         net (fo=4, routed)           3.915     4.780    RegB/SW_IBUF[1]
    SLICE_X59Y145        LUT2 (Prop_lut2_I0_O)        0.053     4.833 r  RegB/OUT[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.833    RegB/OUT[0]_i_1__0_n_0
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegB/clk_IBUF_BUFG
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            RegD/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.939ns (19.469%)  route 3.884ns (80.531%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.874     0.874 f  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           3.884     4.758    RegD/SW_IBUF[1]
    SLICE_X57Y146        LUT5 (Prop_lut5_I0_O)        0.065     4.823 r  RegD/OUT[2]_i_1__2/O
                         net (fo=1, routed)           0.000     4.823    RegD/OUT[2]_i_1__2_n_0
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            RegB/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.918ns (19.087%)  route 3.893ns (80.913%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.865     0.865 f  SW_IBUF[6]_inst/O
                         net (fo=4, routed)           3.893     4.759    RegB/SW_IBUF[1]
    SLICE_X59Y145        LUT6 (Prop_lut6_I0_O)        0.053     4.812 r  RegB/OUT[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.812    RegB/OUT[3]_i_1__0_n_0
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegB/clk_IBUF_BUFG
    SLICE_X59Y145        FDRE                                         r  RegB/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            RegD/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 0.927ns (19.268%)  route 3.884ns (80.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.874     0.874 f  SW_IBUF[4]_inst/O
                         net (fo=4, routed)           3.884     4.758    RegD/SW_IBUF[1]
    SLICE_X57Y146        LUT2 (Prop_lut2_I0_O)        0.053     4.811 r  RegD/OUT[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.811    RegD/OUT[0]_i_1__2_n_0
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.278     4.458    RegD/clk_IBUF_BUFG
    SLICE_X57Y146        FDRE                                         r  RegD/OUT_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LGB/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.833%)  route 0.064ns (33.167%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGB/p0/pbreg_reg/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGB/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.064     0.164    LGB/p0/btn_out
    SLICE_X61Y145        LUT2 (Prop_lut2_I0_O)        0.028     0.192 r  LGB/p0/Load_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.192    LGB/p0_n_1
    SLICE_X61Y145        FDRE                                         r  LGB/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGB/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGB/Load_out_reg/C

Slack:                    inf
  Source:                 LGA/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGA/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.586%)  route 0.090ns (41.414%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGA/p0/pbreg_reg/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGA/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.090     0.190    LGA/p0/btn_out
    SLICE_X61Y145        LUT2 (Prop_lut2_I0_O)        0.028     0.218 r  LGA/p0/Load_out_i_1/O
                         net (fo=1, routed)           0.000     0.218    LGA/p0_n_1
    SLICE_X61Y145        FDRE                                         r  LGA/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGA/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGA/Load_out_reg/C

Slack:                    inf
  Source:                 LGC/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGC/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE                         0.000     0.000 r  LGC/p0/pbreg_reg/C
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGC/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.093     0.193    LGC/p0/btn_out
    SLICE_X58Y148        LUT2 (Prop_lut2_I0_O)        0.028     0.221 r  LGC/p0/Load_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.221    LGC/p0_n_1
    SLICE_X58Y148        FDRE                                         r  LGC/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGC/clk_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  LGC/Load_out_reg/C

Slack:                    inf
  Source:                 LGC/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGC/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.891%)  route 0.171ns (63.109%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE                         0.000     0.000 r  LGC/p0/pbreg_reg/C
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGC/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.171     0.271    LGC/btn_out
    SLICE_X58Y148        FDRE                                         r  LGC/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGC/clk_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  LGC/old_btn_reg/C

Slack:                    inf
  Source:                 LGD/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGD/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.118ns (40.872%)  route 0.171ns (59.128%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y147        FDRE                         0.000     0.000 r  LGD/p0/pbreg_reg/C
    SLICE_X58Y147        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LGD/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.171     0.289    LGD/btn_out
    SLICE_X58Y148        FDRE                                         r  LGD/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGD/clk_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  LGD/old_btn_reg/C

Slack:                    inf
  Source:                 LGB/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGB/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.764%)  route 0.215ns (68.236%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGB/p0/pbreg_reg/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGB/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.215     0.315    LGB/btn_out
    SLICE_X61Y145        FDRE                                         r  LGB/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGB/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGB/old_btn_reg/C

Slack:                    inf
  Source:                 LGA/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGA/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.743%)  route 0.215ns (68.257%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  LGA/p0/pbreg_reg/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  LGA/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.215     0.315    LGA/btn_out
    SLICE_X61Y145        FDRE                                         r  LGA/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGA/clk_IBUF_BUFG
    SLICE_X61Y145        FDRE                                         r  LGA/old_btn_reg/C

Slack:                    inf
  Source:                 LGD/p0/pbreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LGD/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.071%)  route 0.248ns (62.929%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y147        FDRE                         0.000     0.000 r  LGD/p0/pbreg_reg/C
    SLICE_X58Y147        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  LGD/p0/pbreg_reg/Q
                         net (fo=3, routed)           0.248     0.366    LGD/p0/btn_out
    SLICE_X58Y148        LUT2 (Prop_lut2_I0_O)        0.028     0.394 r  LGD/p0/Load_out_i_1__2/O
                         net (fo=1, routed)           0.000     0.394    LGD/p0_n_1
    SLICE_X58Y148        FDRE                                         r  LGD/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.741     2.226    LGD/clk_IBUF_BUFG
    SLICE_X58Y148        FDRE                                         r  LGD/Load_out_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LD/LGLED_1/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.127ns (6.900%)  route 1.708ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.708     1.834    LD/LGLED_1/SW_IBUF[0]
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/old_btn_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LD/LGLED_1/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.155ns (8.272%)  route 1.714ns (91.728%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.714     1.841    LD/LGLED_1/SW_IBUF[0]
    SLICE_X57Y144        LUT2 (Prop_lut2_I0_O)        0.028     1.869 r  LD/LGLED_1/Load_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.869    LD/LGLED_1/Load_out_i_1__3_n_0
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.740     2.225    LD/LGLED_1/clk_IBUF_BUFG
    SLICE_X57Y144        FDRE                                         r  LD/LGLED_1/Load_out_reg/C





