Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 28 13:15:39 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    83          
DPIR-1     Warning           Asynchronous driver check      36          
SYNTH-10   Warning           Wide multiplier                39          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (220)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: PS2Data (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: board_divider/clk_div_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: game_clk_divider/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (220)
--------------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.317      -37.851                    288                 4329        0.105        0.000                      0                 4329        3.000        0.000                       0                   963  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.197        0.000                      0                  533        0.105        0.000                      0                  533       19.020        0.000                       0                   449  
  clk_out2_clk_wiz_0        0.359        0.000                      0                 3796        0.235        0.000                      0                 3796        3.750        0.000                       0                   510  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        0.534        0.000                      0                   64        0.204        0.000                      0                   64  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -0.317      -37.851                    288                 3709        0.268        0.000                      0                 3709  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.689ns  (logic 14.063ns (44.379%)  route 17.626ns (55.621%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599     9.450    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153     9.603 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    10.879    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    11.206 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    15.056    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    19.092 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    19.094    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.612 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    21.788    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    21.912 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    21.912    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.555 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    23.514    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    23.846 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    24.492    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    24.824 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    24.824    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.356 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.356    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.579 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    26.571    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    26.870 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    27.540    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    27.664 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    28.118    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    28.242 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.733    29.974    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_6/O
                         net (fo=3, routed)           0.514    30.612    DrawBackground_u/Clouds_u/rgb_out[23]_i_6_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.736 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2/O
                         net (fo=1, routed)           0.000    30.736    DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    38.435    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.095    38.904    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.029    38.933    DrawBackground_u/Clouds_u/rgb_out_reg[23]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                         -30.736    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.200ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.689ns  (logic 14.063ns (44.379%)  route 17.626ns (55.621%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599     9.450    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153     9.603 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    10.879    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    11.206 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    15.056    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    19.092 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    19.094    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.612 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    21.788    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    21.912 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    21.912    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.555 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    23.514    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    23.846 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    24.492    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    24.824 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    24.824    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.356 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.356    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.579 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    26.571    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    26.870 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    27.540    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    27.664 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    28.118    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    28.242 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.733    29.974    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_6/O
                         net (fo=3, routed)           0.514    30.612    DrawBackground_u/Clouds_u/rgb_out[23]_i_6_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.736 r  DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2/O
                         net (fo=1, routed)           0.000    30.736    DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    38.435    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.095    38.904    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.032    38.936    DrawBackground_u/Clouds_u/rgb_out_reg[12]
  -------------------------------------------------------------------
                         required time                         38.936    
                         arrival time                         -30.736    
  -------------------------------------------------------------------
                         slack                                  8.200    

Slack (MET) :             8.202ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.685ns  (logic 14.063ns (44.383%)  route 17.622ns (55.617%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599     9.450    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153     9.603 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    10.879    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    11.206 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    15.056    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    19.092 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    19.094    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.612 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    21.788    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    21.912 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    21.912    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.555 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    23.514    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    23.846 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    24.492    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    24.824 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    24.824    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.356 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.356    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.579 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    26.571    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    26.870 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    27.540    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    27.664 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    28.118    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    28.242 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.733    29.974    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_6/O
                         net (fo=3, routed)           0.511    30.609    DrawBackground_u/Clouds_u/rgb_out[23]_i_6_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124    30.733 r  DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2/O
                         net (fo=1, routed)           0.000    30.733    DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    38.435    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.095    38.904    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.031    38.935    DrawBackground_u/Clouds_u/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                         -30.733    
  -------------------------------------------------------------------
                         slack                                  8.202    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.458ns  (logic 14.481ns (46.033%)  route 16.977ns (53.967%))
  Logic Levels:           30  (CARRY4=12 DSP48E1=2 LUT2=6 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.507     9.358    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I3_O)        0.150     9.508 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_8/O
                         net (fo=25, routed)          2.040    11.548    DrawBackground_u/Clouds_u/rgb_nxt5[3]
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.326    11.874 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9/O
                         net (fo=3, routed)           0.827    12.701    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9_n_0
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.153    12.854 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3/O
                         net (fo=4, routed)           1.034    13.888    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.243    18.131 r  DrawBackground_u/Clouds_u/rgb_nxt3__30/PCOUT[47]
                         net (fo=1, routed)           0.002    18.133    DrawBackground_u/Clouds_u/rgb_nxt3__30_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.651 r  DrawBackground_u/Clouds_u/rgb_nxt3__31/P[1]
                         net (fo=2, routed)           1.256    20.907    DrawBackground_u/Clouds_u/rgb_nxt3__31_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    21.031 r  DrawBackground_u/Clouds_u/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    21.031    DrawBackground_u/Clouds_u/i__carry_i_2__9_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.411 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.411    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.630 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.625    22.255    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.321    22.576 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2/O
                         net (fo=2, routed)           0.666    23.242    DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326    23.568 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2/O
                         net (fo=1, routed)           0.000    23.568    DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.118    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.232    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.566 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__6/O[1]
                         net (fo=1, routed)           1.084    25.650    DrawBackground_u/Clouds_u/rgb_nxt215_out[29]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.303    25.953 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_41/O
                         net (fo=1, routed)           0.627    26.580    DrawBackground_u/Clouds_u/rgb_out[23]_i_41_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I2_O)        0.124    26.704 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_16/O
                         net (fo=1, routed)           1.904    28.609    DrawBackground_u/Clouds_u/rgb_out[23]_i_16_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.733 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.649    30.381    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    30.505 r  DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2/O
                         net (fo=1, routed)           0.000    30.505    DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    38.435    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.095    38.904    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.031    38.935    DrawBackground_u/Clouds_u/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                         -30.505    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.445ns  (logic 13.939ns (44.328%)  route 17.506ns (55.672%))
  Logic Levels:           27  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599     9.450    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153     9.603 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    10.879    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    11.206 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    15.056    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    19.092 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    19.094    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.612 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    21.788    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    21.912 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    21.912    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.555 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    23.514    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    23.846 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    24.492    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    24.824 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    24.824    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.356 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.356    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.579 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    26.571    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    26.870 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    27.540    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    27.664 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    28.118    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    28.242 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           2.127    30.368    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    30.492 r  DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2/O
                         net (fo=1, routed)           0.000    30.492    DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2_n_0
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.427    38.432    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/C
                         clock pessimism              0.564    38.995    
                         clock uncertainty           -0.095    38.901    
    SLICE_X34Y25         FDCE (Setup_fdce_C_D)        0.077    38.978    DrawBackground_u/Clouds_u/rgb_out_reg[21]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -30.492    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.270ns  (logic 13.939ns (44.576%)  route 17.331ns (55.424%))
  Logic Levels:           27  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.432 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599     9.450    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153     9.603 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    10.879    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    11.206 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    15.056    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    19.092 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    19.094    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.612 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    21.788    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    21.912 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    21.912    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.555 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    23.514    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    23.846 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    24.492    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    24.824 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    24.824    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.356 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.356    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.579 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    26.571    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    26.870 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    27.540    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    27.664 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    28.118    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    28.242 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.952    30.193    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    30.317 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2/O
                         net (fo=1, routed)           0.000    30.317    DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2_n_0
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.427    38.432    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/C
                         clock pessimism              0.564    38.995    
                         clock uncertainty           -0.095    38.901    
    SLICE_X34Y25         FDCE (Setup_fdce_C_D)        0.081    38.982    DrawBackground_u/Clouds_u/rgb_out_reg[22]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -30.317    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 DrawBackground_u/hcount_cl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.935ns  (logic 14.481ns (46.812%)  route 16.454ns (53.188%))
  Logic Levels:           30  (CARRY4=12 DSP48E1=2 LUT2=6 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 38.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawBackground_u/clk_out1
    SLICE_X35Y13         FDCE                                         r  DrawBackground_u/hcount_cl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawBackground_u/hcount_cl_reg[1]/Q
                         net (fo=3, routed)           0.678     0.182    DrawBackground_u/Clouds_u/hcount_out_reg[9]_1[1]
    SLICE_X35Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.306 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7/O
                         net (fo=1, routed)           0.000     0.306    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_7_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.856 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.856    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.190 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     1.738    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     2.041 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.041    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.591 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.591    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.904 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     3.588    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     3.894 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     3.894    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.537 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     4.977    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     5.284 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     5.284    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.685 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     5.685    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.019 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     6.758    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     7.061 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     7.727    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.851 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.507     9.358    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I3_O)        0.150     9.508 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_8/O
                         net (fo=25, routed)          2.040    11.548    DrawBackground_u/Clouds_u/rgb_nxt5[3]
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.326    11.874 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9/O
                         net (fo=3, routed)           0.827    12.701    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9_n_0
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.153    12.854 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3/O
                         net (fo=4, routed)           1.034    13.888    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.243    18.131 r  DrawBackground_u/Clouds_u/rgb_nxt3__30/PCOUT[47]
                         net (fo=1, routed)           0.002    18.133    DrawBackground_u/Clouds_u/rgb_nxt3__30_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.651 r  DrawBackground_u/Clouds_u/rgb_nxt3__31/P[1]
                         net (fo=2, routed)           1.256    20.907    DrawBackground_u/Clouds_u/rgb_nxt3__31_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    21.031 r  DrawBackground_u/Clouds_u/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    21.031    DrawBackground_u/Clouds_u/i__carry_i_2__9_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.411 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.411    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.630 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.625    22.255    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.321    22.576 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2/O
                         net (fo=2, routed)           0.666    23.242    DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326    23.568 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2/O
                         net (fo=1, routed)           0.000    23.568    DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.118 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    24.118    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.232 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.232    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.566 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__6/O[1]
                         net (fo=1, routed)           1.084    25.650    DrawBackground_u/Clouds_u/rgb_nxt215_out[29]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.303    25.953 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_41/O
                         net (fo=1, routed)           0.627    26.580    DrawBackground_u/Clouds_u/rgb_out[23]_i_41_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I2_O)        0.124    26.704 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_16/O
                         net (fo=1, routed)           1.904    28.609    DrawBackground_u/Clouds_u/rgb_out[23]_i_16_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.733 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.126    29.858    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.982 r  DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2/O
                         net (fo=1, routed)           0.000    29.982    DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2_n_0
    SLICE_X34Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.429    38.434    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X34Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/C
                         clock pessimism              0.579    39.012    
                         clock uncertainty           -0.095    38.918    
    SLICE_X34Y23         FDCE (Setup_fdce_C_D)        0.077    38.995    DrawBackground_u/Clouds_u/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                         -29.982    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             14.219ns  (required time - arrival time)
  Source:                 DrawMarioScore_u/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gameover_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.686ns  (logic 6.802ns (26.481%)  route 18.884ns (73.519%))
  Logic Levels:           26  (CARRY4=13 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawMarioScore_u/clk_out1
    SLICE_X28Y15         FDCE                                         r  DrawMarioScore_u/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawMarioScore_u/hcount_out_reg[9]/Q
                         net (fo=174, routed)         4.347     3.851    DrawMarioScore_u/hcount_out_score[9]
    SLICE_X5Y33          LUT3 (Prop_lut3_I2_O)        0.152     4.003 r  DrawMarioScore_u/rgb_out[23]_i_94__0/O
                         net (fo=14, routed)          2.191     6.193    DrawMarioScore_u/rgb_out[23]_i_94__0_n_0
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.326     6.519 r  DrawMarioScore_u/rgb_out[23]_i_1519/O
                         net (fo=1, routed)           0.000     6.519    DrawMarioScore_u/rgb_out[23]_i_1519_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.976 f  DrawMarioScore_u/rgb_out_reg[23]_i_1068/CO[1]
                         net (fo=34, routed)          1.432     8.409    DrawMarioScore_u/rgb_out_reg[23]_i_1068_n_2
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.355     8.764 r  DrawMarioScore_u/rgb_out[23]_i_662/O
                         net (fo=14, routed)          1.070     9.834    DrawMarioScore_u/rgb_out[23]_i_662_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.328    10.162 r  DrawMarioScore_u/rgb_out[23]_i_1062/O
                         net (fo=1, routed)           0.000    10.162    DrawMarioScore_u/rgb_out[23]_i_1062_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.417 r  DrawMarioScore_u/rgb_out_reg[23]_i_657/O[3]
                         net (fo=2, routed)           0.864    11.281    DrawMarioScore_u/rgb_out_reg[23]_i_657_n_4
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.332    11.613 r  DrawMarioScore_u/rgb_out[23]_i_336/O
                         net (fo=2, routed)           0.645    12.258    DrawMarioScore_u/rgb_out[23]_i_336_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.332    12.590 r  DrawMarioScore_u/rgb_out[23]_i_340/O
                         net (fo=1, routed)           0.000    12.590    DrawMarioScore_u/rgb_out[23]_i_340_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.122 r  DrawMarioScore_u/rgb_out_reg[23]_i_173/CO[3]
                         net (fo=1, routed)           0.009    13.131    DrawMarioScore_u/rgb_out_reg[23]_i_173_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  DrawMarioScore_u/rgb_out_reg[23]_i_82/O[1]
                         net (fo=4, routed)           0.835    14.301    DrawMarioScore_u/rgb_out_reg[23]_i_82_n_6
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.303    14.604 r  DrawMarioScore_u/rgb_out[23]_i_2655/O
                         net (fo=1, routed)           0.000    14.604    DrawMarioScore_u/rgb_out[23]_i_2655_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.005 r  DrawMarioScore_u/rgb_out_reg[23]_i_2342/CO[3]
                         net (fo=1, routed)           0.000    15.005    DrawMarioScore_u/rgb_out_reg[23]_i_2342_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.227 r  DrawMarioScore_u/rgb_out_reg[23]_i_1945/O[0]
                         net (fo=3, routed)           0.609    15.836    DrawMarioScore_u/rgb_out_reg[23]_i_1945_n_7
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.299    16.135 r  DrawMarioScore_u/rgb_out[23]_i_2377/O
                         net (fo=1, routed)           0.858    16.993    DrawMarioScore_u/rgb_out[23]_i_2377_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.389 r  DrawMarioScore_u/rgb_out_reg[23]_i_1970/CO[3]
                         net (fo=1, routed)           0.000    17.389    DrawMarioScore_u/rgb_out_reg[23]_i_1970_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.506 r  DrawMarioScore_u/rgb_out_reg[23]_i_1555/CO[3]
                         net (fo=1, routed)           0.000    17.506    DrawMarioScore_u/rgb_out_reg[23]_i_1555_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.623 r  DrawMarioScore_u/rgb_out_reg[23]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    17.623    DrawMarioScore_u/rgb_out_reg[23]_i_1108_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.740 r  DrawMarioScore_u/rgb_out_reg[23]_i_704/CO[3]
                         net (fo=1, routed)           0.000    17.740    DrawMarioScore_u/rgb_out_reg[23]_i_704_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.857 r  DrawMarioScore_u/rgb_out_reg[23]_i_358/CO[3]
                         net (fo=1, routed)           0.000    17.857    DrawMarioScore_u/rgb_out_reg[23]_i_358_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.974 r  DrawMarioScore_u/rgb_out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000    17.974    DrawMarioScore_u/rgb_out_reg[23]_i_184_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.091 r  DrawMarioScore_u/rgb_out_reg[23]_i_85/CO[3]
                         net (fo=4, routed)           0.912    19.003    DrawMarioScore_u/rgb_out_reg[23]_i_85_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124    19.127 r  DrawMarioScore_u/rgb_out[23]_i_81__0/O
                         net (fo=4, routed)           1.610    20.737    DrawMarioScore_u/rgb_out[23]_i_81__0_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124    20.861 r  DrawMarioScore_u/rgb_out[23]_i_39__0/O
                         net (fo=1, routed)           0.680    21.541    DrawMarioScore_u/rgb_out[23]_i_39__0_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.665 r  DrawMarioScore_u/rgb_out[23]_i_10__0/O
                         net (fo=1, routed)           0.798    22.463    DrawMarioScore_u/rgb_out[23]_i_10__0_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    22.587 r  DrawMarioScore_u/rgb_out[23]_i_3__2/O
                         net (fo=12, routed)          2.022    24.610    DrawMarioScore_u/rgb_out[23]_i_3__2_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.124    24.734 r  DrawMarioScore_u/rgb_out[20]_i_1__1/O
                         net (fo=1, routed)           0.000    24.734    Gameover_u/D[8]
    SLICE_X28Y19         FDCE                                         r  Gameover_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.436    38.441    Gameover_u/clk_out1
    SLICE_X28Y19         FDCE                                         r  Gameover_u/rgb_out_reg[20]/C
                         clock pessimism              0.578    39.018    
                         clock uncertainty           -0.095    38.924    
    SLICE_X28Y19         FDCE (Setup_fdce_C_D)        0.029    38.953    Gameover_u/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         38.953    
                         arrival time                         -24.734    
  -------------------------------------------------------------------
                         slack                                 14.219    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 DrawMarioScore_u/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gameover_u/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.679ns  (logic 6.802ns (26.489%)  route 18.877ns (73.511%))
  Logic Levels:           26  (CARRY4=13 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawMarioScore_u/clk_out1
    SLICE_X28Y15         FDCE                                         r  DrawMarioScore_u/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawMarioScore_u/hcount_out_reg[9]/Q
                         net (fo=174, routed)         4.347     3.851    DrawMarioScore_u/hcount_out_score[9]
    SLICE_X5Y33          LUT3 (Prop_lut3_I2_O)        0.152     4.003 r  DrawMarioScore_u/rgb_out[23]_i_94__0/O
                         net (fo=14, routed)          2.191     6.193    DrawMarioScore_u/rgb_out[23]_i_94__0_n_0
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.326     6.519 r  DrawMarioScore_u/rgb_out[23]_i_1519/O
                         net (fo=1, routed)           0.000     6.519    DrawMarioScore_u/rgb_out[23]_i_1519_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.976 f  DrawMarioScore_u/rgb_out_reg[23]_i_1068/CO[1]
                         net (fo=34, routed)          1.432     8.409    DrawMarioScore_u/rgb_out_reg[23]_i_1068_n_2
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.355     8.764 r  DrawMarioScore_u/rgb_out[23]_i_662/O
                         net (fo=14, routed)          1.070     9.834    DrawMarioScore_u/rgb_out[23]_i_662_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.328    10.162 r  DrawMarioScore_u/rgb_out[23]_i_1062/O
                         net (fo=1, routed)           0.000    10.162    DrawMarioScore_u/rgb_out[23]_i_1062_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.417 r  DrawMarioScore_u/rgb_out_reg[23]_i_657/O[3]
                         net (fo=2, routed)           0.864    11.281    DrawMarioScore_u/rgb_out_reg[23]_i_657_n_4
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.332    11.613 r  DrawMarioScore_u/rgb_out[23]_i_336/O
                         net (fo=2, routed)           0.645    12.258    DrawMarioScore_u/rgb_out[23]_i_336_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.332    12.590 r  DrawMarioScore_u/rgb_out[23]_i_340/O
                         net (fo=1, routed)           0.000    12.590    DrawMarioScore_u/rgb_out[23]_i_340_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.122 r  DrawMarioScore_u/rgb_out_reg[23]_i_173/CO[3]
                         net (fo=1, routed)           0.009    13.131    DrawMarioScore_u/rgb_out_reg[23]_i_173_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  DrawMarioScore_u/rgb_out_reg[23]_i_82/O[1]
                         net (fo=4, routed)           0.835    14.301    DrawMarioScore_u/rgb_out_reg[23]_i_82_n_6
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.303    14.604 r  DrawMarioScore_u/rgb_out[23]_i_2655/O
                         net (fo=1, routed)           0.000    14.604    DrawMarioScore_u/rgb_out[23]_i_2655_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.005 r  DrawMarioScore_u/rgb_out_reg[23]_i_2342/CO[3]
                         net (fo=1, routed)           0.000    15.005    DrawMarioScore_u/rgb_out_reg[23]_i_2342_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.227 r  DrawMarioScore_u/rgb_out_reg[23]_i_1945/O[0]
                         net (fo=3, routed)           0.609    15.836    DrawMarioScore_u/rgb_out_reg[23]_i_1945_n_7
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.299    16.135 r  DrawMarioScore_u/rgb_out[23]_i_2377/O
                         net (fo=1, routed)           0.858    16.993    DrawMarioScore_u/rgb_out[23]_i_2377_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.389 r  DrawMarioScore_u/rgb_out_reg[23]_i_1970/CO[3]
                         net (fo=1, routed)           0.000    17.389    DrawMarioScore_u/rgb_out_reg[23]_i_1970_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.506 r  DrawMarioScore_u/rgb_out_reg[23]_i_1555/CO[3]
                         net (fo=1, routed)           0.000    17.506    DrawMarioScore_u/rgb_out_reg[23]_i_1555_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.623 r  DrawMarioScore_u/rgb_out_reg[23]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    17.623    DrawMarioScore_u/rgb_out_reg[23]_i_1108_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.740 r  DrawMarioScore_u/rgb_out_reg[23]_i_704/CO[3]
                         net (fo=1, routed)           0.000    17.740    DrawMarioScore_u/rgb_out_reg[23]_i_704_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.857 r  DrawMarioScore_u/rgb_out_reg[23]_i_358/CO[3]
                         net (fo=1, routed)           0.000    17.857    DrawMarioScore_u/rgb_out_reg[23]_i_358_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.974 r  DrawMarioScore_u/rgb_out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000    17.974    DrawMarioScore_u/rgb_out_reg[23]_i_184_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.091 r  DrawMarioScore_u/rgb_out_reg[23]_i_85/CO[3]
                         net (fo=4, routed)           0.912    19.003    DrawMarioScore_u/rgb_out_reg[23]_i_85_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124    19.127 r  DrawMarioScore_u/rgb_out[23]_i_81__0/O
                         net (fo=4, routed)           1.610    20.737    DrawMarioScore_u/rgb_out[23]_i_81__0_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124    20.861 r  DrawMarioScore_u/rgb_out[23]_i_39__0/O
                         net (fo=1, routed)           0.680    21.541    DrawMarioScore_u/rgb_out[23]_i_39__0_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.665 r  DrawMarioScore_u/rgb_out[23]_i_10__0/O
                         net (fo=1, routed)           0.798    22.463    DrawMarioScore_u/rgb_out[23]_i_10__0_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    22.587 r  DrawMarioScore_u/rgb_out[23]_i_3__2/O
                         net (fo=12, routed)          2.015    24.602    DrawMarioScore_u/rgb_out[23]_i_3__2_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.124    24.726 r  DrawMarioScore_u/rgb_out[22]_i_1__1/O
                         net (fo=1, routed)           0.000    24.726    Gameover_u/D[10]
    SLICE_X28Y19         FDCE                                         r  Gameover_u/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.436    38.441    Gameover_u/clk_out1
    SLICE_X28Y19         FDCE                                         r  Gameover_u/rgb_out_reg[22]/C
                         clock pessimism              0.578    39.018    
                         clock uncertainty           -0.095    38.924    
    SLICE_X28Y19         FDCE (Setup_fdce_C_D)        0.031    38.955    Gameover_u/rgb_out_reg[22]
  -------------------------------------------------------------------
                         required time                         38.955    
                         arrival time                         -24.726    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 DrawMarioScore_u/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gameover_u/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.714ns  (logic 6.830ns (26.561%)  route 18.884ns (73.439%))
  Logic Levels:           26  (CARRY4=13 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.559    -0.953    DrawMarioScore_u/clk_out1
    SLICE_X28Y15         FDCE                                         r  DrawMarioScore_u/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  DrawMarioScore_u/hcount_out_reg[9]/Q
                         net (fo=174, routed)         4.347     3.851    DrawMarioScore_u/hcount_out_score[9]
    SLICE_X5Y33          LUT3 (Prop_lut3_I2_O)        0.152     4.003 r  DrawMarioScore_u/rgb_out[23]_i_94__0/O
                         net (fo=14, routed)          2.191     6.193    DrawMarioScore_u/rgb_out[23]_i_94__0_n_0
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.326     6.519 r  DrawMarioScore_u/rgb_out[23]_i_1519/O
                         net (fo=1, routed)           0.000     6.519    DrawMarioScore_u/rgb_out[23]_i_1519_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.976 f  DrawMarioScore_u/rgb_out_reg[23]_i_1068/CO[1]
                         net (fo=34, routed)          1.432     8.409    DrawMarioScore_u/rgb_out_reg[23]_i_1068_n_2
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.355     8.764 r  DrawMarioScore_u/rgb_out[23]_i_662/O
                         net (fo=14, routed)          1.070     9.834    DrawMarioScore_u/rgb_out[23]_i_662_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.328    10.162 r  DrawMarioScore_u/rgb_out[23]_i_1062/O
                         net (fo=1, routed)           0.000    10.162    DrawMarioScore_u/rgb_out[23]_i_1062_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.417 r  DrawMarioScore_u/rgb_out_reg[23]_i_657/O[3]
                         net (fo=2, routed)           0.864    11.281    DrawMarioScore_u/rgb_out_reg[23]_i_657_n_4
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.332    11.613 r  DrawMarioScore_u/rgb_out[23]_i_336/O
                         net (fo=2, routed)           0.645    12.258    DrawMarioScore_u/rgb_out[23]_i_336_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.332    12.590 r  DrawMarioScore_u/rgb_out[23]_i_340/O
                         net (fo=1, routed)           0.000    12.590    DrawMarioScore_u/rgb_out[23]_i_340_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.122 r  DrawMarioScore_u/rgb_out_reg[23]_i_173/CO[3]
                         net (fo=1, routed)           0.009    13.131    DrawMarioScore_u/rgb_out_reg[23]_i_173_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  DrawMarioScore_u/rgb_out_reg[23]_i_82/O[1]
                         net (fo=4, routed)           0.835    14.301    DrawMarioScore_u/rgb_out_reg[23]_i_82_n_6
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.303    14.604 r  DrawMarioScore_u/rgb_out[23]_i_2655/O
                         net (fo=1, routed)           0.000    14.604    DrawMarioScore_u/rgb_out[23]_i_2655_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.005 r  DrawMarioScore_u/rgb_out_reg[23]_i_2342/CO[3]
                         net (fo=1, routed)           0.000    15.005    DrawMarioScore_u/rgb_out_reg[23]_i_2342_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.227 r  DrawMarioScore_u/rgb_out_reg[23]_i_1945/O[0]
                         net (fo=3, routed)           0.609    15.836    DrawMarioScore_u/rgb_out_reg[23]_i_1945_n_7
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.299    16.135 r  DrawMarioScore_u/rgb_out[23]_i_2377/O
                         net (fo=1, routed)           0.858    16.993    DrawMarioScore_u/rgb_out[23]_i_2377_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.389 r  DrawMarioScore_u/rgb_out_reg[23]_i_1970/CO[3]
                         net (fo=1, routed)           0.000    17.389    DrawMarioScore_u/rgb_out_reg[23]_i_1970_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.506 r  DrawMarioScore_u/rgb_out_reg[23]_i_1555/CO[3]
                         net (fo=1, routed)           0.000    17.506    DrawMarioScore_u/rgb_out_reg[23]_i_1555_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.623 r  DrawMarioScore_u/rgb_out_reg[23]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    17.623    DrawMarioScore_u/rgb_out_reg[23]_i_1108_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.740 r  DrawMarioScore_u/rgb_out_reg[23]_i_704/CO[3]
                         net (fo=1, routed)           0.000    17.740    DrawMarioScore_u/rgb_out_reg[23]_i_704_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.857 r  DrawMarioScore_u/rgb_out_reg[23]_i_358/CO[3]
                         net (fo=1, routed)           0.000    17.857    DrawMarioScore_u/rgb_out_reg[23]_i_358_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.974 r  DrawMarioScore_u/rgb_out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000    17.974    DrawMarioScore_u/rgb_out_reg[23]_i_184_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.091 r  DrawMarioScore_u/rgb_out_reg[23]_i_85/CO[3]
                         net (fo=4, routed)           0.912    19.003    DrawMarioScore_u/rgb_out_reg[23]_i_85_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I3_O)        0.124    19.127 r  DrawMarioScore_u/rgb_out[23]_i_81__0/O
                         net (fo=4, routed)           1.610    20.737    DrawMarioScore_u/rgb_out[23]_i_81__0_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.124    20.861 r  DrawMarioScore_u/rgb_out[23]_i_39__0/O
                         net (fo=1, routed)           0.680    21.541    DrawMarioScore_u/rgb_out[23]_i_39__0_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.665 r  DrawMarioScore_u/rgb_out[23]_i_10__0/O
                         net (fo=1, routed)           0.798    22.463    DrawMarioScore_u/rgb_out[23]_i_10__0_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124    22.587 r  DrawMarioScore_u/rgb_out[23]_i_3__2/O
                         net (fo=12, routed)          2.022    24.610    DrawMarioScore_u/rgb_out[23]_i_3__2_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.152    24.762 r  DrawMarioScore_u/rgb_out[21]_i_1__1/O
                         net (fo=1, routed)           0.000    24.762    Gameover_u/D[9]
    SLICE_X28Y19         FDCE                                         r  Gameover_u/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.436    38.441    Gameover_u/clk_out1
    SLICE_X28Y19         FDCE                                         r  Gameover_u/rgb_out_reg[21]/C
                         clock pessimism              0.578    39.018    
                         clock uncertainty           -0.095    38.924    
    SLICE_X28Y19         FDCE (Setup_fdce_C_D)        0.075    38.999    Gameover_u/rgb_out_reg[21]
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                         -24.762    
  -------------------------------------------------------------------
                         slack                                 14.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DrawBackground_u/vcount_cl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.301%)  route 0.296ns (67.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.553    -0.628    DrawBackground_u/clk_out1
    SLICE_X33Y27         FDCE                                         r  DrawBackground_u/vcount_cl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  DrawBackground_u/vcount_cl_reg[5]/Q
                         net (fo=30, routed)          0.296    -0.192    DrawBackground_u/Clouds_u/vcount_cl[5]
    SLICE_X40Y27         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.820    -0.870    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X40Y27         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[5]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X40Y27         FDCE (Hold_fdce_C_D)         0.070    -0.296    DrawBackground_u/Clouds_u/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DrawBackground_u/vcount_cl_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.344%)  route 0.324ns (69.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.553    -0.628    DrawBackground_u/clk_out1
    SLICE_X33Y27         FDCE                                         r  DrawBackground_u/vcount_cl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  DrawBackground_u/vcount_cl_reg[8]/Q
                         net (fo=22, routed)          0.324    -0.164    DrawBackground_u/Clouds_u/vcount_cl[8]
    SLICE_X38Y24         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.816    -0.874    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X38Y24         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[8]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.085    -0.285    DrawBackground_u/Clouds_u/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VgaTiming_u/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.549    -0.632    VgaTiming_u/clk_out1
    SLICE_X35Y25         FDCE                                         r  VgaTiming_u/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  VgaTiming_u/vsync_reg/Q
                         net (fo=2, routed)           0.124    -0.367    Player_u/vsync
    SLICE_X34Y26         SRL16E                                       r  Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.816    -0.874    Player_u/clk_out1
    SLICE_X34Y26         SRL16E                                       r  Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
                         clock pessimism              0.255    -0.618    
    SLICE_X34Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.501    Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DrawBackground_u/vcount_cl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.020%)  route 0.314ns (68.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.551    -0.630    DrawBackground_u/clk_out1
    SLICE_X32Y26         FDCE                                         r  DrawBackground_u/vcount_cl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  DrawBackground_u/vcount_cl_reg[6]/Q
                         net (fo=26, routed)          0.314    -0.176    DrawBackground_u/Clouds_u/vcount_cl[6]
    SLICE_X39Y27         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.819    -0.871    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X39Y27         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[6]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X39Y27         FDCE (Hold_fdce_C_D)         0.057    -0.310    DrawBackground_u/Clouds_u/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Board_u/hsync_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_u/hsync_out_reg_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.556    -0.625    Board_u/clk_out1
    SLICE_X49Y28         FDCE                                         r  Board_u/hsync_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  Board_u/hsync_out_reg_c/Q
                         net (fo=1, routed)           0.110    -0.374    Player_u/hsync_out_reg_c_1
    SLICE_X48Y28         FDCE                                         r  Player_u/hsync_out_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.824    -0.866    Player_u/clk_out1
    SLICE_X48Y28         FDCE                                         r  Player_u/hsync_out_reg_c/C
                         clock pessimism              0.253    -0.612    
    SLICE_X48Y28         FDCE (Hold_fdce_C_D)         0.070    -0.542    Player_u/hsync_out_reg_c
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DrawBackground_u/vcount_cl_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/Clouds_u/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.342%)  route 0.324ns (71.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.551    -0.630    DrawBackground_u/clk_out1
    SLICE_X33Y26         FDCE                                         r  DrawBackground_u/vcount_cl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  DrawBackground_u/vcount_cl_reg[9]/Q
                         net (fo=18, routed)          0.324    -0.179    DrawBackground_u/Clouds_u/vcount_cl[9]
    SLICE_X37Y27         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.819    -0.871    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X37Y27         FDCE                                         r  DrawBackground_u/Clouds_u/vcount_out_reg[9]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.016    -0.351    DrawBackground_u/Clouds_u/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Board_u/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Player_u/hcount_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.321%)  route 0.134ns (48.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    Board_u/clk_out1
    SLICE_X32Y11         FDCE                                         r  Board_u/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  Board_u/hcount_out_reg[0]/Q
                         net (fo=7, routed)           0.134    -0.346    Player_u/D[0]
    SLICE_X28Y11         FDCE                                         r  Player_u/hcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    Player_u/clk_out1
    SLICE_X28Y11         FDCE                                         r  Player_u/hcount_out_reg[0]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X28Y11         FDCE (Hold_fdce_C_D)         0.066    -0.518    Player_u/hcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DrawBackground_u/Clouds_u/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/hcount_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.561    -0.620    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X35Y9          FDCE                                         r  DrawBackground_u/Clouds_u/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  DrawBackground_u/Clouds_u/hcount_out_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.369    DrawBackground_u/Clouds_u_n_4
    SLICE_X35Y9          FDCE                                         r  DrawBackground_u/hcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    DrawBackground_u/clk_out1
    SLICE_X35Y9          FDCE                                         r  DrawBackground_u/hcount_out_reg[6]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.072    -0.548    DrawBackground_u/hcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DrawBackground_u/Clouds_u/hsync_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawBackground_u/hsync_out_reg_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.556    -0.625    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X49Y28         FDCE                                         r  DrawBackground_u/Clouds_u/hsync_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  DrawBackground_u/Clouds_u/hsync_out_reg_c/Q
                         net (fo=1, routed)           0.110    -0.374    DrawBackground_u/Clouds_u_n_0
    SLICE_X49Y28         FDCE                                         r  DrawBackground_u/hsync_out_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.824    -0.866    DrawBackground_u/clk_out1
    SLICE_X49Y28         FDCE                                         r  DrawBackground_u/hsync_out_reg_c/C
                         clock pessimism              0.240    -0.625    
    SLICE_X49Y28         FDCE (Hold_fdce_C_D)         0.072    -0.553    DrawBackground_u/hsync_out_reg_c
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 VgaTiming_u/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaTiming_u/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.536%)  route 0.149ns (44.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.555    -0.626    VgaTiming_u/clk_out1
    SLICE_X33Y19         FDCE                                         r  VgaTiming_u/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  VgaTiming_u/hcount_reg[6]/Q
                         net (fo=10, routed)          0.149    -0.336    VgaTiming_u/hcount[6]
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  VgaTiming_u/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    VgaTiming_u/p_0_in[8]
    SLICE_X34Y19         FDCE                                         r  VgaTiming_u/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.821    -0.869    VgaTiming_u/clk_out1
    SLICE_X34Y19         FDCE                                         r  VgaTiming_u/hcount_reg[8]/C
                         clock pessimism              0.274    -0.594    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.120    -0.474    VgaTiming_u/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y38     Music_u/tone_reg_rep_bsel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0_u/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11     Board_u/hcount_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y9      Board_u/hcount_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X33Y12     Board_u/hcount_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y11     Board_u/hcount_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y12     Board_u/hcount_out_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y13     Board_u/hcount_out_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y9      Board_u/hcount_out_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y21     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y21     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y26     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y26     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11     Board_u/hcount_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11     Board_u/hcount_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y9      Board_u/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y9      Board_u/hcount_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     Board_u/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     Board_u/hcount_out_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y21     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y21     Player_u/hsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y26     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y26     Player_u/vsync_out_reg_srl5_Player_u_hsync_out_reg_c/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11     Board_u/hcount_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11     Board_u/hcount_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y9      Board_u/hcount_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y9      Board_u/hcount_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     Board_u/hcount_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     Board_u/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 1.436ns (16.195%)  route 7.431ns (83.805%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.440     7.923    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_2_2/D
    SLICE_X60Y13         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.513     8.518    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_2_2/WCLK
    SLICE_X60Y13         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X60Y13         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.282    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 1.436ns (16.347%)  route 7.348ns (83.653%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.357     7.840    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/D
    SLICE_X56Y16         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.446     8.451    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/WCLK
    SLICE_X56Y16         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X56Y16         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.215    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.436ns (16.311%)  route 7.368ns (83.689%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.377     7.859    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_2_2/D
    SLICE_X60Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.518     8.523    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_2_2/WCLK
    SLICE_X60Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X60Y4          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.287    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 1.436ns (16.426%)  route 7.306ns (83.574%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.315     7.798    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_2_2/D
    SLICE_X60Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.514     8.519    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_2_2/WCLK
    SLICE_X60Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X60Y12         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.283    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 1.666ns (19.191%)  route 7.015ns (80.809%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 f  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.717     2.699    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X61Y9          LUT3 (Prop_lut3_I0_O)        0.360     3.059 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.436     3.496    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.326     3.822 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.526     4.348    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.472 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.133    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.257 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.101     6.357    Engine_FirstStage/spo[3]
    SLICE_X45Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.255     7.737    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_3_3/D
    SLICE_X56Y0          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.454     8.459    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_3_3/WCLK
    SLICE_X56Y0          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.022    
                         clock uncertainty           -0.074     8.948    
    SLICE_X56Y0          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.223    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.636ns  (logic 1.436ns (16.628%)  route 7.200ns (83.372%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.209     7.692    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/D
    SLICE_X54Y9          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.450     8.455    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/WCLK
    SLICE_X54Y9          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X54Y9          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.219    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 1.436ns (16.635%)  route 7.196ns (83.365%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.205     7.688    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_2_2/D
    SLICE_X54Y15         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.446     8.451    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_2_2/WCLK
    SLICE_X54Y15         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X54Y15         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.215    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_2_2/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 1.436ns (16.639%)  route 7.194ns (83.361%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 r  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.559     2.542    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.332     2.874 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26/O
                         net (fo=1, routed)           0.562     3.436    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_26_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.560 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.800     4.359    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_9_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.483 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.575     5.058    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.124     5.182 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           1.177     6.359    Engine_FirstStage/spo[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          1.203     7.686    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_2_2/D
    SLICE_X56Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_2_2/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.449     8.454    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_2_2/WCLK
    SLICE_X56Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_2_2/DP.HIGH/CLK
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X56Y12         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.218    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 1.666ns (19.167%)  route 7.026ns (80.833%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 f  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.717     2.699    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X61Y9          LUT3 (Prop_lut3_I0_O)        0.360     3.059 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.436     3.496    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.326     3.822 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.526     4.348    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.472 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.133    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.257 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.101     6.357    Engine_FirstStage/spo[3]
    SLICE_X45Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.266     7.748    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/D
    SLICE_X60Y7          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.517     8.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/WCLK
    SLICE_X60Y7          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X60Y7          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.286    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 1.666ns (19.334%)  route 6.951ns (80.666%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    -0.945    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319     0.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152     0.982 f  Engine_FirstStage/first_stage_rom_i_11/O
                         net (fo=141, routed)         1.717     2.699    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X61Y9          LUT3 (Prop_lut3_I0_O)        0.360     3.059 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.436     3.496    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I2_O)        0.326     3.822 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.526     4.348    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.472 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.133    first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.257 r  first_stage_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.101     6.357    Engine_FirstStage/spo[3]
    SLICE_X45Y8          LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  Engine_FirstStage/first_stage_ram_i_15/O
                         net (fo=70, routed)          1.191     7.672    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/D
    SLICE_X54Y16         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.445     8.450    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/WCLK
    SLICE_X54Y16         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH/CLK
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X54Y16         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725     8.214    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Mouse/raw_L_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_L_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.751%)  route 0.169ns (47.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.595    -0.586    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  Mouse/raw_L_reg/Q
                         net (fo=17, routed)          0.169    -0.276    Mouse/raw_L
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.048    -0.228 r  Mouse/debounce_cnt_L[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Mouse/debounce_cnt_L[8]_i_1_n_0
    SLICE_X59Y2          FDCE                                         r  Mouse/debounce_cnt_L_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y2          FDCE                                         r  Mouse/debounce_cnt_L_reg[8]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.107    -0.463    Mouse/debounce_cnt_L_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Mouse/raw_L_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_L_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.352%)  route 0.169ns (47.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.595    -0.586    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  Mouse/raw_L_reg/Q
                         net (fo=17, routed)          0.169    -0.276    Mouse/raw_L
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.045    -0.231 r  Mouse/debounce_cnt_L[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    Mouse/debounce_cnt_L[6]_i_1_n_0
    SLICE_X59Y2          FDCE                                         r  Mouse/debounce_cnt_L_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y2          FDCE                                         r  Mouse/debounce_cnt_L_reg[6]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.091    -0.479    Mouse/debounce_cnt_L_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Mouse/raw_R_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_R_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.230ns (63.400%)  route 0.133ns (36.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.595    -0.586    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.128    -0.458 r  Mouse/raw_R_reg/Q
                         net (fo=17, routed)          0.133    -0.326    Mouse/raw_R
    SLICE_X59Y1          LUT4 (Prop_lut4_I0_O)        0.102    -0.224 r  Mouse/debounce_cnt_R[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    Mouse/debounce_cnt_R[8]_i_1_n_0
    SLICE_X59Y1          FDCE                                         r  Mouse/debounce_cnt_R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/debounce_cnt_R_reg[8]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X59Y1          FDCE (Hold_fdce_C_D)         0.107    -0.479    Mouse/debounce_cnt_R_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Mouse/raw_M_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_M_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.187ns (43.214%)  route 0.246ns (56.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.596    -0.585    Mouse/clk_out2
    SLICE_X62Y2          FDCE                                         r  Mouse/raw_M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  Mouse/raw_M_reg/Q
                         net (fo=17, routed)          0.246    -0.199    Mouse/raw_M
    SLICE_X60Y2          LUT4 (Prop_lut4_I0_O)        0.046    -0.153 r  Mouse/debounce_cnt_M[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Mouse/debounce_cnt_M[12]_i_1_n_0
    SLICE_X60Y2          FDCE                                         r  Mouse/debounce_cnt_M_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X60Y2          FDCE                                         r  Mouse/debounce_cnt_M_reg[12]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X60Y2          FDCE (Hold_fdce_C_D)         0.131    -0.419    Mouse/debounce_cnt_M_reg[12]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Mouse/raw_R_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_R_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.226ns (62.992%)  route 0.133ns (37.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.595    -0.586    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDCE (Prop_fdce_C_Q)         0.128    -0.458 r  Mouse/raw_R_reg/Q
                         net (fo=17, routed)          0.133    -0.326    Mouse/raw_R
    SLICE_X59Y1          LUT4 (Prop_lut4_I0_O)        0.098    -0.228 r  Mouse/debounce_cnt_R[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Mouse/debounce_cnt_R[6]_i_1_n_0
    SLICE_X59Y1          FDCE                                         r  Mouse/debounce_cnt_R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/debounce_cnt_R_reg[6]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X59Y1          FDCE (Hold_fdce_C_D)         0.092    -0.494    Mouse/debounce_cnt_R_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Mouse/raw_M_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_M_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.083%)  route 0.246ns (56.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.596    -0.585    Mouse/clk_out2
    SLICE_X62Y2          FDCE                                         r  Mouse/raw_M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  Mouse/raw_M_reg/Q
                         net (fo=17, routed)          0.246    -0.199    Mouse/raw_M
    SLICE_X60Y2          LUT4 (Prop_lut4_I0_O)        0.045    -0.154 r  Mouse/debounce_cnt_M[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    Mouse/debounce_cnt_M[10]_i_1_n_0
    SLICE_X60Y2          FDCE                                         r  Mouse/debounce_cnt_M_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X60Y2          FDCE                                         r  Mouse/debounce_cnt_M_reg[10]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X60Y2          FDCE (Hold_fdce_C_D)         0.120    -0.430    Mouse/debounce_cnt_M_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Mouse/stable_L_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/stable_L_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.081%)  route 0.173ns (42.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.567    -0.614    Mouse/clk_out2
    SLICE_X55Y1          FDCE                                         r  Mouse/stable_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.128    -0.486 r  Mouse/stable_L_reg/Q
                         net (fo=17, routed)          0.173    -0.313    Mouse/stable_L_reg_n_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.102    -0.211 r  Mouse/stable_L_i_1/O
                         net (fo=1, routed)           0.000    -0.211    Mouse/stable_L_i_1_n_0
    SLICE_X55Y1          FDCE                                         r  Mouse/stable_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.838    -0.852    Mouse/clk_out2
    SLICE_X55Y1          FDCE                                         r  Mouse/stable_L_reg/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y1          FDCE (Hold_fdce_C_D)         0.107    -0.507    Mouse/stable_L_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Mouse/stable_L_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_L_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.046%)  route 0.174ns (42.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.567    -0.614    Mouse/clk_out2
    SLICE_X55Y1          FDCE                                         r  Mouse/stable_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.128    -0.486 r  Mouse/stable_L_reg/Q
                         net (fo=17, routed)          0.174    -0.312    Mouse/stable_L_reg_n_0
    SLICE_X55Y1          LUT4 (Prop_lut4_I1_O)        0.103    -0.209 r  Mouse/debounce_cnt_L[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    Mouse/debounce_cnt_L[12]_i_1_n_0
    SLICE_X55Y1          FDCE                                         r  Mouse/debounce_cnt_L_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.838    -0.852    Mouse/clk_out2
    SLICE_X55Y1          FDCE                                         r  Mouse/debounce_cnt_L_reg[12]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y1          FDCE (Hold_fdce_C_D)         0.107    -0.507    Mouse/debounce_cnt_L_reg[12]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Mouse/debounce_cnt_R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.371%)  route 0.207ns (52.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.595    -0.586    Mouse/clk_out2
    SLICE_X59Y0          FDCE                                         r  Mouse/debounce_cnt_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  Mouse/debounce_cnt_R_reg[0]/Q
                         net (fo=2, routed)           0.207    -0.239    Mouse/debounce_cnt_R[0]
    SLICE_X59Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.194 r  Mouse/debounce_cnt_R[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    Mouse/debounce_cnt_R[0]_i_1_n_0
    SLICE_X59Y0          FDCE                                         r  Mouse/debounce_cnt_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y0          FDCE                                         r  Mouse/debounce_cnt_R_reg[0]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.091    -0.495    Mouse/debounce_cnt_R_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Mouse/stable_R_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse/debounce_cnt_R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.452%)  route 0.178ns (43.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.595    -0.586    Mouse/clk_out2
    SLICE_X59Y0          FDCE                                         r  Mouse/stable_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.128    -0.458 r  Mouse/stable_R_reg/Q
                         net (fo=17, routed)          0.178    -0.280    Mouse/stable_R_reg_n_0
    SLICE_X59Y0          LUT4 (Prop_lut4_I1_O)        0.103    -0.177 r  Mouse/debounce_cnt_R[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Mouse/debounce_cnt_R[3]_i_1_n_0
    SLICE_X59Y0          FDCE                                         r  Mouse/debounce_cnt_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y0          FDCE                                         r  Mouse/debounce_cnt_R_reg[3]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.107    -0.479    Mouse/debounce_cnt_R_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_u/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y6      Engine_FirstStage/backuped_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y6      Engine_FirstStage/saving_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y7      Engine_FirstStage/saving_addr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y7      Engine_FirstStage/saving_addr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y5      Engine_FirstStage/saving_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y6      Engine_FirstStage/saving_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y6      Engine_FirstStage/saving_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y6      Engine_FirstStage/saving_addr_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y14     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y14     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y14     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y14     first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_wiz_0_u/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        9.075ns  (logic 2.131ns (23.481%)  route 6.944ns (76.519%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.950    32.905    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/A1
    SLICE_X56Y19         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    33.029 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    33.029    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SPO0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    33.270 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           1.009    34.279    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5_n_1
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.298    34.577 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    34.577    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    34.794 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.724    35.518    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I4_O)        0.299    35.817 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.160    36.977    GameEngine_u/spo[5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124    37.101 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.280    37.380    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.124    37.504 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.503    38.007    GameEngine_u/engine_blocking
    SLICE_X41Y3          LUT6 (Prop_lut6_I1_O)        0.124    38.131 r  GameEngine_u/blocking[1]_i_1/O
                         net (fo=1, routed)           0.000    38.131    GameEngine_u/blocking[1]_i_1_n_0
    SLICE_X41Y3          FDCE                                         r  GameEngine_u/blocking_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.447    38.452    GameEngine_u/clk_out1
    SLICE_X41Y3          FDCE                                         r  GameEngine_u/blocking_reg[1]/C
                         clock pessimism              0.398    38.850    
                         clock uncertainty           -0.215    38.636    
    SLICE_X41Y3          FDCE (Setup_fdce_C_D)        0.029    38.665    GameEngine_u/blocking_reg[1]
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -38.131    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        9.072ns  (logic 2.131ns (23.489%)  route 6.941ns (76.511%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.950    32.905    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/A1
    SLICE_X56Y19         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    33.029 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    33.029    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SPO0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    33.270 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           1.009    34.279    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5_n_1
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.298    34.577 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    34.577    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    34.794 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.724    35.518    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I4_O)        0.299    35.817 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.160    36.977    GameEngine_u/spo[5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124    37.101 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.280    37.380    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.124    37.504 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.500    38.004    GameEngine_u/engine_blocking
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124    38.128 r  GameEngine_u/blocking[2]_i_1/O
                         net (fo=1, routed)           0.000    38.128    GameEngine_u/blocking[2]_i_1_n_0
    SLICE_X41Y3          FDCE                                         r  GameEngine_u/blocking_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.447    38.452    GameEngine_u/clk_out1
    SLICE_X41Y3          FDCE                                         r  GameEngine_u/blocking_reg[2]/C
                         clock pessimism              0.398    38.850    
                         clock uncertainty           -0.215    38.636    
    SLICE_X41Y3          FDCE (Setup_fdce_C_D)        0.031    38.667    GameEngine_u/blocking_reg[2]
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                         -38.128    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        9.101ns  (logic 2.131ns (23.416%)  route 6.970ns (76.584%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.950    32.905    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/A1
    SLICE_X56Y19         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    33.029 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    33.029    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SPO0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    33.270 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           1.009    34.279    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5_n_1
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.298    34.577 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    34.577    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    34.794 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.724    35.518    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I4_O)        0.299    35.817 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.160    36.977    GameEngine_u/spo[5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124    37.101 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.280    37.380    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.124    37.504 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.528    38.032    GameEngine_u/engine_blocking
    SLICE_X42Y2          LUT6 (Prop_lut6_I2_O)        0.124    38.156 r  GameEngine_u/blocking[3]_i_1/O
                         net (fo=1, routed)           0.000    38.156    GameEngine_u/blocking[3]_i_1_n_0
    SLICE_X42Y2          FDPE                                         r  GameEngine_u/blocking_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.448    38.453    GameEngine_u/clk_out1
    SLICE_X42Y2          FDPE                                         r  GameEngine_u/blocking_reg[3]/C
                         clock pessimism              0.398    38.851    
                         clock uncertainty           -0.215    38.637    
    SLICE_X42Y2          FDPE (Setup_fdpe_C_D)        0.081    38.718    GameEngine_u/blocking_reg[3]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                         -38.156    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/blocking_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        9.068ns  (logic 2.131ns (23.500%)  route 6.937ns (76.500%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.950    32.905    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/A1
    SLICE_X56Y19         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    33.029 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    33.029    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SPO0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    33.270 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           1.009    34.279    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5_n_1
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.298    34.577 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    34.577    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    34.794 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.724    35.518    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I4_O)        0.299    35.817 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           1.160    36.977    GameEngine_u/spo[5]
    SLICE_X44Y3          LUT5 (Prop_lut5_I0_O)        0.124    37.101 f  GameEngine_u/blocking[3]_i_6/O
                         net (fo=1, routed)           0.280    37.380    Engine_FirstStage/blocking_reg[3]_0
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.124    37.504 r  Engine_FirstStage/blocking[3]_i_2/O
                         net (fo=4, routed)           0.495    37.999    GameEngine_u/engine_blocking
    SLICE_X42Y3          LUT6 (Prop_lut6_I1_O)        0.124    38.123 r  GameEngine_u/blocking[0]_i_1/O
                         net (fo=1, routed)           0.000    38.123    GameEngine_u/blocking[0]_i_1_n_0
    SLICE_X42Y3          FDCE                                         r  GameEngine_u/blocking_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.447    38.452    GameEngine_u/clk_out1
    SLICE_X42Y3          FDCE                                         r  GameEngine_u/blocking_reg[0]/C
                         clock pessimism              0.398    38.850    
                         clock uncertainty           -0.215    38.636    
    SLICE_X42Y3          FDCE (Setup_fdce_C_D)        0.077    38.713    GameEngine_u/blocking_reg[0]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                         -38.123    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.719ns  (logic 2.028ns (23.259%)  route 6.691ns (76.741%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.802    32.757    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/A1
    SLICE_X56Y16         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    32.881 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    32.881    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/SPO0
    SLICE_X56Y16         MUXF7 (Prop_muxf7_I0_O)      0.241    33.122 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2/F7.SP/O
                         net (fo=1, routed)           0.982    34.103    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_2_2_n_1
    SLICE_X49Y6          LUT6 (Prop_lut6_I3_O)        0.298    34.401 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    34.401    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X49Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    34.613 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.788    35.402    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X44Y9          LUT5 (Prop_lut5_I2_O)        0.299    35.701 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=7, routed)           0.705    36.405    GameEngine_u/spo[2]
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.124    36.529 f  GameEngine_u/modi_block[44]_i_2/O
                         net (fo=4, routed)           1.095    37.625    GameEngine_u/modi_block[44]_i_2_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I2_O)        0.150    37.775 r  GameEngine_u/modi_block[38]_i_1/O
                         net (fo=1, routed)           0.000    37.775    GameEngine_u/p_1_in__0[38]
    SLICE_X51Y1          FDCE                                         r  GameEngine_u/modi_block_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.453    38.458    GameEngine_u/clk_out1
    SLICE_X51Y1          FDCE                                         r  GameEngine_u/modi_block_reg[38]/C
                         clock pessimism              0.398    38.856    
                         clock uncertainty           -0.215    38.642    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)        0.075    38.717    GameEngine_u/modi_block_reg[38]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -37.775    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.737ns  (logic 2.024ns (23.167%)  route 6.713ns (76.833%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X45Y5          FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDPE (Prop_fdpe_C_Q)         0.456    29.511 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=67, routed)          1.263    30.775    Engine_FirstStage/state_reg[1]_0[0]
    SLICE_X49Y6          LUT4 (Prop_lut4_I1_O)        0.124    30.899 r  Engine_FirstStage/first_stage_ram_i_12/O
                         net (fo=630, routed)         1.747    32.646    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_1_1/A0
    SLICE_X50Y17         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    32.770 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    32.770    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_1_1/SPO0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    33.011 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_1_1/F7.SP/O
                         net (fo=1, routed)           1.152    34.163    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_1_1_n_1
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.298    34.461 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    34.461    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X49Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    34.673 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.940    35.613    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I4_O)        0.299    35.912 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0/O
                         net (fo=6, routed)           0.643    36.555    GameEngine_u/spo[1]
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.124    36.679 f  GameEngine_u/modi_block[43]_i_2/O
                         net (fo=4, routed)           0.967    37.646    GameEngine_u/modi_block[43]_i_2_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I2_O)        0.146    37.792 r  GameEngine_u/modi_block[25]_i_1/O
                         net (fo=1, routed)           0.000    37.792    GameEngine_u/p_1_in__0[25]
    SLICE_X52Y0          FDCE                                         r  GameEngine_u/modi_block_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.453    38.458    GameEngine_u/clk_out1
    SLICE_X52Y0          FDCE                                         r  GameEngine_u/modi_block_reg[25]/C
                         clock pessimism              0.398    38.856    
                         clock uncertainty           -0.215    38.642    
    SLICE_X52Y0          FDCE (Setup_fdce_C_D)        0.118    38.760    GameEngine_u/modi_block_reg[25]
  -------------------------------------------------------------------
                         required time                         38.760    
                         arrival time                         -37.792    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.691ns  (logic 2.053ns (23.622%)  route 6.638ns (76.378%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.700    32.654    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/A1
    SLICE_X60Y7          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    32.778 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    32.778    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/SPO0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    33.019 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/F7.SP/O
                         net (fo=1, routed)           1.010    34.030    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3_n_1
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.298    34.328 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    34.328    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.238    34.566 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.005    35.571    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X47Y7          LUT5 (Prop_lut5_I2_O)        0.298    35.869 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=7, routed)           0.705    36.574    GameEngine_u/spo[3]
    SLICE_X47Y1          LUT5 (Prop_lut5_I1_O)        0.124    36.698 f  GameEngine_u/modi_block[45]_i_2/O
                         net (fo=4, routed)           0.899    37.597    GameEngine_u/modi_block[45]_i_2_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150    37.747 r  GameEngine_u/modi_block[45]_i_1/O
                         net (fo=1, routed)           0.000    37.747    GameEngine_u/p_1_in__0[45]
    SLICE_X48Y0          FDCE                                         r  GameEngine_u/modi_block_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.452    38.457    GameEngine_u/clk_out1
    SLICE_X48Y0          FDCE                                         r  GameEngine_u/modi_block_reg[45]/C
                         clock pessimism              0.398    38.855    
                         clock uncertainty           -0.215    38.641    
    SLICE_X48Y0          FDCE (Setup_fdce_C_D)        0.075    38.716    GameEngine_u/modi_block_reg[45]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -37.747    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.582ns  (logic 2.027ns (23.618%)  route 6.555ns (76.382%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.458 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.700    32.654    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/A1
    SLICE_X60Y7          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    32.778 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    32.778    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/SPO0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    33.019 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/F7.SP/O
                         net (fo=1, routed)           1.010    34.030    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3_n_1
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.298    34.328 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    34.328    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.238    34.566 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.005    35.571    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X47Y7          LUT5 (Prop_lut5_I2_O)        0.298    35.869 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=7, routed)           0.705    36.574    GameEngine_u/spo[3]
    SLICE_X47Y1          LUT5 (Prop_lut5_I1_O)        0.124    36.698 f  GameEngine_u/modi_block[45]_i_2/O
                         net (fo=4, routed)           0.816    37.514    GameEngine_u/modi_block[45]_i_2_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I2_O)        0.124    37.638 r  GameEngine_u/modi_block[39]_i_1/O
                         net (fo=1, routed)           0.000    37.638    GameEngine_u/p_1_in__0[39]
    SLICE_X51Y1          FDCE                                         r  GameEngine_u/modi_block_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.453    38.458    GameEngine_u/clk_out1
    SLICE_X51Y1          FDCE                                         r  GameEngine_u/modi_block_reg[39]/C
                         clock pessimism              0.398    38.856    
                         clock uncertainty           -0.215    38.642    
    SLICE_X51Y1          FDCE (Setup_fdce_C_D)        0.031    38.673    GameEngine_u/modi_block_reg[39]
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -37.638    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.602ns  (logic 2.056ns (23.900%)  route 6.546ns (76.100%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.700    32.654    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/A1
    SLICE_X60Y7          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    32.778 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    32.778    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/SPO0
    SLICE_X60Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    33.019 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3/F7.SP/O
                         net (fo=1, routed)           1.010    34.030    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_3_3_n_1
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.298    34.328 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    34.328    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.238    34.566 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.005    35.571    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X47Y7          LUT5 (Prop_lut5_I2_O)        0.298    35.869 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=7, routed)           0.705    36.574    GameEngine_u/spo[3]
    SLICE_X47Y1          LUT5 (Prop_lut5_I1_O)        0.124    36.698 f  GameEngine_u/modi_block[45]_i_2/O
                         net (fo=4, routed)           0.807    37.505    GameEngine_u/modi_block[45]_i_2_n_0
    SLICE_X47Y0          LUT3 (Prop_lut3_I2_O)        0.153    37.658 r  GameEngine_u/modi_block[27]_i_1/O
                         net (fo=1, routed)           0.000    37.658    GameEngine_u/p_1_in__0[27]
    SLICE_X47Y0          FDCE                                         r  GameEngine_u/modi_block_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.449    38.454    GameEngine_u/clk_out1
    SLICE_X47Y0          FDCE                                         r  GameEngine_u/modi_block_reg[27]/C
                         clock pessimism              0.398    38.852    
                         clock uncertainty           -0.215    38.638    
    SLICE_X47Y0          FDCE (Setup_fdce_C_D)        0.075    38.713    GameEngine_u/modi_block_reg[27]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                         -37.658    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.585ns  (logic 2.033ns (23.680%)  route 6.552ns (76.320%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 29.055 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    25.731 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    27.392    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.488 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.567    29.055    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    29.511 r  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          1.319    30.830    Engine_FirstStage/state_reg[1]_0[1]
    SLICE_X51Y5          LUT4 (Prop_lut4_I2_O)        0.124    30.954 r  Engine_FirstStage/first_stage_ram_i_11/O
                         net (fo=630, routed)         1.950    32.905    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/A1
    SLICE_X56Y19         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    33.029 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    33.029    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/SPO0
    SLICE_X56Y19         MUXF7 (Prop_muxf7_I0_O)      0.241    33.270 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           1.009    34.279    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_5_5_n_1
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.298    34.577 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    34.577    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_8_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    34.794 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.724    35.518    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I4_O)        0.299    35.817 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=7, routed)           0.614    36.431    GameEngine_u/spo[5]
    SLICE_X49Y1          LUT5 (Prop_lut5_I1_O)        0.124    36.555 f  GameEngine_u/modi_block[47]_i_4/O
                         net (fo=4, routed)           0.936    37.491    GameEngine_u/modi_block[47]_i_4_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.150    37.641 r  GameEngine_u/modi_block[29]_i_2/O
                         net (fo=1, routed)           0.000    37.641    GameEngine_u/p_1_in__0[29]
    SLICE_X49Y1          FDCE                                         r  GameEngine_u/modi_block_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.452    38.457    GameEngine_u/clk_out1
    SLICE_X49Y1          FDCE                                         r  GameEngine_u/modi_block_reg[29]/C
                         clock pessimism              0.398    38.855    
                         clock uncertainty           -0.215    38.641    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)        0.075    38.716    GameEngine_u/modi_block_reg[29]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -37.641    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Engine_FirstStage/backuped_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/restartgame_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.580%)  route 0.638ns (77.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X45Y6          FDCE                                         r  Engine_FirstStage/backuped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/backuped_reg/Q
                         net (fo=1, routed)           0.638     0.161    GameEngine_u/stage_restarted
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.206 r  GameEngine_u/restartgame_i_1/O
                         net (fo=1, routed)           0.000     0.206    GameEngine_u/restartgame_nxt
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X43Y10         FDCE (Hold_fdce_C_D)         0.091     0.002    GameEngine_u/restartgame_reg
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.952%)  route 0.702ns (79.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X45Y5          FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=67, routed)          0.702     0.225    GameEngine_u/modi_block_reg[6]_0[0]
    SLICE_X48Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  GameEngine_u/modi_block[10]_i_1/O
                         net (fo=1, routed)           0.000     0.270    GameEngine_u/p_1_in__0[10]
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.837    -0.853    GameEngine_u/clk_out1
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[10]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X48Y2          FDCE (Hold_fdce_C_D)         0.092     0.009    GameEngine_u/modi_block_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.779%)  route 0.709ns (79.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X45Y5          FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=67, routed)          0.709     0.233    GameEngine_u/modi_block_reg[6]_0[0]
    SLICE_X48Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.278 r  GameEngine_u/modi_block[7]_i_1/O
                         net (fo=1, routed)           0.000     0.278    GameEngine_u/p_1_in__0[7]
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.837    -0.853    GameEngine_u/clk_out1
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[7]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X48Y2          FDCE (Hold_fdce_C_D)         0.092     0.009    GameEngine_u/modi_block_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.562%)  route 0.765ns (80.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X45Y5          FDPE                                         r  Engine_FirstStage/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[0]/Q
                         net (fo=67, routed)          0.765     0.288    GameEngine_u/modi_block_reg[6]_0[0]
    SLICE_X48Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.333 r  GameEngine_u/modi_block[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    GameEngine_u/p_1_in__0[6]
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.837    -0.853    GameEngine_u/clk_out1
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X48Y2          FDCE (Hold_fdce_C_D)         0.092     0.009    GameEngine_u/modi_block_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.234ns (23.990%)  route 0.741ns (76.010%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          0.588     0.112    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.157 f  GameEngine_u/modi_block[47]_i_4/O
                         net (fo=4, routed)           0.153     0.310    GameEngine_u/modi_block[47]_i_4_n_0
    SLICE_X49Y0          LUT2 (Prop_lut2_I1_O)        0.048     0.358 r  GameEngine_u/modi_block[35]_i_2/O
                         net (fo=1, routed)           0.000     0.358    GameEngine_u/p_1_in__0[35]
    SLICE_X49Y0          FDCE                                         r  GameEngine_u/modi_block_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.837    -0.853    GameEngine_u/clk_out1
    SLICE_X49Y0          FDCE                                         r  GameEngine_u/modi_block_reg[35]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X49Y0          FDCE (Hold_fdce_C_D)         0.107     0.024    GameEngine_u/modi_block_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.487%)  route 0.753ns (76.513%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          0.585     0.109    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.154 f  GameEngine_u/modi_block[46]_i_2/O
                         net (fo=4, routed)           0.167     0.321    GameEngine_u/modi_block[46]_i_2_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  GameEngine_u/modi_block[28]_i_1/O
                         net (fo=1, routed)           0.000     0.366    GameEngine_u/p_1_in__0[28]
    SLICE_X49Y1          FDCE                                         r  GameEngine_u/modi_block_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.837    -0.853    GameEngine_u/clk_out1
    SLICE_X49Y1          FDCE                                         r  GameEngine_u/modi_block_reg[28]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X49Y1          FDCE (Hold_fdce_C_D)         0.091     0.008    GameEngine_u/modi_block_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.539%)  route 0.794ns (77.461%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          0.577     0.101    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X44Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.146 f  GameEngine_u/modi_block[44]_i_2/O
                         net (fo=4, routed)           0.217     0.362    GameEngine_u/modi_block[44]_i_2_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I1_O)        0.045     0.407 r  GameEngine_u/modi_block[32]_i_1/O
                         net (fo=1, routed)           0.000     0.407    GameEngine_u/p_1_in__0[32]
    SLICE_X46Y0          FDCE                                         r  GameEngine_u/modi_block_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.835    -0.855    GameEngine_u/clk_out1
    SLICE_X46Y0          FDCE                                         r  GameEngine_u/modi_block_reg[32]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X46Y0          FDCE (Hold_fdce_C_D)         0.121     0.036    GameEngine_u/modi_block_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.235ns (22.680%)  route 0.801ns (77.320%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          0.574     0.098    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X47Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.143 f  GameEngine_u/modi_block[45]_i_2/O
                         net (fo=4, routed)           0.227     0.370    GameEngine_u/modi_block[45]_i_2_n_0
    SLICE_X46Y0          LUT2 (Prop_lut2_I1_O)        0.049     0.419 r  GameEngine_u/modi_block[33]_i_1/O
                         net (fo=1, routed)           0.000     0.419    GameEngine_u/p_1_in__0[33]
    SLICE_X46Y0          FDCE                                         r  GameEngine_u/modi_block_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.835    -0.855    GameEngine_u/clk_out1
    SLICE_X46Y0          FDCE                                         r  GameEngine_u/modi_block_reg[33]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X46Y0          FDCE (Hold_fdce_C_D)         0.131     0.046    GameEngine_u/modi_block_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.323%)  route 0.829ns (81.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          0.829     0.353    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X48Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.398 r  GameEngine_u/modi_block[11]_i_2/O
                         net (fo=1, routed)           0.000     0.398    GameEngine_u/p_1_in__0[11]
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.837    -0.853    GameEngine_u/clk_out1
    SLICE_X48Y2          FDCE                                         r  GameEngine_u/modi_block_reg[11]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X48Y2          FDCE (Hold_fdce_C_D)         0.091     0.008    GameEngine_u/modi_block_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Engine_FirstStage/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/modi_block_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.231ns (22.641%)  route 0.789ns (77.359%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.564    -0.617    Engine_FirstStage/clk_out2
    SLICE_X47Y6          FDCE                                         r  Engine_FirstStage/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  Engine_FirstStage/state_reg[1]/Q
                         net (fo=67, routed)          0.588     0.112    GameEngine_u/modi_block_reg[6]_0[1]
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.157 f  GameEngine_u/modi_block[47]_i_4/O
                         net (fo=4, routed)           0.201     0.358    GameEngine_u/modi_block[47]_i_4_n_0
    SLICE_X53Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.403 r  GameEngine_u/modi_block[41]_i_2/O
                         net (fo=1, routed)           0.000     0.403    GameEngine_u/p_1_in__0[41]
    SLICE_X53Y1          FDCE                                         r  GameEngine_u/modi_block_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.838    -0.852    GameEngine_u/clk_out1
    SLICE_X53Y1          FDCE                                         r  GameEngine_u/modi_block_reg[41]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.215    -0.082    
    SLICE_X53Y1          FDCE (Hold_fdce_C_D)         0.092     0.010    GameEngine_u/modi_block_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          288  Failing Endpoints,  Worst Slack       -0.317ns,  Total Violation      -37.851ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 6.029ns (64.443%)  route 3.327ns (35.557%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      5.201     5.655 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.132    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.256 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.272     7.529    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X55Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.653 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=24, routed)          0.762     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WE
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.442     8.447    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH/CLK
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X54Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.098    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 6.029ns (64.443%)  route 3.327ns (35.557%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      5.201     5.655 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.132    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.256 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.272     7.529    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X55Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.653 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=24, routed)          0.762     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WE
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.442     8.447    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW/CLK
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X54Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.098    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/DP.LOW
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 6.029ns (64.443%)  route 3.327ns (35.557%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      5.201     5.655 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.132    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.256 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.272     7.529    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X55Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.653 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=24, routed)          0.762     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WE
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.442     8.447    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/CLK
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X54Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.098    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 6.029ns (64.443%)  route 3.327ns (35.557%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      5.201     5.655 f  Engine_FirstStage/ram_addr0/P[11]
                         net (fo=1, routed)           0.477     6.132    Engine_FirstStage/ram_addr0_n_94
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.256 f  Engine_FirstStage/first_stage_ram_i_1/O
                         net (fo=25, routed)          1.272     7.529    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[11]
    SLICE_X55Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.653 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=24, routed)          0.762     8.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WE
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.442     8.447    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/WCLK
    SLICE_X54Y18         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/CLK
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X54Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.098    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 6.029ns (64.606%)  route 3.303ns (35.394%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      5.201     5.655 r  Engine_FirstStage/ram_addr0/P[8]
                         net (fo=1, routed)           0.478     6.133    Engine_FirstStage/ram_addr0_n_97
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.257 r  Engine_FirstStage/first_stage_ram_i_4/O
                         net (fo=49, routed)          1.158     7.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[8]
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.539 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.852     8.391    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.443     8.448    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/CLK
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X46Y14         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.099    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 6.029ns (64.606%)  route 3.303ns (35.394%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      5.201     5.655 r  Engine_FirstStage/ram_addr0/P[8]
                         net (fo=1, routed)           0.478     6.133    Engine_FirstStage/ram_addr0_n_97
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.257 r  Engine_FirstStage/first_stage_ram_i_4/O
                         net (fo=49, routed)          1.158     7.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[8]
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.539 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.852     8.391    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.443     8.448    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/CLK
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X46Y14         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.099    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 6.029ns (64.606%)  route 3.303ns (35.394%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      5.201     5.655 r  Engine_FirstStage/ram_addr0/P[8]
                         net (fo=1, routed)           0.478     6.133    Engine_FirstStage/ram_addr0_n_97
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.257 r  Engine_FirstStage/first_stage_ram_i_4/O
                         net (fo=49, routed)          1.158     7.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[8]
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.539 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.852     8.391    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.443     8.448    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/CLK
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X46Y14         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.099    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 6.029ns (64.606%)  route 3.303ns (35.394%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      5.201     5.655 r  Engine_FirstStage/ram_addr0/P[8]
                         net (fo=1, routed)           0.478     6.133    Engine_FirstStage/ram_addr0_n_97
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.257 r  Engine_FirstStage/first_stage_ram_i_4/O
                         net (fo=49, routed)          1.158     7.415    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[8]
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.539 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1/O
                         net (fo=24, routed)          0.852     8.391    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WE
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.443     8.448    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/WCLK
    SLICE_X46Y14         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/CLK
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X46Y14         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.099    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 6.153ns (65.540%)  route 3.235ns (34.460%))
  Logic Levels:           5  (DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      5.201     5.655 f  Engine_FirstStage/ram_addr0/P[8]
                         net (fo=1, routed)           0.478     6.133    Engine_FirstStage/ram_addr0_n_97
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.257 f  Engine_FirstStage/first_stage_ram_i_4/O
                         net (fo=49, routed)          0.754     7.011    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[8]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.135 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0_i_2/O
                         net (fo=1, routed)           0.571     7.707    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0_i_2_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0_i_1/O
                         net (fo=12, routed)          0.617     8.448    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/WE
    SLICE_X60Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.515     8.520    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/WCLK
    SLICE_X60Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/DP/CLK
                         clock pessimism              0.398     8.918    
                         clock uncertainty           -0.215     8.704    
    SLICE_X60Y11         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.171    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/DP
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 GameEngine_u/block_ypos_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 6.153ns (65.540%)  route 3.235ns (34.460%))
  Logic Levels:           5  (DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.571    -0.941    GameEngine_u/clk_out1
    SLICE_X55Y3          FDCE                                         r  GameEngine_u/block_ypos_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  GameEngine_u/block_ypos_reg[3]_replica/Q
                         net (fo=1, routed)           0.296    -0.188    Engine_FirstStage/block_ypos[3]_repN_alias
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.124    -0.064 r  Engine_FirstStage/ram_addr0_i_1/O
                         net (fo=1, routed)           0.518     0.454    Engine_FirstStage/A[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      5.201     5.655 f  Engine_FirstStage/ram_addr0/P[8]
                         net (fo=1, routed)           0.478     6.133    Engine_FirstStage/ram_addr0_n_97
    SLICE_X55Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.257 f  Engine_FirstStage/first_stage_ram_i_4/O
                         net (fo=49, routed)          0.754     7.011    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[8]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.135 f  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0_i_2/O
                         net (fo=1, routed)           0.571     7.707    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0_i_2_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0_i_1/O
                         net (fo=12, routed)          0.617     8.448    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/WE
    SLICE_X60Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.515     8.520    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/WCLK
    SLICE_X60Y11         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/SP/CLK
                         clock pessimism              0.398     8.918    
                         clock uncertainty           -0.215     8.704    
    SLICE_X60Y11         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     8.171    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_0_0__3/SP
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                 -0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.717%)  route 0.757ns (80.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y5          FDCE                                         r  GameEngine_u/write_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[2]/Q
                         net (fo=1, routed)           0.367    -0.109    Engine_FirstStage/first_stage_ram[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.064 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          0.390     0.326    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/D
    SLICE_X46Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.834    -0.856    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/WCLK
    SLICE_X46Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.LOW/CLK
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X46Y5          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.058    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.692%)  route 0.759ns (80.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X47Y4          FDCE                                         r  GameEngine_u/write_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[1]/Q
                         net (fo=1, routed)           0.387    -0.089    Engine_FirstStage/first_stage_ram[1]
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.044 r  Engine_FirstStage/first_stage_ram_i_17/O
                         net (fo=70, routed)          0.371     0.327    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/D
    SLICE_X46Y2          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.835    -0.855    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/WCLK
    SLICE_X46Y2          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.LOW/CLK
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X46Y2          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.059    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.227ns (23.656%)  route 0.733ns (76.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y5          FDCE                                         r  GameEngine_u/write_block_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.489 r  GameEngine_u/write_block_reg[4]/Q
                         net (fo=1, routed)           0.479    -0.010    Engine_FirstStage/first_stage_ram[4]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.099     0.089 r  Engine_FirstStage/first_stage_ram_i_14/O
                         net (fo=70, routed)          0.253     0.342    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/D
    SLICE_X42Y7          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.832    -0.858    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/WCLK
    SLICE_X42Y7          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/SP.LOW/CLK
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.056    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_2_2/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.011%)  route 0.792ns (80.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y5          FDCE                                         r  GameEngine_u/write_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[2]/Q
                         net (fo=1, routed)           0.367    -0.109    Engine_FirstStage/first_stage_ram[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.064 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          0.425     0.361    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_2_2/D
    SLICE_X42Y6          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_2_2/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.833    -0.857    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_2_2/WCLK
    SLICE_X42Y6          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_2_2/SP.LOW/CLK
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.215    -0.087    
    SLICE_X42Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.057    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.717%)  route 0.757ns (80.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y5          FDCE                                         r  GameEngine_u/write_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[2]/Q
                         net (fo=1, routed)           0.367    -0.109    Engine_FirstStage/first_stage_ram[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.064 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          0.390     0.326    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/D
    SLICE_X46Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.834    -0.856    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/WCLK
    SLICE_X46Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/DP.LOW/CLK
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X46Y5          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     0.019    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.692%)  route 0.759ns (80.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X47Y4          FDCE                                         r  GameEngine_u/write_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[1]/Q
                         net (fo=1, routed)           0.387    -0.089    Engine_FirstStage/first_stage_ram[1]
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.044 r  Engine_FirstStage/first_stage_ram_i_17/O
                         net (fo=70, routed)          0.371     0.327    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/D
    SLICE_X46Y2          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.835    -0.855    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/WCLK
    SLICE_X46Y2          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/DP.LOW/CLK
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X46Y2          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     0.020    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.717%)  route 0.757ns (80.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y5          FDCE                                         r  GameEngine_u/write_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[2]/Q
                         net (fo=1, routed)           0.367    -0.109    Engine_FirstStage/first_stage_ram[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.064 r  Engine_FirstStage/first_stage_ram_i_16/O
                         net (fo=70, routed)          0.390     0.326    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/D
    SLICE_X46Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.834    -0.856    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/WCLK
    SLICE_X46Y5          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.HIGH/CLK
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X46Y5          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     0.015    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.692%)  route 0.759ns (80.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X47Y4          FDCE                                         r  GameEngine_u/write_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[1]/Q
                         net (fo=1, routed)           0.387    -0.089    Engine_FirstStage/first_stage_ram[1]
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.045    -0.044 r  Engine_FirstStage/first_stage_ram_i_17/O
                         net (fo=70, routed)          0.371     0.327    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/D
    SLICE_X46Y2          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.835    -0.855    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/WCLK
    SLICE_X46Y2          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.HIGH/CLK
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X46Y2          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     0.016    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.811%)  route 0.803ns (81.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y4          FDCE                                         r  GameEngine_u/write_block_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  GameEngine_u/write_block_reg[5]/Q
                         net (fo=1, routed)           0.461    -0.015    Engine_FirstStage/first_stage_ram[5]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.030 r  Engine_FirstStage/first_stage_ram_i_13/O
                         net (fo=70, routed)          0.342     0.371    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/D
    SLICE_X46Y6          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.834    -0.856    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/WCLK
    SLICE_X46Y6          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW/CLK
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.215    -0.086    
    SLICE_X46Y6          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.058    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_5_5/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 GameEngine_u/write_block_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.227ns (23.656%)  route 0.733ns (76.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.564    -0.617    GameEngine_u/clk_out1
    SLICE_X44Y5          FDCE                                         r  GameEngine_u/write_block_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.489 r  GameEngine_u/write_block_reg[4]/Q
                         net (fo=1, routed)           0.479    -0.010    Engine_FirstStage/first_stage_ram[4]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.099     0.089 r  Engine_FirstStage/first_stage_ram_i_14/O
                         net (fo=70, routed)          0.253     0.342    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/D
    SLICE_X42Y7          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.832    -0.858    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/WCLK
    SLICE_X42Y7          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/DP.LOW/CLK
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.215    -0.088    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     0.017    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_4_4/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.325    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           215 Endpoints
Min Delay           215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.855ns  (logic 4.964ns (38.615%)  route 7.891ns (61.385%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 f  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 f  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.659    10.892    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.435    11.451    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I0_O)        0.118    11.569 r  GameEngine_u/bcgr_xpos[3]_i_2/O
                         net (fo=1, routed)           0.960    12.529    GameEngine_u/bcgr_xpos[3]_i_2_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.326    12.855 r  GameEngine_u/bcgr_xpos[3]_i_1/O
                         net (fo=1, routed)           0.000    12.855    GameEngine_u/bcgr_xpos_nxt[3]
    SLICE_X40Y12         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 4.768ns (37.584%)  route 7.918ns (62.416%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 f  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 f  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.659    10.892    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.657    11.673    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  GameEngine_u/bcgr_xpos[4]_i_2/O
                         net (fo=1, routed)           0.765    12.562    GameEngine_u/bcgr_xpos[4]_i_2_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.686 r  GameEngine_u/bcgr_xpos[4]_i_1/O
                         net (fo=1, routed)           0.000    12.686    GameEngine_u/bcgr_xpos_nxt[4]
    SLICE_X38Y12         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.490ns  (logic 4.768ns (38.174%)  route 7.722ns (61.826%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT2=4 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 f  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 f  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.659    10.892    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.435    11.451    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.575 r  GameEngine_u/bcgr_xpos[2]_i_2/O
                         net (fo=1, routed)           0.791    12.366    GameEngine_u/bcgr_xpos[2]_i_2_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.490 r  GameEngine_u/bcgr_xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    12.490    GameEngine_u/bcgr_xpos_nxt[2]
    SLICE_X40Y12         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.095ns  (logic 4.644ns (38.397%)  route 7.451ns (61.603%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.865    11.098    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.222 r  GameEngine_u/bcgr_xpos[6]_i_2/O
                         net (fo=1, routed)           0.748    11.971    GameEngine_u/bcgr_xpos[6]_i_2_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.095 r  GameEngine_u/bcgr_xpos[6]_i_1/O
                         net (fo=1, routed)           0.000    12.095    GameEngine_u/bcgr_xpos_nxt[6]
    SLICE_X38Y13         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.087ns  (logic 4.644ns (38.420%)  route 7.443ns (61.580%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.864    11.097    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.221 r  GameEngine_u/bcgr_xpos[7]_i_2/O
                         net (fo=1, routed)           0.742    11.963    GameEngine_u/bcgr_xpos[7]_i_2_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.087 r  GameEngine_u/bcgr_xpos[7]_i_1/O
                         net (fo=1, routed)           0.000    12.087    GameEngine_u/bcgr_xpos_nxt[7]
    SLICE_X38Y13         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.045ns  (logic 4.644ns (38.557%)  route 7.401ns (61.443%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 f  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 f  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.659    10.892    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.905    11.921    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  GameEngine_u/bcgr_xpos[0]_i_1/O
                         net (fo=1, routed)           0.000    12.045    GameEngine_u/bcgr_xpos[0]_i_1_n_0
    SLICE_X40Y12         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.959ns  (logic 4.644ns (38.831%)  route 7.315ns (61.169%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 f  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 f  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.659    10.892    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.820    11.835    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.959 r  GameEngine_u/bcgr_xpos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.959    GameEngine_u/bcgr_xpos_nxt[5]
    SLICE_X40Y13         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.931ns  (logic 4.644ns (38.923%)  route 7.287ns (61.077%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.865    11.098    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.222 r  GameEngine_u/bcgr_xpos[8]_i_2/O
                         net (fo=1, routed)           0.585    11.807    GameEngine_u/bcgr_xpos[8]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.931 r  GameEngine_u/bcgr_xpos[8]_i_1/O
                         net (fo=1, routed)           0.000    11.931    GameEngine_u/bcgr_xpos_nxt[8]
    SLICE_X40Y13         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.867ns  (logic 4.644ns (39.135%)  route 7.223ns (60.865%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 r  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 r  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.867    11.100    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.224 r  GameEngine_u/bcgr_xpos[9]_i_5/O
                         net (fo=1, routed)           0.518    11.743    GameEngine_u/bcgr_xpos[9]_i_5_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.867 r  GameEngine_u/bcgr_xpos[9]_i_2/O
                         net (fo=1, routed)           0.000    11.867    GameEngine_u/bcgr_xpos_nxt[9]
    SLICE_X40Y13         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_xpos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 4.644ns (39.447%)  route 7.129ns (60.553%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT2=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.325     1.781    GameEngine_u/bcgr_xpos[2]
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.905 r  GameEngine_u/bcgr_xpos[1]_i_9/O
                         net (fo=1, routed)           0.000     1.905    GameEngine_u/bcgr_xpos[1]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.285 r  GameEngine_u/bcgr_xpos_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.285    GameEngine_u/bcgr_xpos_reg[1]_i_4_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.600 r  GameEngine_u/bcgr_xpos_reg[5]_i_6/O[3]
                         net (fo=5, routed)           1.178     3.778    GameEngine_u/bcgr_xpos_nxt1[7]
    SLICE_X45Y15         LUT2 (Prop_lut2_I0_O)        0.307     4.085 r  GameEngine_u/bcgr_xpos[9]_i_34/O
                         net (fo=1, routed)           0.000     4.085    GameEngine_u/bcgr_xpos[9]_i_34_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.725 r  GameEngine_u/bcgr_xpos_reg[9]_i_29/O[3]
                         net (fo=14, routed)          1.649     6.374    GameEngine_u/bcgr_xpos_reg[9]_i_29_n_4
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.680 r  GameEngine_u/bcgr_xpos[1]_i_14/O
                         net (fo=1, routed)           0.000     6.680    GameEngine_u/bcgr_xpos[1]_i_14_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.320 r  GameEngine_u/bcgr_xpos_reg[1]_i_11/O[3]
                         net (fo=1, routed)           1.023     8.343    GameEngine_u/bcgr_xpos_reg[1]_i_11_n_4
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.306     8.649 r  GameEngine_u/bcgr_xpos[1]_i_5/O
                         net (fo=1, routed)           0.000     8.649    GameEngine_u/bcgr_xpos[1]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.050 r  GameEngine_u/bcgr_xpos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.050    GameEngine_u/bcgr_xpos_reg[1]_i_2_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.272 f  GameEngine_u/bcgr_xpos_reg[5]_i_3/O[0]
                         net (fo=3, routed)           0.662     9.934    GameEngine_u/bcgr_xpos_reg[5]_i_3_n_7
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.299    10.233 f  GameEngine_u/bcgr_xpos[9]_i_13/O
                         net (fo=5, routed)           0.659    10.892    GameEngine_u/bcgr_xpos[9]_i_13_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.016 r  GameEngine_u/bcgr_xpos[5]_i_4/O
                         net (fo=6, routed)           0.633    11.649    GameEngine_u/bcgr_xpos[5]_i_4_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.124    11.773 r  GameEngine_u/bcgr_xpos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.773    GameEngine_u/bcgr_xpos_nxt[1]
    SLICE_X40Y12         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/FSM_sequential_player_ver_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE                         0.000     0.000 r  GameEngine_u/FSM_sequential_player_ver_state_reg[1]/C
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  GameEngine_u/FSM_sequential_player_ver_state_reg[1]/Q
                         net (fo=22, routed)          0.109     0.250    GameEngine_u/player_ver_state[1]
    SLICE_X33Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  GameEngine_u/FSM_sequential_player_ver_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    GameEngine_u/FSM_sequential_player_ver_state[0]_i_1_n_0
    SLICE_X33Y1          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/clk_hor_divider_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/player_xpos_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.227ns (69.967%)  route 0.097ns (30.033%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDCE                         0.000     0.000 r  GameEngine_u/clk_hor_divider_reg[0]/C
    SLICE_X41Y10         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  GameEngine_u/clk_hor_divider_reg[0]/Q
                         net (fo=9, routed)           0.097     0.225    GameEngine_u/clk_hor_divider[0]
    SLICE_X41Y10         LUT6 (Prop_lut6_I3_O)        0.099     0.324 r  GameEngine_u/player_xpos_restarted_i_1/O
                         net (fo=1, routed)           0.000     0.324    GameEngine_u/player_xpos_restarted_i_1_n_0
    SLICE_X41Y10         FDCE                                         r  GameEngine_u/player_xpos_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/FSM_sequential_player_ver_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.454%)  route 0.143ns (43.546%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDCE                         0.000     0.000 r  GameEngine_u/FSM_sequential_player_ver_state_reg[0]/C
    SLICE_X33Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/FSM_sequential_player_ver_state_reg[0]/Q
                         net (fo=24, routed)          0.143     0.284    GameEngine_u/player_ver_state[0]
    SLICE_X32Y1          LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  GameEngine_u/FSM_sequential_player_ver_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    GameEngine_u/FSM_sequential_player_ver_state[1]_i_1_n_0
    SLICE_X32Y1          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/bcgr_restarted_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/bcgr_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_restarted_reg/C
    SLICE_X41Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/bcgr_restarted_reg/Q
                         net (fo=2, routed)           0.168     0.309    GameEngine_u/bcgr_restarted_reg_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  GameEngine_u/bcgr_restarted_i_1/O
                         net (fo=1, routed)           0.000     0.354    GameEngine_u/bcgr_restarted_i_1_n_0
    SLICE_X41Y10         FDCE                                         r  GameEngine_u/bcgr_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/clk_hor_divider_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/player_hor_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.460%)  route 0.175ns (48.540%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  GameEngine_u/clk_hor_divider_reg[1]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/clk_hor_divider_reg[1]/Q
                         net (fo=8, routed)           0.175     0.316    GameEngine_u/clk_hor_divider[1]
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  GameEngine_u/player_hor_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    GameEngine_u/player_hor_state[0]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  GameEngine_u/player_hor_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/plane_xpos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.431%)  route 0.161ns (43.569%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_reg[7]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  GameEngine_u/plane_xpos_reg[7]/Q
                         net (fo=8, routed)           0.161     0.325    GameEngine_u/plane_xpos[7]
    SLICE_X38Y10         LUT6 (Prop_lut6_I3_O)        0.045     0.370 r  GameEngine_u/plane_xpos[7]_i_2/O
                         net (fo=1, routed)           0.000     0.370    GameEngine_u/plane_xpos[7]_i_2_n_0
    SLICE_X38Y10         FDCE                                         r  GameEngine_u/plane_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_dir_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/player_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE                         0.000     0.000 r  GameEngine_u/player_dir_reg/C
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/player_dir_reg/Q
                         net (fo=22, routed)          0.185     0.326    GameEngine_u/mario_dir
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  GameEngine_u/player_dir_i_1/O
                         net (fo=1, routed)           0.000     0.371    GameEngine_u/player_dir_i_1_n_0
    SLICE_X36Y8          FDCE                                         r  GameEngine_u/player_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/clk_hor_divider_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/clk_hor_divider_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  GameEngine_u/clk_hor_divider_reg[1]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/clk_hor_divider_reg[1]/Q
                         net (fo=8, routed)           0.190     0.331    GameEngine_u/clk_hor_divider[1]
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.042     0.373 r  GameEngine_u/clk_hor_divider[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    GameEngine_u/clk_hor_divider[1]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  GameEngine_u/clk_hor_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.212ns (56.498%)  route 0.163ns (43.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDCE                         0.000     0.000 r  Mouse/bit_count_reg[0]/C
    SLICE_X64Y1          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  Mouse/bit_count_reg[0]/Q
                         net (fo=8, routed)           0.163     0.330    Mouse/bit_count[0]
    SLICE_X64Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.375 r  Mouse/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    Mouse/bit_count[2]_i_1_n_0
    SLICE_X64Y0          FDCE                                         r  Mouse/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/player_speed_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/player_speed_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.425%)  route 0.190ns (50.575%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE                         0.000     0.000 r  GameEngine_u/player_speed_reg[1]/C
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/player_speed_reg[1]/Q
                         net (fo=10, routed)          0.190     0.331    GameEngine_u/player_speed_reg_n_0_[1]
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  GameEngine_u/player_speed[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    GameEngine_u/player_speed[1]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  GameEngine_u/player_speed_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 3.989ns (55.928%)  route 3.144ns (44.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X29Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[15]/Q
                         net (fo=1, routed)           3.144    22.643    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    26.174 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.174    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/hsync_out_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga2Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 3.956ns (56.696%)  route 3.021ns (43.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    19.045    Change2Negedge_u/clk_out1
    SLICE_X48Y29         FDCE                                         r  Change2Negedge_u/hsync_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459    19.504 r  Change2Negedge_u/hsync_out_reg/Q
                         net (fo=1, routed)           3.021    22.526    vga2Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    26.022 r  vga2Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    26.022    vga2Hsync
    P19                                                               r  vga2Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/vsync_out_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga2Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 3.962ns (56.943%)  route 2.996ns (43.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.557    19.045    Change2Negedge_u/clk_out1
    SLICE_X48Y29         FDCE                                         r  Change2Negedge_u/vsync_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459    19.504 r  Change2Negedge_u/vsync_out_reg/Q
                         net (fo=1, routed)           2.996    22.501    vga2Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    26.004 r  vga2Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    26.004    vga2Vsync
    R19                                                               r  vga2Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 3.983ns (57.517%)  route 2.942ns (42.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X28Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[20]/Q
                         net (fo=1, routed)           2.942    22.441    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    25.965 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.965    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 3.978ns (57.687%)  route 2.918ns (42.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X28Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[21]/Q
                         net (fo=1, routed)           2.918    22.417    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    25.937 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.937    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 3.988ns (57.950%)  route 2.894ns (42.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X29Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[14]/Q
                         net (fo=1, routed)           2.894    22.393    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    25.922 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.922    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 3.964ns (57.841%)  route 2.890ns (42.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.549    19.037    Change2Negedge_u/clk_out1
    SLICE_X28Y22         FDCE                                         r  Change2Negedge_u/rgb_out_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.459    19.496 r  Change2Negedge_u/rgb_out_reg[13]/Q
                         net (fo=1, routed)           2.890    22.386    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    25.892 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.892    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 3.980ns (58.281%)  route 2.849ns (41.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X29Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[12]/Q
                         net (fo=1, routed)           2.849    22.348    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    25.869 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.869    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 3.983ns (58.976%)  route 2.771ns (41.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X28Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[22]/Q
                         net (fo=1, routed)           2.771    22.270    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    25.794 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.794    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Change2Negedge_u/rgb_out_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.633ns  (logic 3.961ns (59.727%)  route 2.671ns (40.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.552    19.040    Change2Negedge_u/clk_out1
    SLICE_X28Y21         FDCE                                         r  Change2Negedge_u/rgb_out_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.459    19.499 r  Change2Negedge_u/rgb_out_reg[23]/Q
                         net (fo=1, routed)           2.671    22.171    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    25.673 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.673    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_ypos_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.809ns  (logic 0.367ns (45.349%)  route 0.442ns (54.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 r  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.442    -0.741    GameEngine_u/restartgame
    SLICE_X44Y10         FDCE                                         r  GameEngine_u/player_ypos_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/plane_xpos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.467ns (49.219%)  route 0.482ns (50.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.482    -0.701    GameEngine_u/restartgame
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.100    -0.601 r  GameEngine_u/plane_xpos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.601    GameEngine_u/plane_xpos[6]_i_1_n_0
    SLICE_X38Y10         FDCE                                         r  GameEngine_u/plane_xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_xpos_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.004ns  (logic 0.467ns (46.506%)  route 0.537ns (53.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 r  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.537    -0.646    GameEngine_u/restartgame
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.100    -0.546 r  GameEngine_u/player_xpos_restarted_i_1/O
                         net (fo=1, routed)           0.000    -0.546    GameEngine_u/player_xpos_restarted_i_1_n_0
    SLICE_X41Y10         FDCE                                         r  GameEngine_u/player_xpos_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/bcgr_restarted_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.005ns  (logic 0.467ns (46.459%)  route 0.538ns (53.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 r  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.538    -0.645    GameEngine_u/restartgame
    SLICE_X41Y10         LUT4 (Prop_lut4_I0_O)        0.100    -0.545 r  GameEngine_u/bcgr_restarted_i_1/O
                         net (fo=1, routed)           0.000    -0.545    GameEngine_u/bcgr_restarted_i_1_n_0
    SLICE_X41Y10         FDCE                                         r  GameEngine_u/bcgr_restarted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/plane_xpos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.467ns (45.924%)  route 0.550ns (54.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.550    -0.633    GameEngine_u/restartgame
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.100    -0.533 r  GameEngine_u/plane_xpos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.533    GameEngine_u/plane_xpos[4]_i_1_n_0
    SLICE_X40Y11         FDCE                                         r  GameEngine_u/plane_xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/player_hor_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.154ns  (logic 0.467ns (40.466%)  route 0.687ns (59.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.687    -0.496    GameEngine_u/restartgame
    SLICE_X40Y9          LUT6 (Prop_lut6_I1_O)        0.100    -0.396 r  GameEngine_u/player_hor_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    GameEngine_u/player_hor_state[1]_i_1_n_0
    SLICE_X40Y9          FDCE                                         r  GameEngine_u/player_hor_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/plane_xpos_ofs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.173ns  (logic 0.467ns (39.805%)  route 0.706ns (60.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.706    -0.477    GameEngine_u/restartgame
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.100    -0.377 r  GameEngine_u/plane_xpos_ofs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    GameEngine_u/plane_xpos_ofs[1]_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  GameEngine_u/plane_xpos_ofs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/bcgr_xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.174ns  (logic 0.467ns (39.781%)  route 0.707ns (60.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.707    -0.476    GameEngine_u/restartgame
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.100    -0.376 r  GameEngine_u/bcgr_xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.376    GameEngine_u/bcgr_xpos_nxt[2]
    SLICE_X40Y12         FDCE                                         r  GameEngine_u/bcgr_xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/plane_xpos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.178ns  (logic 0.467ns (39.649%)  route 0.711ns (60.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.711    -0.472    GameEngine_u/restartgame
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.100    -0.372 r  GameEngine_u/plane_xpos[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.372    GameEngine_u/plane_xpos[7]_i_2_n_0
    SLICE_X38Y10         FDCE                                         r  GameEngine_u/plane_xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GameEngine_u/restartgame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GameEngine_u/plane_xpos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.280ns  (logic 0.467ns (36.491%)  route 0.813ns (63.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.445    -1.550    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.367    -1.183 f  GameEngine_u/restartgame_reg/Q
                         net (fo=68, routed)          0.813    -0.370    GameEngine_u/restartgame
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.100    -0.270 r  GameEngine_u/plane_xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    GameEngine_u/plane_xpos[2]_i_1_n_0
    SLICE_X40Y8          FDCE                                         r  GameEngine_u/plane_xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse/left_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_hor_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.572ns  (logic 0.704ns (27.373%)  route 1.868ns (72.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.571    -0.941    Mouse/clk_out2
    SLICE_X51Y4          FDCE                                         r  Mouse/left_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.485 f  Mouse/left_button_reg/Q
                         net (fo=4, routed)           1.424     0.939    GameEngine_u/left_button
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.063 r  GameEngine_u/player_hor_state[0]_i_2/O
                         net (fo=1, routed)           0.444     1.507    GameEngine_u/player_hor_state_nxt[0]
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.631 r  GameEngine_u/player_hor_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.631    GameEngine_u/player_hor_state[0]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  GameEngine_u/player_hor_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/middle_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.450ns  (logic 0.580ns (23.673%)  route 1.870ns (76.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.572    -0.940    Mouse/clk_out2
    SLICE_X57Y1          FDCE                                         r  Mouse/middle_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.484 f  Mouse/middle_button_reg/Q
                         net (fo=2, routed)           1.870     1.386    GameEngine_u/middle_button
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.510 r  GameEngine_u/FSM_sequential_player_ver_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.510    GameEngine_u/FSM_sequential_player_ver_state[1]_i_1_n_0
    SLICE_X32Y1          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/middle_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.251ns  (logic 0.580ns (25.763%)  route 1.671ns (74.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.572    -0.940    Mouse/clk_out2
    SLICE_X57Y1          FDCE                                         r  Mouse/middle_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDCE (Prop_fdce_C_Q)         0.456    -0.484 r  Mouse/middle_button_reg/Q
                         net (fo=2, routed)           1.671     1.188    GameEngine_u/middle_button
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124     1.312 r  GameEngine_u/FSM_sequential_player_ver_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    GameEngine_u/FSM_sequential_player_ver_state[0]_i_1_n_0
    SLICE_X33Y1          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/left_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_hor_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 0.580ns (26.850%)  route 1.580ns (73.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.571    -0.941    Mouse/clk_out2
    SLICE_X51Y4          FDCE                                         r  Mouse/left_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  Mouse/left_button_reg/Q
                         net (fo=4, routed)           1.580     1.096    GameEngine_u/left_button
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.124     1.220 r  GameEngine_u/player_hor_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.220    GameEngine_u/player_hor_state[1]_i_1_n_0
    SLICE_X40Y9          FDCE                                         r  GameEngine_u/player_hor_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/left_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_speed_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.091ns  (logic 0.580ns (27.743%)  route 1.511ns (72.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.571    -0.941    Mouse/clk_out2
    SLICE_X51Y4          FDCE                                         r  Mouse/left_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  Mouse/left_button_reg/Q
                         net (fo=4, routed)           1.511     1.026    GameEngine_u/left_button
    SLICE_X41Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.150 r  GameEngine_u/player_speed[1]_i_1/O
                         net (fo=1, routed)           0.000     1.150    GameEngine_u/player_speed[1]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  GameEngine_u/player_speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/left_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_speed_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.812ns  (logic 0.580ns (32.015%)  route 1.232ns (67.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.571    -0.941    Mouse/clk_out2
    SLICE_X51Y4          FDCE                                         r  Mouse/left_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.485 r  Mouse/left_button_reg/Q
                         net (fo=4, routed)           1.232     0.747    GameEngine_u/left_button
    SLICE_X41Y11         LUT6 (Prop_lut6_I1_O)        0.124     0.871 r  GameEngine_u/player_speed[0]_i_1/O
                         net (fo=1, routed)           0.000     0.871    GameEngine_u/player_speed[0]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  GameEngine_u/player_speed_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse/right_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_speed_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.256ns  (logic 0.467ns (37.187%)  route 0.789ns (62.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    Mouse/clk_out2
    SLICE_X49Y2          FDCE                                         r  Mouse/right_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.367    -1.176 r  Mouse/right_button_reg/Q
                         net (fo=3, routed)           0.789    -0.387    GameEngine_u/right_button
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.100    -0.287 r  GameEngine_u/player_speed[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    GameEngine_u/player_speed[1]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  GameEngine_u/player_speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/right_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_speed_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.484ns  (logic 0.467ns (31.473%)  route 1.017ns (68.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    Mouse/clk_out2
    SLICE_X49Y2          FDCE                                         r  Mouse/right_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.367    -1.176 r  Mouse/right_button_reg/Q
                         net (fo=3, routed)           1.017    -0.159    GameEngine_u/right_button
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.100    -0.059 r  GameEngine_u/player_speed[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    GameEngine_u/player_speed[0]_i_1_n_0
    SLICE_X41Y11         FDCE                                         r  GameEngine_u/player_speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/right_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_hor_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.605ns  (logic 0.567ns (35.325%)  route 1.038ns (64.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    Mouse/clk_out2
    SLICE_X49Y2          FDCE                                         r  Mouse/right_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDCE (Prop_fdce_C_Q)         0.367    -1.176 r  Mouse/right_button_reg/Q
                         net (fo=3, routed)           0.673    -0.503    GameEngine_u/right_button
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.100    -0.403 r  GameEngine_u/player_hor_state[0]_i_2/O
                         net (fo=1, routed)           0.365    -0.038    GameEngine_u/player_hor_state_nxt[0]
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.100     0.062 r  GameEngine_u/player_hor_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.062    GameEngine_u/player_hor_state[0]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  GameEngine_u/player_hor_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/left_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/player_hor_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.186ns (22.380%)  route 0.645ns (77.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.566    -0.615    Mouse/clk_out2
    SLICE_X51Y4          FDCE                                         r  Mouse/left_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  Mouse/left_button_reg/Q
                         net (fo=4, routed)           0.645     0.171    GameEngine_u/left_button
    SLICE_X40Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.216 r  GameEngine_u/player_hor_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.216    GameEngine_u/player_hor_state[1]_i_1_n_0
    SLICE_X40Y9          FDCE                                         r  GameEngine_u/player_hor_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/middle_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.186ns (21.397%)  route 0.683ns (78.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.569    -0.612    Mouse/clk_out2
    SLICE_X57Y1          FDCE                                         r  Mouse/middle_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  Mouse/middle_button_reg/Q
                         net (fo=2, routed)           0.683     0.212    GameEngine_u/middle_button
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  GameEngine_u/FSM_sequential_player_ver_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    GameEngine_u/FSM_sequential_player_ver_state[0]_i_1_n_0
    SLICE_X33Y1          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse/middle_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.186ns (19.808%)  route 0.753ns (80.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.569    -0.612    Mouse/clk_out2
    SLICE_X57Y1          FDCE                                         r  Mouse/middle_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.471 f  Mouse/middle_button_reg/Q
                         net (fo=2, routed)           0.753     0.282    GameEngine_u/middle_button
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.045     0.327 r  GameEngine_u/FSM_sequential_player_ver_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    GameEngine_u/FSM_sequential_player_ver_state[1]_i_1_n_0
    SLICE_X32Y1          FDCE                                         r  GameEngine_u/FSM_sequential_player_ver_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0_u/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0_u/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0_u/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0_u/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           578 Endpoints
Min Delay           578 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.515ns  (logic 13.911ns (42.783%)  route 18.604ns (57.217%))
  Logic Levels:           29  (CARRY4=10 DSP48E1=2 FDCE=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599    11.230    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153    11.383 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    12.658    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    12.985 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    16.835    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    20.871 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    20.873    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.391 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    23.567    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.691 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    23.691    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.334 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    25.293    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    25.625 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    26.271    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    26.603 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    26.603    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.135 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.135    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.358 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    28.350    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    28.649 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    29.319    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    29.443 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    29.897    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    30.021 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.733    31.754    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    31.878 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_6/O
                         net (fo=3, routed)           0.514    32.391    DrawBackground_u/Clouds_u/rgb_out[23]_i_6_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124    32.515 r  DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2/O
                         net (fo=1, routed)           0.000    32.515    DrawBackground_u/Clouds_u/rgb_out[12]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    -1.565    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[12]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.515ns  (logic 13.911ns (42.783%)  route 18.604ns (57.217%))
  Logic Levels:           29  (CARRY4=10 DSP48E1=2 FDCE=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599    11.230    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153    11.383 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    12.658    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    12.985 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    16.835    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    20.871 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    20.873    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.391 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    23.567    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.691 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    23.691    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.334 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    25.293    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    25.625 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    26.271    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    26.603 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    26.603    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.135 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.135    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.358 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    28.350    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    28.649 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    29.319    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    29.443 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    29.897    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    30.021 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.733    31.754    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    31.878 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_6/O
                         net (fo=3, routed)           0.514    32.391    DrawBackground_u/Clouds_u/rgb_out[23]_i_6_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124    32.515 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2/O
                         net (fo=1, routed)           0.000    32.515    DrawBackground_u/Clouds_u/rgb_out[23]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    -1.565    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[23]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.512ns  (logic 13.911ns (42.787%)  route 18.601ns (57.213%))
  Logic Levels:           29  (CARRY4=10 DSP48E1=2 FDCE=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599    11.230    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153    11.383 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    12.658    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    12.985 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    16.835    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    20.871 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    20.873    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.391 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    23.567    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.691 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    23.691    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.334 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    25.293    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    25.625 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    26.271    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    26.603 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    26.603    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.135 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.135    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.358 f  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    28.350    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    28.649 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    29.319    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    29.443 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    29.897    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    30.021 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.733    31.754    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124    31.878 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_6/O
                         net (fo=3, routed)           0.511    32.388    DrawBackground_u/Clouds_u/rgb_out[23]_i_6_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124    32.512 r  DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2/O
                         net (fo=1, routed)           0.000    32.512    DrawBackground_u/Clouds_u/rgb_out[7]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    -1.565    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[7]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.284ns  (logic 14.329ns (44.384%)  route 17.955ns (55.616%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=6 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.507    11.137    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I3_O)        0.150    11.287 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_8/O
                         net (fo=25, routed)          2.040    13.327    DrawBackground_u/Clouds_u/rgb_nxt5[3]
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.326    13.653 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9/O
                         net (fo=3, routed)           0.827    14.480    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9_n_0
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.153    14.633 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3/O
                         net (fo=4, routed)           1.034    15.667    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.243    19.910 r  DrawBackground_u/Clouds_u/rgb_nxt3__30/PCOUT[47]
                         net (fo=1, routed)           0.002    19.912    DrawBackground_u/Clouds_u/rgb_nxt3__30_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.430 r  DrawBackground_u/Clouds_u/rgb_nxt3__31/P[1]
                         net (fo=2, routed)           1.256    22.686    DrawBackground_u/Clouds_u/rgb_nxt3__31_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    22.810 r  DrawBackground_u/Clouds_u/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    22.810    DrawBackground_u/Clouds_u/i__carry_i_2__9_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.190 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.190    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.409 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.625    24.034    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.321    24.355 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2/O
                         net (fo=2, routed)           0.666    25.021    DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326    25.347 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2/O
                         net (fo=1, routed)           0.000    25.347    DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.897 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.897    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.011 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.011    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.345 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__6/O[1]
                         net (fo=1, routed)           1.084    27.430    DrawBackground_u/Clouds_u/rgb_nxt215_out[29]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.303    27.733 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_41/O
                         net (fo=1, routed)           0.627    28.359    DrawBackground_u/Clouds_u/rgb_out[23]_i_41_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I2_O)        0.124    28.483 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_16/O
                         net (fo=1, routed)           1.904    30.388    DrawBackground_u/Clouds_u/rgb_out[23]_i_16_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    30.512 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.649    32.160    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    32.284 r  DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2/O
                         net (fo=1, routed)           0.000    32.284    DrawBackground_u/Clouds_u/rgb_out[5]_i_1__2_n_0
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.430    -1.565    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X32Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[5]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.272ns  (logic 13.787ns (42.722%)  route 18.485ns (57.278%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=2 FDCE=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599    11.230    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153    11.383 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    12.658    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    12.985 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    16.835    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    20.871 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    20.873    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.391 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    23.567    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.691 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    23.691    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.334 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    25.293    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    25.625 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    26.271    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    26.603 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    26.603    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.135 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.135    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.358 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    28.350    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    28.649 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    29.319    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    29.443 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    29.897    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    30.021 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           2.127    32.148    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    32.272 r  DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2/O
                         net (fo=1, routed)           0.000    32.272    DrawBackground_u/Clouds_u/rgb_out[21]_i_1__2_n_0
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.427    -1.568    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[21]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.096ns  (logic 13.787ns (42.955%)  route 18.309ns (57.045%))
  Logic Levels:           28  (CARRY4=10 DSP48E1=2 FDCE=1 LUT1=1 LUT2=5 LUT3=2 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.599    11.230    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I1_O)        0.153    11.383 f  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_10/O
                         net (fo=26, routed)          1.276    12.658    DrawBackground_u/Clouds_u/rgb_nxt5[1]
    SLICE_X54Y39         LUT1 (Prop_lut1_I0_O)        0.327    12.985 r  DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10/O
                         net (fo=20, routed)          3.850    16.835    DrawBackground_u/Clouds_u/rgb_nxt3__8_i_10_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    20.871 r  DrawBackground_u/Clouds_u/rgb_nxt3__36/PCOUT[47]
                         net (fo=1, routed)           0.002    20.873    DrawBackground_u/Clouds_u/rgb_nxt3__36_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.391 r  DrawBackground_u/Clouds_u/rgb_nxt3__37/P[0]
                         net (fo=2, routed)           1.176    23.567    DrawBackground_u/Clouds_u/rgb_nxt3__37_n_105
    SLICE_X12Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.691 r  DrawBackground_u/Clouds_u/i__carry_i_3__11/O
                         net (fo=1, routed)           0.000    23.691    DrawBackground_u/Clouds_u/i__carry_i_3__11_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.334 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry/O[3]
                         net (fo=2, routed)           0.959    25.293    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__10/i__carry_n_4
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.332    25.625 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4/O
                         net (fo=2, routed)           0.645    26.271    DrawBackground_u/Clouds_u/i___0_carry__4_i_4__4_n_0
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.332    26.603 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4/O
                         net (fo=1, routed)           0.000    26.603    DrawBackground_u/Clouds_u/i___0_carry__4_i_8__4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.135 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.135    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__4_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.358 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__7/i___0_carry__5/O[0]
                         net (fo=1, routed)           0.992    28.350    DrawBackground_u/Clouds_u/rgb_nxt219_out[24]
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.299    28.649 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_7/O
                         net (fo=1, routed)           0.670    29.319    DrawBackground_u/Clouds_u/rgb_out[22]_i_7_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124    29.443 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_6/O
                         net (fo=1, routed)           0.453    29.897    DrawBackground_u/Clouds_u/rgb_out[22]_i_6_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    30.021 f  DrawBackground_u/Clouds_u/rgb_out[22]_i_2/O
                         net (fo=5, routed)           1.952    31.972    DrawBackground_u/Clouds_u/rgb_out[22]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    32.096 r  DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2/O
                         net (fo=1, routed)           0.000    32.096    DrawBackground_u/Clouds_u/rgb_out[22]_i_1__2_n_0
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.427    -1.568    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X34Y25         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[22]/C

Slack:                    inf
  Source:                 GameEngine_u/bcgr_xpos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.761ns  (logic 14.329ns (45.115%)  route 17.432ns (54.885%))
  Logic Levels:           31  (CARRY4=12 DSP48E1=2 FDCE=1 LUT2=6 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE                         0.000     0.000 r  GameEngine_u/bcgr_xpos_reg[2]/C
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  GameEngine_u/bcgr_xpos_reg[2]/Q
                         net (fo=9, routed)           1.657     2.113    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_i_1_0[2]
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.237 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6/O
                         net (fo=1, routed)           0.000     2.237    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_6_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.635 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.635    DrawBackground_u/Clouds_u/rgb_nxt5_carry_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.969 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_1/O[1]
                         net (fo=5, routed)           0.548     3.517    DrawBackground_u/Clouds_u/rgb_nxt6[5]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.303     3.820 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.820    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_i_4_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.370 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.370    DrawBackground_u/Clouds_u/rgb_nxt5_carry__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  DrawBackground_u/Clouds_u/rgb_nxt5_carry__1/O[3]
                         net (fo=14, routed)          0.685     5.368    DrawBackground_u/Clouds_u/rgb_nxt5_carry__1_n_4
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.306     5.674 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3/O
                         net (fo=1, routed)           0.000     5.674    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_i_3_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.317 r  DrawBackground_u/Clouds_u/rgb_nxt5__22_carry/O[3]
                         net (fo=1, routed)           0.440     6.757    DrawBackground_u/Clouds_u/rgb_nxt5__22_carry_n_4
    SLICE_X37Y14         LUT2 (Prop_lut2_I1_O)        0.307     7.064 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1/O
                         net (fo=1, routed)           0.000     7.064    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_i_1_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.465 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     7.465    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0/O[1]
                         net (fo=2, routed)           0.738     8.537    DrawBackground_u/Clouds_u/rgb_nxt5__40_carry__0_n_6
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.303     8.840 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18/O
                         net (fo=5, routed)           0.667     9.506    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_18_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17/O
                         net (fo=27, routed)          1.507    11.137    DrawBackground_u/Clouds_u/rgb_nxt3__2_i_17_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I3_O)        0.150    11.287 r  DrawBackground_u/Clouds_u/rgb_nxt3__23_i_8/O
                         net (fo=25, routed)          2.040    13.327    DrawBackground_u/Clouds_u/rgb_nxt5[3]
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.326    13.653 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9/O
                         net (fo=3, routed)           0.827    14.480    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_9_n_0
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.153    14.633 r  DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3/O
                         net (fo=4, routed)           1.034    15.667    DrawBackground_u/Clouds_u/rgb_nxt3__29_i_3_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.243    19.910 r  DrawBackground_u/Clouds_u/rgb_nxt3__30/PCOUT[47]
                         net (fo=1, routed)           0.002    19.912    DrawBackground_u/Clouds_u/rgb_nxt3__30_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.430 r  DrawBackground_u/Clouds_u/rgb_nxt3__31/P[1]
                         net (fo=2, routed)           1.256    22.686    DrawBackground_u/Clouds_u/rgb_nxt3__31_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    22.810 r  DrawBackground_u/Clouds_u/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    22.810    DrawBackground_u/Clouds_u/i__carry_i_2__9_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.190 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.190    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.409 r  DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.625    24.034    DrawBackground_u/Clouds_u/rgb_nxt3_inferred__8/i__carry__0_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.321    24.355 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2/O
                         net (fo=2, routed)           0.666    25.021    DrawBackground_u/Clouds_u/i___0_carry__4_i_3__2_n_0
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.326    25.347 r  DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2/O
                         net (fo=1, routed)           0.000    25.347    DrawBackground_u/Clouds_u/i___0_carry__4_i_7__2_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.897 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.897    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.011 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.011    DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.345 r  DrawBackground_u/Clouds_u/rgb_nxt2_inferred__5/i___0_carry__6/O[1]
                         net (fo=1, routed)           1.084    27.430    DrawBackground_u/Clouds_u/rgb_nxt215_out[29]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.303    27.733 r  DrawBackground_u/Clouds_u/rgb_out[23]_i_41/O
                         net (fo=1, routed)           0.627    28.359    DrawBackground_u/Clouds_u/rgb_out[23]_i_41_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I2_O)        0.124    28.483 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_16/O
                         net (fo=1, routed)           1.904    30.388    DrawBackground_u/Clouds_u/rgb_out[23]_i_16_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    30.512 f  DrawBackground_u/Clouds_u/rgb_out[23]_i_3/O
                         net (fo=7, routed)           1.126    31.637    DrawBackground_u/Clouds_u/rgb_out[23]_i_3_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124    31.761 r  DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2/O
                         net (fo=1, routed)           0.000    31.761    DrawBackground_u/Clouds_u/rgb_out[20]_i_1__2_n_0
    SLICE_X34Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.429    -1.566    DrawBackground_u/Clouds_u/clk_out1
    SLICE_X34Y23         FDCE                                         r  DrawBackground_u/Clouds_u/rgb_out_reg[20]/C

Slack:                    inf
  Source:                 Board_u/block_ypos_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Board_u/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.918ns  (logic 7.165ns (39.988%)  route 10.753ns (60.012%))
  Logic Levels:           9  (DSP48E1=1 FDPE=1 LUT5=1 LUT6=2 MUXF7=3 RAMD64E=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDPE                         0.000     0.000 r  Board_u/block_ypos_reg[1]_inv/C
    SLICE_X41Y19         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Board_u/block_ypos_reg[1]_inv/Q
                         net (fo=1, routed)           1.144     1.600    Display_FirstStage/A[1]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      5.201     6.801 r  Display_FirstStage/ram_addr0/P[0]
                         net (fo=210, routed)         5.448    12.250    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DPRA0
    SLICE_X54Y0          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.374 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.374    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DPO1
    SLICE_X54Y0          MUXF7 (Prop_muxf7_I1_O)      0.214    12.588 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/F7.DP/O
                         net (fo=1, routed)           1.010    13.598    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297    13.895 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.895    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_5_n_0
    SLICE_X58Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    14.107 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.558    15.664    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I2_O)        0.299    15.963 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0/O
                         net (fo=22, routed)          1.593    17.556    Board_u/dpo[2]
    SLICE_X33Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.680 r  Board_u/rgb_out[5]_i_2/O
                         net (fo=1, routed)           0.000    17.680    Board_u/rgb_out[5]_i_2_n_0
    SLICE_X33Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    17.918 r  Board_u/rgb_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    17.918    Board_u/rgb_nxt[5]
    SLICE_X33Y15         FDCE                                         r  Board_u/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.439    -1.556    Board_u/clk_out1
    SLICE_X33Y15         FDCE                                         r  Board_u/rgb_out_reg[5]/C

Slack:                    inf
  Source:                 Board_u/block_ypos_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Board_u/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.901ns  (logic 7.139ns (39.881%)  route 10.762ns (60.119%))
  Logic Levels:           9  (DSP48E1=1 FDPE=1 LUT5=1 LUT6=2 MUXF7=3 RAMD64E=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDPE                         0.000     0.000 r  Board_u/block_ypos_reg[1]_inv/C
    SLICE_X41Y19         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Board_u/block_ypos_reg[1]_inv/Q
                         net (fo=1, routed)           1.144     1.600    Display_FirstStage/A[1]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      5.201     6.801 r  Display_FirstStage/ram_addr0/P[0]
                         net (fo=210, routed)         5.448    12.250    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DPRA0
    SLICE_X54Y0          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.374 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.374    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DPO1
    SLICE_X54Y0          MUXF7 (Prop_muxf7_I1_O)      0.214    12.588 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/F7.DP/O
                         net (fo=1, routed)           1.010    13.598    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297    13.895 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.895    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_5_n_0
    SLICE_X58Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    14.107 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.558    15.664    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I2_O)        0.299    15.963 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0/O
                         net (fo=22, routed)          1.602    17.565    Board_u/dpo[2]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  Board_u/rgb_out[23]_i_2/O
                         net (fo=1, routed)           0.000    17.689    Board_u/rgb_out[23]_i_2_n_0
    SLICE_X32Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.901 r  Board_u/rgb_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.901    Board_u/rgb_nxt[23]
    SLICE_X32Y15         FDCE                                         r  Board_u/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.439    -1.556    Board_u/clk_out1
    SLICE_X32Y15         FDCE                                         r  Board_u/rgb_out_reg[23]/C

Slack:                    inf
  Source:                 Board_u/block_ypos_reg[1]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Board_u/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.901ns  (logic 7.139ns (39.881%)  route 10.762ns (60.119%))
  Logic Levels:           9  (DSP48E1=1 FDPE=1 LUT5=1 LUT6=2 MUXF7=3 RAMD64E=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDPE                         0.000     0.000 r  Board_u/block_ypos_reg[1]_inv/C
    SLICE_X41Y19         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Board_u/block_ypos_reg[1]_inv/Q
                         net (fo=1, routed)           1.144     1.600    Display_FirstStage/A[1]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      5.201     6.801 r  Display_FirstStage/ram_addr0/P[0]
                         net (fo=210, routed)         5.448    12.250    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DPRA0
    SLICE_X54Y0          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.374 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.374    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/DPO1
    SLICE_X54Y0          MUXF7 (Prop_muxf7_I1_O)      0.214    12.588 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2/F7.DP/O
                         net (fo=1, routed)           1.010    13.598    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_2_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.297    13.895 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    13.895    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_5_n_0
    SLICE_X58Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    14.107 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.558    15.664    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0_i_2_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I2_O)        0.299    15.963 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[2]_INST_0/O
                         net (fo=22, routed)          1.602    17.565    Board_u/dpo[2]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.689 r  Board_u/rgb_out[4]_i_2/O
                         net (fo=1, routed)           0.000    17.689    Board_u/rgb_out[4]_i_2_n_0
    SLICE_X33Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    17.901 r  Board_u/rgb_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.901    Board_u/rgb_nxt[4]
    SLICE_X33Y15         FDCE                                         r  Board_u/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         1.439    -1.556    Board_u/clk_out1
    SLICE_X33Y15         FDCE                                         r  Board_u/rgb_out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/player_xpos_restarted_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/restartgame_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.206%)  route 0.108ns (36.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDCE                         0.000     0.000 r  GameEngine_u/player_xpos_restarted_reg/C
    SLICE_X41Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  GameEngine_u/player_xpos_restarted_reg/Q
                         net (fo=2, routed)           0.108     0.249    GameEngine_u/player_xpos_restarted_reg_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  GameEngine_u/restartgame_i_1/O
                         net (fo=1, routed)           0.000     0.294    GameEngine_u/restartgame_nxt
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X43Y10         FDCE                                         r  GameEngine_u/restartgame_reg/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_player_xpos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.344%)  route 0.163ns (53.656%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[8]/C
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/player_xpos_reg[8]/Q
                         net (fo=17, routed)          0.163     0.304    GameEngine_u/out[8]
    SLICE_X33Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X33Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[8]/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_player_xpos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.366%)  route 0.184ns (56.634%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[0]/C
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/player_xpos_reg[0]/Q
                         net (fo=29, routed)          0.184     0.325    GameEngine_u/out[0]
    SLICE_X34Y7          FDCE                                         r  GameEngine_u/old_player_xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    GameEngine_u/clk_out1
    SLICE_X34Y7          FDCE                                         r  GameEngine_u/old_player_xpos_reg[0]/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GameEngine_u/old_player_xpos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.582%)  route 0.232ns (64.418%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[6]/C
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[6]/Q
                         net (fo=18, routed)          0.232     0.360    GameEngine_u/out[6]
    SLICE_X34Y7          FDCE                                         r  GameEngine_u/old_player_xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    GameEngine_u/clk_out1
    SLICE_X34Y7          FDCE                                         r  GameEngine_u/old_player_xpos_reg[6]/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_player_xpos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.471%)  route 0.266ns (67.529%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDCE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[9]/C
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[9]/Q
                         net (fo=16, routed)          0.266     0.394    GameEngine_u/out[9]
    SLICE_X35Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    GameEngine_u/clk_out1
    SLICE_X35Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[9]/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GameEngine_u/old_player_xpos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.428%)  route 0.281ns (66.572%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[3]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  GameEngine_u/player_xpos_reg[3]/Q
                         net (fo=20, routed)          0.281     0.422    GameEngine_u/out[3]
    SLICE_X33Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.831    -0.859    GameEngine_u/clk_out1
    SLICE_X33Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[3]/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GameEngine_u/old_player_xpos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.044%)  route 0.298ns (69.956%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.298     0.426    GameEngine_u/out[4]
    SLICE_X35Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.830    -0.860    GameEngine_u/clk_out1
    SLICE_X35Y8          FDCE                                         r  GameEngine_u/old_player_xpos_reg[4]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_ofs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.932%)  route 0.287ns (67.068%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[1]/C
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/plane_xpos_ofs_reg[1]/Q
                         net (fo=15, routed)          0.287     0.428    GameEngine_u/plane_xpos_ofs[1]
    SLICE_X37Y1          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.833    -0.857    GameEngine_u/clk_out1
    SLICE_X37Y1          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[1]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_ofs_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[4]/C
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  GameEngine_u/plane_xpos_ofs_reg[4]/Q
                         net (fo=12, routed)          0.295     0.436    GameEngine_u/plane_xpos_ofs[4]
    SLICE_X41Y2          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.834    -0.856    GameEngine_u/clk_out1
    SLICE_X41Y2          FDCE                                         r  GameEngine_u/old_plane_xpos_ofs_reg[4]/C

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GameEngine_u/old_plane_xpos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.748%)  route 0.282ns (63.252%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_reg[3]/C
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  GameEngine_u/plane_xpos_reg[3]/Q
                         net (fo=14, routed)          0.282     0.446    GameEngine_u/plane_xpos_reg[5]_0[2]
    SLICE_X47Y16         FDCE                                         r  GameEngine_u/old_plane_xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout1_buf/O
                         net (fo=447, routed)         0.827    -0.863    GameEngine_u/clk_out1
    SLICE_X47Y16         FDCE                                         r  GameEngine_u/old_plane_xpos_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay           511 Endpoints
Min Delay           511 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.802ns  (logic 4.738ns (34.328%)  route 9.064ns (65.672%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.679    13.802    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WE
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WCLK
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.802ns  (logic 4.738ns (34.328%)  route 9.064ns (65.672%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.679    13.802    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WE
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WCLK
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/DP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.802ns  (logic 4.738ns (34.328%)  route 9.064ns (65.672%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.679    13.802    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WE
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WCLK
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/SP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.802ns  (logic 4.738ns (34.328%)  route 9.064ns (65.672%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.679    13.802    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WE
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/WCLK
    SLICE_X54Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_3_3/SP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.790ns  (logic 4.738ns (34.359%)  route 9.052ns (65.641%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.667    13.790    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WE
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WCLK
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.790ns  (logic 4.738ns (34.359%)  route 9.052ns (65.641%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.667    13.790    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WE
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WCLK
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/DP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.790ns  (logic 4.738ns (34.359%)  route 9.052ns (65.641%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.667    13.790    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WE
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WCLK
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/SP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.790ns  (logic 4.738ns (34.359%)  route 9.052ns (65.641%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.667    13.790    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WE
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.452    -1.543    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/WCLK
    SLICE_X54Y4          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_5_5/SP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.776ns  (logic 4.738ns (34.394%)  route 9.038ns (65.606%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.653    13.776    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/WE
    SLICE_X56Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.453    -1.542    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/WCLK
    SLICE_X56Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/plane_xpos_ofs_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.776ns  (logic 4.738ns (34.394%)  route 9.038ns (65.606%))
  Logic Levels:           17  (CARRY4=7 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDCE                         0.000     0.000 r  GameEngine_u/plane_xpos_ofs_reg[0]/C
    SLICE_X38Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  GameEngine_u/plane_xpos_ofs_reg[0]/Q
                         net (fo=31, routed)          1.335     1.853    GameEngine_u/new_block_u/block_out3__23_carry_i_1_0[0]
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.124     1.977 r  GameEngine_u/new_block_u/block_out3__23_carry_i_12/O
                         net (fo=1, routed)           0.000     1.977    GameEngine_u/new_block_u/block_out3__23_carry_i_12_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.509 r  GameEngine_u/new_block_u/block_out3__23_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.509    GameEngine_u/new_block_u/block_out3__23_carry_i_2_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.843 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[1]
                         net (fo=9, routed)           1.012     3.855    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_6
    SLICE_X32Y2          LUT3 (Prop_lut3_I2_O)        0.333     4.188 r  GameEngine_u/new_block_u/block_out3__0_carry_i_1/O
                         net (fo=2, routed)           0.690     4.878    GameEngine_u/new_block_u/block_out3__0_carry_i_1_n_0
    SLICE_X32Y2          LUT4 (Prop_lut4_I3_O)        0.327     5.205 r  GameEngine_u/new_block_u/block_out3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.205    GameEngine_u/new_block_u/block_out3__0_carry_i_4_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  GameEngine_u/new_block_u/block_out3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.606    GameEngine_u/new_block_u/block_out3__0_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  GameEngine_u/new_block_u/block_out3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.720    GameEngine_u/new_block_u/block_out3__0_carry__0_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.054 r  GameEngine_u/new_block_u/block_out3__0_carry__1/O[1]
                         net (fo=2, routed)           0.816     6.870    GameEngine_u/new_block_u/block_out3__0_carry__1_n_6
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.303     7.173 r  GameEngine_u/new_block_u/block_out3__23_carry_i_3/O
                         net (fo=1, routed)           0.000     7.173    GameEngine_u/new_block_u/block_out3__23_carry_i_3_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.574 r  GameEngine_u/new_block_u/block_out3__23_carry/CO[3]
                         net (fo=1, routed)           0.000     7.574    GameEngine_u/new_block_u/block_out3__23_carry_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  GameEngine_u/new_block_u/block_out3__23_carry__0/O[0]
                         net (fo=1, routed)           0.863     8.659    GameEngine_u/new_block_u/block_out3__23_carry__0_n_7
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.299     8.958 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           1.132    10.089    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.213 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.476    10.689    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.124    10.813 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.558    11.371    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.124    11.495 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          1.504    12.999    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X57Y8          LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1/O
                         net (fo=24, routed)          0.653    13.776    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/WE
    SLICE_X56Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         1.453    -1.542    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/WCLK
    SLICE_X56Y3          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse/mouse_byte_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/raw_M_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE                         0.000     0.000 r  Mouse/mouse_byte_reg[2]/C
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/mouse_byte_reg[2]/Q
                         net (fo=1, routed)           0.097     0.243    Mouse/mouse_byte_reg_n_0_[2]
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.045     0.288 r  Mouse/raw_M_i_1/O
                         net (fo=1, routed)           0.000     0.288    Mouse/raw_M_i_1_n_0
    SLICE_X62Y2          FDCE                                         r  Mouse/raw_M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.867    -0.823    Mouse/clk_out2
    SLICE_X62Y2          FDCE                                         r  Mouse/raw_M_reg/C

Slack:                    inf
  Source:                 Mouse/mouse_byte_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/raw_R_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.190ns (45.708%)  route 0.226ns (54.292%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE                         0.000     0.000 r  Mouse/mouse_byte_reg[1]/C
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/mouse_byte_reg[1]/Q
                         net (fo=1, routed)           0.226     0.372    Mouse/p_0_in
    SLICE_X59Y1          LUT3 (Prop_lut3_I0_O)        0.044     0.416 r  Mouse/raw_R_i_1/O
                         net (fo=1, routed)           0.000     0.416    Mouse/raw_R_i_1_n_0
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_R_reg/C

Slack:                    inf
  Source:                 Mouse/mouse_byte_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mouse/raw_L_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.191ns (44.032%)  route 0.243ns (55.968%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDCE                         0.000     0.000 r  Mouse/mouse_byte_reg[0]/C
    SLICE_X62Y1          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Mouse/mouse_byte_reg[0]/Q
                         net (fo=1, routed)           0.243     0.389    Mouse/mouse_byte_reg_n_0_[0]
    SLICE_X59Y1          LUT3 (Prop_lut3_I0_O)        0.045     0.434 r  Mouse/raw_L_i_1/O
                         net (fo=1, routed)           0.000     0.434    Mouse/raw_L_i_1_n_0
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.865    -0.825    Mouse/clk_out2
    SLICE_X59Y1          FDCE                                         r  Mouse/raw_L_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            board_divider/clk_div_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.629ns  (logic 0.210ns (7.970%)  route 2.419ns (92.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=565, routed)         2.419     2.629    board_divider/btnC
    SLICE_X40Y17         FDCE                                         f  board_divider/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.825    -0.865    board_divider/clk_out2
    SLICE_X40Y17         FDCE                                         r  board_divider/clk_div_reg/C

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.756ns  (logic 0.775ns (28.124%)  route 1.981ns (71.876%))
  Logic Levels:           9  (CARRY4=2 FDPE=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.293     0.421    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.098     0.519 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.519    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.589 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.167     0.756    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.189     0.945 r  GameEngine_u/new_block_u/block_out3__23_carry/O[3]
                         net (fo=1, routed)           0.211     1.155    GameEngine_u/new_block_u/block_out3__23_carry_n_4
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.110     1.265 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.401     1.666    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.711 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.168     1.879    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.192     2.115    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.160 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.361     2.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1/O
                         net (fo=24, routed)          0.189     2.756    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WE
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.836    -0.854    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WCLK
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.756ns  (logic 0.775ns (28.124%)  route 1.981ns (71.876%))
  Logic Levels:           9  (CARRY4=2 FDPE=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.293     0.421    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.098     0.519 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.519    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.589 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.167     0.756    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.189     0.945 r  GameEngine_u/new_block_u/block_out3__23_carry/O[3]
                         net (fo=1, routed)           0.211     1.155    GameEngine_u/new_block_u/block_out3__23_carry_n_4
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.110     1.265 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.401     1.666    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.711 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.168     1.879    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.192     2.115    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.160 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.361     2.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1/O
                         net (fo=24, routed)          0.189     2.756    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WE
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.836    -0.854    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WCLK
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.756ns  (logic 0.775ns (28.124%)  route 1.981ns (71.876%))
  Logic Levels:           9  (CARRY4=2 FDPE=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.293     0.421    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.098     0.519 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.519    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.589 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.167     0.756    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.189     0.945 r  GameEngine_u/new_block_u/block_out3__23_carry/O[3]
                         net (fo=1, routed)           0.211     1.155    GameEngine_u/new_block_u/block_out3__23_carry_n_4
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.110     1.265 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.401     1.666    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.711 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.168     1.879    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.192     2.115    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.160 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.361     2.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1/O
                         net (fo=24, routed)          0.189     2.756    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WE
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.836    -0.854    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WCLK
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.756ns  (logic 0.775ns (28.124%)  route 1.981ns (71.876%))
  Logic Levels:           9  (CARRY4=2 FDPE=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.293     0.421    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.098     0.519 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.519    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.589 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.167     0.756    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.189     0.945 r  GameEngine_u/new_block_u/block_out3__23_carry/O[3]
                         net (fo=1, routed)           0.211     1.155    GameEngine_u/new_block_u/block_out3__23_carry_n_4
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.110     1.265 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.401     1.666    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.711 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.168     1.879    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.192     2.115    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.160 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.361     2.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1/O
                         net (fo=24, routed)          0.189     2.756    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WE
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.836    -0.854    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/WCLK
    SLICE_X52Y8          RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.775ns (27.572%)  route 2.036ns (72.428%))
  Logic Levels:           9  (CARRY4=2 FDPE=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.293     0.421    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.098     0.519 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.519    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.589 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.167     0.756    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.189     0.945 r  GameEngine_u/new_block_u/block_out3__23_carry/O[3]
                         net (fo=1, routed)           0.211     1.155    GameEngine_u/new_block_u/block_out3__23_carry_n_4
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.110     1.265 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.401     1.666    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.711 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.168     1.879    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.192     2.115    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.160 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.361     2.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1/O
                         net (fo=24, routed)          0.244     2.811    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/WE
    SLICE_X52Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.833    -0.857    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/WCLK
    SLICE_X52Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/DP.HIGH/CLK

Slack:                    inf
  Source:                 GameEngine_u/player_xpos_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.775ns (27.572%)  route 2.036ns (72.428%))
  Logic Levels:           9  (CARRY4=2 FDPE=1 LUT2=1 LUT4=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDPE                         0.000     0.000 r  GameEngine_u/player_xpos_reg[4]/C
    SLICE_X31Y7          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  GameEngine_u/player_xpos_reg[4]/Q
                         net (fo=19, routed)          0.293     0.421    GameEngine_u/new_block_u/block_out3__0_carry__1_i_5_0[4]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.098     0.519 r  GameEngine_u/new_block_u/block_out3__23_carry_i_8/O
                         net (fo=1, routed)           0.000     0.519    GameEngine_u/new_block_u/block_out3__23_carry_i_8_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.589 r  GameEngine_u/new_block_u/block_out3__23_carry_i_1/O[0]
                         net (fo=9, routed)           0.167     0.756    GameEngine_u/new_block_u/block_out3__23_carry_i_1_n_7
    SLICE_X31Y4          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.189     0.945 r  GameEngine_u/new_block_u/block_out3__23_carry/O[3]
                         net (fo=1, routed)           0.211     1.155    GameEngine_u/new_block_u/block_out3__23_carry_n_4
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.110     1.265 f  GameEngine_u/new_block_u/write_block[3]_i_3/O
                         net (fo=3, routed)           0.401     1.666    GameEngine_u/new_block_u/write_block[3]_i_3_n_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.711 f  GameEngine_u/new_block_u/write_block[0]_i_2/O
                         net (fo=2, routed)           0.168     1.879    GameEngine_u/new_block_u/write_block[0]_i_2_n_0
    SLICE_X44Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.924 r  GameEngine_u/new_block_u/first_stage_ram_i_20/O
                         net (fo=2, routed)           0.192     2.115    Engine_FirstStage/engine_we
    SLICE_X47Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.160 r  Engine_FirstStage/first_stage_ram_i_19/O
                         net (fo=19, routed)          0.361     2.522    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.567 r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1/O
                         net (fo=24, routed)          0.244     2.811    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/WE
    SLICE_X52Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_u/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_u/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_u/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wiz_0_u/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_u/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_u/inst/clkout2_buf/O
                         net (fo=508, routed)         0.833    -0.857    first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/WCLK
    SLICE_X52Y12         RAMD64E                                      r  first_stage_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_2_2/DP.LOW/CLK





